set output_file [open "mem_tester_sim/ddr2_controller_v1_00_a/hdl/vhdl/data_read_controller_72bit_rl.vhd" w ]
set line_num 1; puts $output_file "--******************************************************************************"
set line_num 2; puts $output_file "--"
set line_num 3; puts $output_file "--  Xilinx, Inc. 2002                 www.xilinx.com"
set line_num 4; puts $output_file "--"
set line_num 5; puts $output_file "--"
set line_num 6; puts $output_file "--*******************************************************************************"
set line_num 7; puts $output_file "--"
set line_num 8; puts $output_file "--  File name :       data_read_controller.vhd"
set line_num 9; puts $output_file "--"
set line_num 10; puts $output_file "--  Description :     This module generates all the control signals  for the "
set line_num 11; puts $output_file "--                     read data path."
set line_num 12; puts $output_file "-- "
set line_num 13; puts $output_file "--                    "
set line_num 14; puts $output_file "--  Date - revision : 10/16/2003"
set line_num 15; puts $output_file "--"
set line_num 16; puts $output_file "--  Author :          Maria George ( Modified by Sailaja)"
set line_num 17; puts $output_file "--"
set line_num 18; puts $output_file "--  Contact : e-mail  hotline@xilinx.com"
set line_num 19; puts $output_file "--            phone   + 1 800 255 7778 "
set line_num 20; puts $output_file "--"
set line_num 21; puts $output_file "--  Disclaimer: LIMITED WARRANTY AND DISCLAMER. These designs are "
set line_num 22; puts $output_file "--              provided to you \"as is\". Xilinx and its licensors make and you "
set line_num 23; puts $output_file "--              receive no warranties or conditions, express, implied, "
set line_num 24; puts $output_file "--              statutory or otherwise, and Xilinx specifically disclaims any "
set line_num 25; puts $output_file "--              implied warranties of merchantability, non-infringement, or "
set line_num 26; puts $output_file "--              fitness for a particular purpose. Xilinx does not warrant that "
set line_num 27; puts $output_file "--              the functions contained in these designs will meet your "
set line_num 28; puts $output_file "--              requirements, or that the operation of these designs will be "
set line_num 29; puts $output_file "--              uninterrupted or error free, or that defects in the Designs "
set line_num 30; puts $output_file "--              will be corrected. Furthermore, Xilinx does not warrant or "
set line_num 31; puts $output_file "--              make any representations regarding use or the results of the "
set line_num 32; puts $output_file "--              use of the designs in terms of correctness, accuracy, "
set line_num 33; puts $output_file "--              reliability, or otherwise. "
set line_num 34; puts $output_file "--"
set line_num 35; puts $output_file "--              LIMITATION OF LIABILITY. In no event will Xilinx or its "
set line_num 36; puts $output_file "--              licensors be liable for any loss of data, lost profits, cost "
set line_num 37; puts $output_file "--              or procurement of substitute goods or services, or for any "
set line_num 38; puts $output_file "--              special, incidental, consequential, or indirect damages "
set line_num 39; puts $output_file "--              arising from the use or operation of the designs or "
set line_num 40; puts $output_file "--              accompanying documentation, however caused and on any theory "
set line_num 41; puts $output_file "--              of liability. This limitation will apply even if Xilinx "
set line_num 42; puts $output_file "--              has been advised of the possibility of such damage. This "
set line_num 43; puts $output_file "--              limitation shall apply not-withstanding the failure of the "
set line_num 44; puts $output_file "--              essential purpose of any limited remedies herein. "
set line_num 45; puts $output_file "--"
set line_num 46; puts $output_file "--  Copyright © 2002 Xilinx, Inc."
set line_num 47; puts $output_file "--  All rights reserved "
set line_num 48; puts $output_file "-- "
set line_num 49; puts $output_file "--*****************************************************************************"
set line_num 50; puts $output_file ""
set line_num 51; puts $output_file "library ieee;"
set line_num 52; puts $output_file "use ieee.std_logic_1164.all;"
set line_num 53; puts $output_file "use ieee.std_logic_unsigned.all;"
set line_num 54; puts $output_file "use work.parameter.all;"
set line_num 55; puts $output_file "--library synplify; "
set line_num 56; puts $output_file "--use synplify.attributes.all;"
set line_num 57; puts $output_file "--"
set line_num 58; puts $output_file "-- pragma translate_off"
set line_num 59; puts $output_file "library UNISIM;"
set line_num 60; puts $output_file "use UNISIM.VCOMPONENTS.ALL;"
set line_num 61; puts $output_file "-- pragma translate_on"
set line_num 62; puts $output_file "--"
set line_num 63; puts $output_file "entity   data_read_controller_72bit_rl  is"
set line_num 64; puts $output_file "port("
set line_num 65; puts $output_file "     clk                : in std_logic;"
set line_num 66; puts $output_file "     clk90              : in std_logic;"
set line_num 67; puts $output_file "     reset_r            : in std_logic;"
set line_num 68; puts $output_file "     reset90_r          : in std_logic;"
set line_num 69; puts $output_file "     reset180_r         : in std_logic;"
set line_num 70; puts $output_file "     reset270_r         : in std_logic;"
set line_num 71; puts $output_file "     rst_dqs_div        : in std_logic;"
set line_num 72; puts $output_file "     delay_sel          : in std_logic_vector(4 downto 0);   "
set line_num 73; puts $output_file "     dqs_int_delay_in0  : in std_logic;"
set line_num 74; puts $output_file "     dqs_int_delay_in1  : in std_logic;"
set line_num 75; puts $output_file "     dqs_int_delay_in2  : in std_logic;"
set line_num 76; puts $output_file "     dqs_int_delay_in3  : in std_logic;"
set line_num 77; puts $output_file "     dqs_int_delay_in4  : in std_logic;"
set line_num 78; puts $output_file "     dqs_int_delay_in5  : in std_logic;"
set line_num 79; puts $output_file "     dqs_int_delay_in6  : in std_logic;"
set line_num 80; puts $output_file "     dqs_int_delay_in7  : in std_logic;"
set line_num 81; puts $output_file "     dqs_int_delay_in8  : in std_logic; "
set line_num 82; puts $output_file "     next_state         : in std_logic;   "
set line_num 83; puts $output_file "     read_data_valid_1_val  : out std_logic;"
set line_num 84; puts $output_file "     read_data_valid_2_val  : out std_logic;"
set line_num 85; puts $output_file "     transfer_done_0_val    : out std_logic_vector(3 downto 0);"
set line_num 86; puts $output_file "     transfer_done_1_val    : out std_logic_vector(3 downto 0);"
set line_num 87; puts $output_file "     transfer_done_2_val    : out std_logic_vector(3 downto 0);"
set line_num 88; puts $output_file "     transfer_done_3_val    : out std_logic_vector(3 downto 0);"
set line_num 89; puts $output_file "     transfer_done_4_val    : out std_logic_vector(3 downto 0);"
set line_num 90; puts $output_file "     transfer_done_5_val    : out std_logic_vector(3 downto 0);"
set line_num 91; puts $output_file "     transfer_done_6_val    : out std_logic_vector(3 downto 0);"
set line_num 92; puts $output_file "     transfer_done_7_val    : out std_logic_vector(3 downto 0);"
set line_num 93; puts $output_file "     transfer_done_8_val    : out std_logic_vector(3 downto 0);"
set line_num 94; puts $output_file "     fifo_00_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 95; puts $output_file "     fifo_01_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 96; puts $output_file "     fifo_02_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 97; puts $output_file "     fifo_03_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 98; puts $output_file "     fifo_10_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 99; puts $output_file "     fifo_11_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 100; puts $output_file "     fifo_12_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 101; puts $output_file "     fifo_13_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 102; puts $output_file "     fifo_20_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 103; puts $output_file "     fifo_21_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 104; puts $output_file "     fifo_22_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 105; puts $output_file "     fifo_23_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 106; puts $output_file "     fifo_30_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 107; puts $output_file "     fifo_31_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 108; puts $output_file "     fifo_32_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 109; puts $output_file "     fifo_33_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 110; puts $output_file "     fifo_40_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 111; puts $output_file "     fifo_41_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 112; puts $output_file "     fifo_42_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 113; puts $output_file "     fifo_43_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 114; puts $output_file "     fifo_50_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 115; puts $output_file "     fifo_51_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 116; puts $output_file "     fifo_52_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 117; puts $output_file "     fifo_53_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 118; puts $output_file "     fifo_60_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 119; puts $output_file "     fifo_61_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 120; puts $output_file "     fifo_62_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 121; puts $output_file "     fifo_63_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 122; puts $output_file "     fifo_70_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 123; puts $output_file "     fifo_71_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 124; puts $output_file "     fifo_72_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 125; puts $output_file "     fifo_73_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 126; puts $output_file "     fifo_80_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 127; puts $output_file "     fifo_81_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 128; puts $output_file "     fifo_82_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 129; puts $output_file "     fifo_83_wr_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 130; puts $output_file "     fifo_00_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 131; puts $output_file "     fifo_01_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 132; puts $output_file "     fifo_02_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 133; puts $output_file "     fifo_03_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 134; puts $output_file "     fifo_10_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 135; puts $output_file "     fifo_11_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 136; puts $output_file "     fifo_12_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 137; puts $output_file "     fifo_13_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 138; puts $output_file "     fifo_20_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 139; puts $output_file "     fifo_21_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 140; puts $output_file "     fifo_22_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 141; puts $output_file "     fifo_23_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 142; puts $output_file "     fifo_30_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 143; puts $output_file "     fifo_31_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 144; puts $output_file "     fifo_32_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 145; puts $output_file "     fifo_33_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 146; puts $output_file "     fifo_40_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 147; puts $output_file "     fifo_41_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 148; puts $output_file "     fifo_42_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 149; puts $output_file "     fifo_43_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 150; puts $output_file "     fifo_50_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 151; puts $output_file "     fifo_51_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 152; puts $output_file "     fifo_52_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 153; puts $output_file "     fifo_53_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 154; puts $output_file "     fifo_60_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 155; puts $output_file "     fifo_61_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 156; puts $output_file "     fifo_62_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 157; puts $output_file "     fifo_63_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 158; puts $output_file "     fifo_70_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 159; puts $output_file "     fifo_71_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 160; puts $output_file "     fifo_72_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 161; puts $output_file "     fifo_73_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 162; puts $output_file "     fifo_80_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 163; puts $output_file "     fifo_81_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 164; puts $output_file "     fifo_82_rd_addr_val    : out std_logic_vector(3 downto 0);"
set line_num 165; puts $output_file "     fifo_83_rd_addr_val    : out std_logic_vector(3 downto 0);    "
set line_num 166; puts $output_file "     dqs_delayed_col0_val   : out std_logic_vector(8 downto 0);"
set line_num 167; puts $output_file "     dqs_delayed_col1_val   : out std_logic_vector(8 downto 0); "
set line_num 168; puts $output_file "     dqs_div_col0_val       : out std_logic_vector(8 downto 0);"
set line_num 169; puts $output_file "     dqs_div_col1_val       : out std_logic_vector(8 downto 0)"
set line_num 170; puts $output_file "    "
set line_num 171; puts $output_file "     "
set line_num 172; puts $output_file "     );"
set line_num 173; puts $output_file "end   data_read_controller_72bit_rl;  "
set line_num 174; puts $output_file ""
set line_num 175; puts $output_file "architecture   arc_data_read_controller_72bit_rl of   data_read_controller_72bit_rl    is"
set line_num 176; puts $output_file ""
set line_num 177; puts $output_file "component dqs_delay                                             "
set line_num 178; puts $output_file "              port ("
set line_num 179; puts $output_file "		    clk_in   : in std_logic;"
set line_num 180; puts $output_file "		    sel_in   : in std_logic_vector(4 downto 0);"
set line_num 181; puts $output_file "		    clk_out  : out std_logic"
set line_num 182; puts $output_file "		  );                                           "
set line_num 183; puts $output_file "end component;"
set line_num 184; puts $output_file ""
set line_num 185; puts $output_file "component ddr2_dqs_div"
set line_num 186; puts $output_file "  port ("
set line_num 187; puts $output_file "        dqs           : in std_logic;  -- first column for negative edge data"
set line_num 188; puts $output_file "        dqs1          : in std_logic;  -- second column for positive edge data"
set line_num 189; puts $output_file "        reset         : in std_logic; "
set line_num 190; puts $output_file "        rst_dqs_div_delayed   : in std_logic; "
set line_num 191; puts $output_file "        dqs_divn      : out std_logic;"
set line_num 192; puts $output_file "        dqs_divp      : out std_logic"
set line_num 193; puts $output_file "       );"
set line_num 194; puts $output_file "end component;"
set line_num 195; puts $output_file ""
set line_num 196; puts $output_file "component ddr2_transfer_done"
set line_num 197; puts $output_file "  port ("
set line_num 198; puts $output_file "        clk0            : in std_logic;"
set line_num 199; puts $output_file "        clk90           : in std_logic;                 "
set line_num 200; puts $output_file "        reset           : in std_logic;"
set line_num 201; puts $output_file "        reset90         : in std_logic;"
set line_num 202; puts $output_file "        reset180        : in std_logic;"
set line_num 203; puts $output_file "        reset270        : in std_logic;        "
set line_num 204; puts $output_file "        dqs_div         : in std_logic;"
set line_num 205; puts $output_file "        transfer_done0  : out std_logic;"
set line_num 206; puts $output_file "        transfer_done1  : out std_logic;"
set line_num 207; puts $output_file "        transfer_done2  : out std_logic;"
set line_num 208; puts $output_file "        transfer_done3  : out std_logic"
set line_num 209; puts $output_file "       );"
set line_num 210; puts $output_file "end component; "
set line_num 211; puts $output_file ""
set line_num 212; puts $output_file ""
set line_num 213; puts $output_file "signal fifo_41_not_empty      : std_logic;"
set line_num 214; puts $output_file "signal fifo_43_not_empty      : std_logic;"
set line_num 215; puts $output_file ""
set line_num 216; puts $output_file "signal fifo_41_not_empty_r    : std_logic := '0';"
set line_num 217; puts $output_file "signal fifo_43_not_empty_r    : std_logic := '0';"
set line_num 218; puts $output_file "signal fifo_41_not_empty_r1   : std_logic := '0';"
set line_num 219; puts $output_file "signal fifo_43_not_empty_r1   : std_logic := '0';"
set line_num 220; puts $output_file "signal read_data_valid_1      : std_logic;"
set line_num 221; puts $output_file "signal read_data_valid_2      : std_logic;"
set line_num 222; puts $output_file "signal rst_dqs_div_int        : std_logic ;"
set line_num 223; puts $output_file ""
set line_num 224; puts $output_file " signal     transfer_done_0    : std_logic_vector(3 downto 0); "
set line_num 225; puts $output_file " signal     transfer_done_1    : std_logic_vector(3 downto 0); "
set line_num 226; puts $output_file " signal     transfer_done_2    : std_logic_vector(3 downto 0); "
set line_num 227; puts $output_file " signal     transfer_done_3    : std_logic_vector(3 downto 0); "
set line_num 228; puts $output_file " signal     transfer_done_4    : std_logic_vector(3 downto 0); "
set line_num 229; puts $output_file " signal     transfer_done_5    : std_logic_vector(3 downto 0); "
set line_num 230; puts $output_file " signal     transfer_done_6    : std_logic_vector(3 downto 0); "
set line_num 231; puts $output_file " signal     transfer_done_7    : std_logic_vector(3 downto 0); "
set line_num 232; puts $output_file " signal     transfer_done_8    : std_logic_vector(3 downto 0); "
set line_num 233; puts $output_file " signal     fifo_00_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 234; puts $output_file " signal     fifo_01_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 235; puts $output_file " signal     fifo_02_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 236; puts $output_file " signal     fifo_03_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 237; puts $output_file " signal     fifo_10_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 238; puts $output_file " signal     fifo_11_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 239; puts $output_file " signal     fifo_12_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 240; puts $output_file " signal     fifo_13_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 241; puts $output_file " signal     fifo_20_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 242; puts $output_file " signal     fifo_21_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 243; puts $output_file " signal     fifo_22_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 244; puts $output_file " signal     fifo_23_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 245; puts $output_file " signal     fifo_30_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 246; puts $output_file " signal     fifo_31_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 247; puts $output_file " signal     fifo_32_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 248; puts $output_file " signal     fifo_33_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 249; puts $output_file " signal     fifo_40_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 250; puts $output_file " signal     fifo_41_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 251; puts $output_file " signal     fifo_42_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 252; puts $output_file " signal     fifo_43_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 253; puts $output_file " signal     fifo_50_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 254; puts $output_file " signal     fifo_51_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 255; puts $output_file " signal     fifo_52_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 256; puts $output_file " signal     fifo_53_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 257; puts $output_file " signal     fifo_60_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 258; puts $output_file " signal     fifo_61_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 259; puts $output_file " signal     fifo_62_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 260; puts $output_file " signal     fifo_63_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 261; puts $output_file " signal     fifo_70_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 262; puts $output_file " signal     fifo_71_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 263; puts $output_file " signal     fifo_72_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 264; puts $output_file " signal     fifo_73_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 265; puts $output_file " signal     fifo_80_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 266; puts $output_file " signal     fifo_81_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 267; puts $output_file " signal     fifo_82_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 268; puts $output_file " signal     fifo_83_wr_addr    : std_logic_vector(3 downto 0) := \"0000\"; "
set line_num 269; puts $output_file " signal     dqs_delayed_col0   : std_logic_vector(8 downto 0); "
set line_num 270; puts $output_file " signal     dqs_delayed_col1   : std_logic_vector(8 downto 0);  "
set line_num 271; puts $output_file " signal     dqs_div_col0       : std_logic_vector(8 downto 0); "
set line_num 272; puts $output_file " signal     dqs_div_col1       : std_logic_vector(8 downto 0);   "
set line_num 273; puts $output_file " signal     rst_dqs_div_delayed: std_logic;                  "
set line_num 274; puts $output_file " signal     fifo_00_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 275; puts $output_file " signal     fifo_01_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 276; puts $output_file " signal     fifo_02_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 277; puts $output_file " signal     fifo_03_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 278; puts $output_file " signal     fifo_10_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 279; puts $output_file " signal     fifo_11_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 280; puts $output_file " signal     fifo_12_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 281; puts $output_file " signal     fifo_13_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 282; puts $output_file " signal     fifo_20_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 283; puts $output_file " signal     fifo_21_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 284; puts $output_file " signal     fifo_22_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 285; puts $output_file " signal     fifo_23_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 286; puts $output_file " signal     fifo_30_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 287; puts $output_file " signal     fifo_31_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 288; puts $output_file " signal     fifo_32_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 289; puts $output_file " signal     fifo_33_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 290; puts $output_file " signal     fifo_40_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 291; puts $output_file " signal     fifo_41_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 292; puts $output_file " signal     fifo_42_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 293; puts $output_file " signal     fifo_43_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 294; puts $output_file " signal     fifo_50_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 295; puts $output_file " signal     fifo_51_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 296; puts $output_file " signal     fifo_52_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 297; puts $output_file " signal     fifo_53_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 298; puts $output_file " signal     fifo_60_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 299; puts $output_file " signal     fifo_61_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 300; puts $output_file " signal     fifo_62_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 301; puts $output_file " signal     fifo_63_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 302; puts $output_file " signal     fifo_70_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 303; puts $output_file " signal     fifo_71_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 304; puts $output_file " signal     fifo_72_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 305; puts $output_file " signal     fifo_73_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 306; puts $output_file " signal     fifo_80_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 307; puts $output_file " signal     fifo_81_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 308; puts $output_file " signal     fifo_82_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 309; puts $output_file " signal     fifo_83_rd_addr    : std_logic_vector(3 downto 0) := \"0000\";"
set line_num 310; puts $output_file " signal     read_data_valid_1_reg   : std_logic := '0';"
set line_num 311; puts $output_file " signal     read_data_valid_2_reg   : std_logic := '0';"
set line_num 312; puts $output_file ""
set line_num 313; puts $output_file " begin"
set line_num 314; puts $output_file ""
set line_num 315; puts $output_file " transfer_done_0_val <= transfer_done_0; "
set line_num 316; puts $output_file " transfer_done_1_val <= transfer_done_1; "
set line_num 317; puts $output_file " transfer_done_2_val <= transfer_done_2; "
set line_num 318; puts $output_file " transfer_done_3_val <= transfer_done_3; "
set line_num 319; puts $output_file " transfer_done_4_val <= transfer_done_4; "
set line_num 320; puts $output_file " transfer_done_5_val <= transfer_done_5; "
set line_num 321; puts $output_file " transfer_done_6_val <= transfer_done_6; "
set line_num 322; puts $output_file " transfer_done_7_val <= transfer_done_7; "
set line_num 323; puts $output_file " transfer_done_8_val <= transfer_done_8; "
set line_num 324; puts $output_file " fifo_00_wr_addr_val <= fifo_00_wr_addr; "
set line_num 325; puts $output_file " fifo_01_wr_addr_val <= fifo_01_wr_addr; "
set line_num 326; puts $output_file " fifo_02_wr_addr_val <= fifo_02_wr_addr; "
set line_num 327; puts $output_file " fifo_03_wr_addr_val <= fifo_03_wr_addr; "
set line_num 328; puts $output_file " fifo_10_wr_addr_val <= fifo_10_wr_addr; "
set line_num 329; puts $output_file " fifo_11_wr_addr_val <= fifo_11_wr_addr; "
set line_num 330; puts $output_file " fifo_12_wr_addr_val <= fifo_12_wr_addr; "
set line_num 331; puts $output_file " fifo_13_wr_addr_val <= fifo_13_wr_addr; "
set line_num 332; puts $output_file " fifo_20_wr_addr_val <= fifo_20_wr_addr; "
set line_num 333; puts $output_file " fifo_21_wr_addr_val <= fifo_21_wr_addr; "
set line_num 334; puts $output_file " fifo_22_wr_addr_val <= fifo_22_wr_addr; "
set line_num 335; puts $output_file " fifo_23_wr_addr_val <= fifo_23_wr_addr; "
set line_num 336; puts $output_file " fifo_30_wr_addr_val <= fifo_30_wr_addr; "
set line_num 337; puts $output_file " fifo_31_wr_addr_val <= fifo_31_wr_addr; "
set line_num 338; puts $output_file " fifo_32_wr_addr_val <= fifo_32_wr_addr; "
set line_num 339; puts $output_file " fifo_33_wr_addr_val <= fifo_33_wr_addr; "
set line_num 340; puts $output_file " fifo_40_wr_addr_val <= fifo_40_wr_addr; "
set line_num 341; puts $output_file " fifo_41_wr_addr_val <= fifo_41_wr_addr; "
set line_num 342; puts $output_file " fifo_42_wr_addr_val <= fifo_42_wr_addr; "
set line_num 343; puts $output_file " fifo_43_wr_addr_val <= fifo_43_wr_addr; "
set line_num 344; puts $output_file " fifo_50_wr_addr_val <= fifo_50_wr_addr; "
set line_num 345; puts $output_file " fifo_51_wr_addr_val <= fifo_51_wr_addr; "
set line_num 346; puts $output_file " fifo_52_wr_addr_val <= fifo_52_wr_addr; "
set line_num 347; puts $output_file " fifo_53_wr_addr_val <= fifo_53_wr_addr; "
set line_num 348; puts $output_file " fifo_60_wr_addr_val <= fifo_60_wr_addr; "
set line_num 349; puts $output_file " fifo_61_wr_addr_val <= fifo_61_wr_addr; "
set line_num 350; puts $output_file " fifo_62_wr_addr_val <= fifo_62_wr_addr; "
set line_num 351; puts $output_file " fifo_63_wr_addr_val <= fifo_63_wr_addr; "
set line_num 352; puts $output_file " fifo_70_wr_addr_val <= fifo_70_wr_addr; "
set line_num 353; puts $output_file " fifo_71_wr_addr_val <= fifo_71_wr_addr; "
set line_num 354; puts $output_file " fifo_72_wr_addr_val <= fifo_72_wr_addr; "
set line_num 355; puts $output_file " fifo_73_wr_addr_val <= fifo_73_wr_addr; "
set line_num 356; puts $output_file " fifo_80_wr_addr_val <= fifo_80_wr_addr; "
set line_num 357; puts $output_file " fifo_81_wr_addr_val <= fifo_81_wr_addr; "
set line_num 358; puts $output_file " fifo_82_wr_addr_val <= fifo_82_wr_addr; "
set line_num 359; puts $output_file " fifo_83_wr_addr_val <= fifo_83_wr_addr; "
set line_num 360; puts $output_file " dqs_delayed_col0_val <= dqs_delayed_col0; "
set line_num 361; puts $output_file " dqs_delayed_col1_val <= dqs_delayed_col1; "
set line_num 362; puts $output_file " dqs_div_col0_val <= dqs_div_col0; "
set line_num 363; puts $output_file " dqs_div_col1_val <= dqs_div_col1; "
set line_num 364; puts $output_file " "
set line_num 365; puts $output_file "fifo_00_rd_addr_val <= fifo_00_rd_addr;"
set line_num 366; puts $output_file "fifo_01_rd_addr_val <= fifo_01_rd_addr;"
set line_num 367; puts $output_file "fifo_02_rd_addr_val <= fifo_02_rd_addr;"
set line_num 368; puts $output_file "fifo_03_rd_addr_val <= fifo_03_rd_addr;"
set line_num 369; puts $output_file "fifo_10_rd_addr_val <= fifo_10_rd_addr;"
set line_num 370; puts $output_file "fifo_11_rd_addr_val <= fifo_11_rd_addr;"
set line_num 371; puts $output_file "fifo_12_rd_addr_val <= fifo_12_rd_addr;"
set line_num 372; puts $output_file "fifo_13_rd_addr_val <= fifo_13_rd_addr;"
set line_num 373; puts $output_file "fifo_20_rd_addr_val <= fifo_20_rd_addr;"
set line_num 374; puts $output_file "fifo_21_rd_addr_val <= fifo_21_rd_addr;"
set line_num 375; puts $output_file "fifo_22_rd_addr_val <= fifo_22_rd_addr;"
set line_num 376; puts $output_file "fifo_23_rd_addr_val <= fifo_23_rd_addr;"
set line_num 377; puts $output_file "fifo_30_rd_addr_val <= fifo_30_rd_addr;"
set line_num 378; puts $output_file "fifo_31_rd_addr_val <= fifo_31_rd_addr;"
set line_num 379; puts $output_file "fifo_32_rd_addr_val <= fifo_32_rd_addr;"
set line_num 380; puts $output_file "fifo_33_rd_addr_val <= fifo_33_rd_addr;"
set line_num 381; puts $output_file "fifo_40_rd_addr_val <= fifo_40_rd_addr;"
set line_num 382; puts $output_file "fifo_41_rd_addr_val <= fifo_41_rd_addr;"
set line_num 383; puts $output_file "fifo_42_rd_addr_val <= fifo_42_rd_addr;"
set line_num 384; puts $output_file "fifo_43_rd_addr_val <= fifo_43_rd_addr;"
set line_num 385; puts $output_file "fifo_50_rd_addr_val <= fifo_50_rd_addr;"
set line_num 386; puts $output_file "fifo_51_rd_addr_val <= fifo_51_rd_addr;"
set line_num 387; puts $output_file "fifo_52_rd_addr_val <= fifo_52_rd_addr;"
set line_num 388; puts $output_file "fifo_53_rd_addr_val <= fifo_53_rd_addr;"
set line_num 389; puts $output_file "fifo_60_rd_addr_val <= fifo_60_rd_addr;"
set line_num 390; puts $output_file "fifo_61_rd_addr_val <= fifo_61_rd_addr;"
set line_num 391; puts $output_file "fifo_62_rd_addr_val <= fifo_62_rd_addr;"
set line_num 392; puts $output_file "fifo_63_rd_addr_val <= fifo_63_rd_addr;"
set line_num 393; puts $output_file "fifo_70_rd_addr_val <= fifo_70_rd_addr;"
set line_num 394; puts $output_file "fifo_71_rd_addr_val <= fifo_71_rd_addr;"
set line_num 395; puts $output_file "fifo_72_rd_addr_val <= fifo_72_rd_addr;"
set line_num 396; puts $output_file "fifo_73_rd_addr_val <= fifo_73_rd_addr;"
set line_num 397; puts $output_file "fifo_80_rd_addr_val <= fifo_80_rd_addr;"
set line_num 398; puts $output_file "fifo_81_rd_addr_val <= fifo_81_rd_addr;"
set line_num 399; puts $output_file "fifo_82_rd_addr_val <= fifo_82_rd_addr;"
set line_num 400; puts $output_file "fifo_83_rd_addr_val <= fifo_83_rd_addr;"
set line_num 401; puts $output_file ""
set line_num 402; puts $output_file ""
set line_num 403; puts $output_file ""
set line_num 404; puts $output_file "process(clk90)"
set line_num 405; puts $output_file "begin"
set line_num 406; puts $output_file "if clk90'event and clk90 = '1' then"
set line_num 407; puts $output_file " if reset90_r = '1' then"
set line_num 408; puts $output_file "    fifo_00_rd_addr  <= \"0000\";"
set line_num 409; puts $output_file "    fifo_01_rd_addr  <= \"0000\";"
set line_num 410; puts $output_file "    fifo_02_rd_addr  <= \"0000\";"
set line_num 411; puts $output_file "    fifo_03_rd_addr  <= \"0000\";"
set line_num 412; puts $output_file "    fifo_10_rd_addr  <= \"0000\";"
set line_num 413; puts $output_file "    fifo_11_rd_addr  <= \"0000\";"
set line_num 414; puts $output_file "    fifo_12_rd_addr  <= \"0000\";"
set line_num 415; puts $output_file "    fifo_13_rd_addr  <= \"0000\";"
set line_num 416; puts $output_file "    fifo_20_rd_addr  <= \"0000\";"
set line_num 417; puts $output_file "    fifo_21_rd_addr  <= \"0000\";"
set line_num 418; puts $output_file "    fifo_22_rd_addr  <= \"0000\";"
set line_num 419; puts $output_file "    fifo_23_rd_addr  <= \"0000\";"
set line_num 420; puts $output_file "    fifo_30_rd_addr  <= \"0000\";"
set line_num 421; puts $output_file "    fifo_31_rd_addr  <= \"0000\";"
set line_num 422; puts $output_file "    fifo_32_rd_addr  <= \"0000\";"
set line_num 423; puts $output_file "    fifo_33_rd_addr  <= \"0000\";"
set line_num 424; puts $output_file "    fifo_40_rd_addr  <= \"0000\";"
set line_num 425; puts $output_file "    fifo_41_rd_addr  <= \"0000\";"
set line_num 426; puts $output_file "    fifo_42_rd_addr  <= \"0000\";"
set line_num 427; puts $output_file "    fifo_43_rd_addr  <= \"0000\";"
set line_num 428; puts $output_file "    fifo_50_rd_addr  <= \"0000\";"
set line_num 429; puts $output_file "    fifo_51_rd_addr  <= \"0000\";"
set line_num 430; puts $output_file "    fifo_52_rd_addr  <= \"0000\";"
set line_num 431; puts $output_file "    fifo_53_rd_addr  <= \"0000\";"
set line_num 432; puts $output_file "    fifo_60_rd_addr  <= \"0000\";"
set line_num 433; puts $output_file "    fifo_61_rd_addr  <= \"0000\";"
set line_num 434; puts $output_file "    fifo_62_rd_addr  <= \"0000\";"
set line_num 435; puts $output_file "    fifo_63_rd_addr  <= \"0000\";"
set line_num 436; puts $output_file "    fifo_70_rd_addr  <= \"0000\";"
set line_num 437; puts $output_file "    fifo_71_rd_addr  <= \"0000\";"
set line_num 438; puts $output_file "    fifo_72_rd_addr  <= \"0000\";"
set line_num 439; puts $output_file "    fifo_73_rd_addr  <= \"0000\";"
set line_num 440; puts $output_file "    fifo_80_rd_addr  <= \"0000\";"
set line_num 441; puts $output_file "    fifo_81_rd_addr  <= \"0000\";"
set line_num 442; puts $output_file "    fifo_82_rd_addr  <= \"0000\";"
set line_num 443; puts $output_file "    fifo_83_rd_addr  <= \"0000\";"
set line_num 444; puts $output_file " else"
set line_num 445; puts $output_file "    case next_state is"
set line_num 446; puts $output_file "      "
set line_num 447; puts $output_file "         when '0' => "
set line_num 448; puts $output_file "             if (read_data_valid_1_reg = '1') then  "
set line_num 449; puts $output_file "               fifo_00_rd_addr <= fifo_00_rd_addr + \"0001\";"
set line_num 450; puts $output_file "               fifo_01_rd_addr <= fifo_01_rd_addr + \"0001\";"
set line_num 451; puts $output_file "               fifo_10_rd_addr <= fifo_10_rd_addr + \"0001\";"
set line_num 452; puts $output_file "               fifo_11_rd_addr <= fifo_11_rd_addr + \"0001\";"
set line_num 453; puts $output_file "               fifo_20_rd_addr <= fifo_20_rd_addr + \"0001\";"
set line_num 454; puts $output_file "               fifo_21_rd_addr <= fifo_21_rd_addr + \"0001\";"
set line_num 455; puts $output_file "               fifo_30_rd_addr <= fifo_30_rd_addr + \"0001\";"
set line_num 456; puts $output_file "               fifo_31_rd_addr <= fifo_31_rd_addr + \"0001\";"
set line_num 457; puts $output_file "               fifo_40_rd_addr <= fifo_40_rd_addr + \"0001\";"
set line_num 458; puts $output_file "               fifo_41_rd_addr <= fifo_41_rd_addr + \"0001\";"
set line_num 459; puts $output_file "               fifo_50_rd_addr <= fifo_50_rd_addr + \"0001\";"
set line_num 460; puts $output_file "               fifo_51_rd_addr <= fifo_51_rd_addr + \"0001\";"
set line_num 461; puts $output_file "               fifo_60_rd_addr <= fifo_60_rd_addr + \"0001\";"
set line_num 462; puts $output_file "               fifo_61_rd_addr <= fifo_61_rd_addr + \"0001\";"
set line_num 463; puts $output_file "               fifo_70_rd_addr <= fifo_70_rd_addr + \"0001\";"
set line_num 464; puts $output_file "               fifo_71_rd_addr <= fifo_71_rd_addr + \"0001\";"
set line_num 465; puts $output_file "               fifo_80_rd_addr <= fifo_80_rd_addr + \"0001\";"
set line_num 466; puts $output_file "               fifo_81_rd_addr <= fifo_81_rd_addr + \"0001\";"
set line_num 467; puts $output_file "             else "
set line_num 468; puts $output_file "               fifo_00_rd_addr <= fifo_00_rd_addr;"
set line_num 469; puts $output_file "               fifo_01_rd_addr <= fifo_01_rd_addr;"
set line_num 470; puts $output_file "               fifo_10_rd_addr <= fifo_10_rd_addr;"
set line_num 471; puts $output_file "               fifo_11_rd_addr <= fifo_11_rd_addr;"
set line_num 472; puts $output_file "               fifo_20_rd_addr <= fifo_20_rd_addr;"
set line_num 473; puts $output_file "               fifo_21_rd_addr <= fifo_21_rd_addr;"
set line_num 474; puts $output_file "               fifo_30_rd_addr <= fifo_30_rd_addr;"
set line_num 475; puts $output_file "               fifo_31_rd_addr <= fifo_31_rd_addr;"
set line_num 476; puts $output_file "               fifo_40_rd_addr <= fifo_40_rd_addr;"
set line_num 477; puts $output_file "               fifo_41_rd_addr <= fifo_41_rd_addr;"
set line_num 478; puts $output_file "               fifo_50_rd_addr <= fifo_50_rd_addr;"
set line_num 479; puts $output_file "               fifo_51_rd_addr <= fifo_51_rd_addr;"
set line_num 480; puts $output_file "               fifo_60_rd_addr <= fifo_60_rd_addr;"
set line_num 481; puts $output_file "               fifo_61_rd_addr <= fifo_61_rd_addr;"
set line_num 482; puts $output_file "               fifo_70_rd_addr <= fifo_70_rd_addr;"
set line_num 483; puts $output_file "               fifo_71_rd_addr <= fifo_71_rd_addr;"
set line_num 484; puts $output_file "               fifo_80_rd_addr <= fifo_80_rd_addr;"
set line_num 485; puts $output_file "               fifo_81_rd_addr <= fifo_81_rd_addr;"
set line_num 486; puts $output_file "             end if; "
set line_num 487; puts $output_file "             "
set line_num 488; puts $output_file "         when '1' => "
set line_num 489; puts $output_file "             if (read_data_valid_2_reg = '1') then"
set line_num 490; puts $output_file "               fifo_02_rd_addr <= fifo_02_rd_addr + \"0001\";"
set line_num 491; puts $output_file "               fifo_03_rd_addr <= fifo_03_rd_addr + \"0001\";"
set line_num 492; puts $output_file "               fifo_12_rd_addr <= fifo_12_rd_addr + \"0001\";"
set line_num 493; puts $output_file "               fifo_13_rd_addr <= fifo_13_rd_addr + \"0001\";"
set line_num 494; puts $output_file "               fifo_22_rd_addr <= fifo_22_rd_addr + \"0001\";"
set line_num 495; puts $output_file "               fifo_23_rd_addr <= fifo_23_rd_addr + \"0001\";"
set line_num 496; puts $output_file "               fifo_32_rd_addr <= fifo_32_rd_addr + \"0001\";"
set line_num 497; puts $output_file "               fifo_33_rd_addr <= fifo_33_rd_addr + \"0001\";"
set line_num 498; puts $output_file "               fifo_42_rd_addr <= fifo_42_rd_addr + \"0001\";"
set line_num 499; puts $output_file "               fifo_43_rd_addr <= fifo_43_rd_addr + \"0001\";"
set line_num 500; puts $output_file "               fifo_52_rd_addr <= fifo_52_rd_addr + \"0001\";"
set line_num 501; puts $output_file "               fifo_53_rd_addr <= fifo_53_rd_addr + \"0001\";"
set line_num 502; puts $output_file "               fifo_62_rd_addr <= fifo_62_rd_addr + \"0001\";"
set line_num 503; puts $output_file "               fifo_63_rd_addr <= fifo_63_rd_addr + \"0001\";"
set line_num 504; puts $output_file "               fifo_72_rd_addr <= fifo_72_rd_addr + \"0001\";"
set line_num 505; puts $output_file "               fifo_73_rd_addr <= fifo_73_rd_addr + \"0001\";"
set line_num 506; puts $output_file "               fifo_82_rd_addr <= fifo_82_rd_addr + \"0001\";"
set line_num 507; puts $output_file "               fifo_83_rd_addr <= fifo_83_rd_addr + \"0001\";"
set line_num 508; puts $output_file "             else"
set line_num 509; puts $output_file "               fifo_02_rd_addr <= fifo_02_rd_addr;"
set line_num 510; puts $output_file "               fifo_03_rd_addr <= fifo_03_rd_addr;"
set line_num 511; puts $output_file "               fifo_12_rd_addr <= fifo_12_rd_addr;"
set line_num 512; puts $output_file "               fifo_13_rd_addr <= fifo_13_rd_addr;"
set line_num 513; puts $output_file "               fifo_22_rd_addr <= fifo_22_rd_addr;"
set line_num 514; puts $output_file "               fifo_23_rd_addr <= fifo_23_rd_addr;"
set line_num 515; puts $output_file "               fifo_32_rd_addr <= fifo_32_rd_addr;"
set line_num 516; puts $output_file "               fifo_33_rd_addr <= fifo_33_rd_addr;"
set line_num 517; puts $output_file "               fifo_42_rd_addr <= fifo_42_rd_addr;"
set line_num 518; puts $output_file "               fifo_43_rd_addr <= fifo_43_rd_addr;"
set line_num 519; puts $output_file "               fifo_52_rd_addr <= fifo_52_rd_addr;"
set line_num 520; puts $output_file "               fifo_53_rd_addr <= fifo_53_rd_addr;"
set line_num 521; puts $output_file "               fifo_62_rd_addr <= fifo_62_rd_addr;"
set line_num 522; puts $output_file "               fifo_63_rd_addr <= fifo_63_rd_addr;"
set line_num 523; puts $output_file "               fifo_72_rd_addr <= fifo_72_rd_addr;"
set line_num 524; puts $output_file "               fifo_73_rd_addr <= fifo_73_rd_addr;"
set line_num 525; puts $output_file "               fifo_82_rd_addr <= fifo_82_rd_addr;"
set line_num 526; puts $output_file "               fifo_83_rd_addr <= fifo_83_rd_addr;"
set line_num 527; puts $output_file "             end if;"
set line_num 528; puts $output_file "          when others => "
set line_num 529; puts $output_file "             fifo_00_rd_addr <= \"0000\";"
set line_num 530; puts $output_file "             fifo_01_rd_addr <= \"0000\";"
set line_num 531; puts $output_file "             fifo_02_rd_addr <= \"0000\";"
set line_num 532; puts $output_file "             fifo_03_rd_addr <= \"0000\";"
set line_num 533; puts $output_file "             fifo_10_rd_addr <= \"0000\";"
set line_num 534; puts $output_file "             fifo_11_rd_addr <= \"0000\";"
set line_num 535; puts $output_file "             fifo_12_rd_addr <= \"0000\";"
set line_num 536; puts $output_file "             fifo_13_rd_addr <= \"0000\";"
set line_num 537; puts $output_file "             fifo_20_rd_addr <= \"0000\";"
set line_num 538; puts $output_file "             fifo_21_rd_addr <= \"0000\";"
set line_num 539; puts $output_file "             fifo_22_rd_addr <= \"0000\";"
set line_num 540; puts $output_file "             fifo_23_rd_addr <= \"0000\";"
set line_num 541; puts $output_file "             fifo_30_rd_addr <= \"0000\";"
set line_num 542; puts $output_file "             fifo_31_rd_addr <= \"0000\";"
set line_num 543; puts $output_file "             fifo_32_rd_addr <= \"0000\";"
set line_num 544; puts $output_file "             fifo_33_rd_addr <= \"0000\";"
set line_num 545; puts $output_file "             fifo_40_rd_addr <= \"0000\";"
set line_num 546; puts $output_file "             fifo_41_rd_addr <= \"0000\";"
set line_num 547; puts $output_file "             fifo_42_rd_addr <= \"0000\";"
set line_num 548; puts $output_file "             fifo_43_rd_addr <= \"0000\";"
set line_num 549; puts $output_file "             fifo_50_rd_addr <= \"0000\";"
set line_num 550; puts $output_file "             fifo_51_rd_addr <= \"0000\";"
set line_num 551; puts $output_file "             fifo_52_rd_addr <= \"0000\";"
set line_num 552; puts $output_file "             fifo_53_rd_addr <= \"0000\";"
set line_num 553; puts $output_file "             fifo_60_rd_addr <= \"0000\";"
set line_num 554; puts $output_file "             fifo_61_rd_addr <= \"0000\";"
set line_num 555; puts $output_file "             fifo_62_rd_addr <= \"0000\";"
set line_num 556; puts $output_file "             fifo_63_rd_addr <= \"0000\";"
set line_num 557; puts $output_file "             fifo_70_rd_addr <= \"0000\";"
set line_num 558; puts $output_file "             fifo_71_rd_addr <= \"0000\";"
set line_num 559; puts $output_file "             fifo_72_rd_addr <= \"0000\";"
set line_num 560; puts $output_file "             fifo_73_rd_addr <= \"0000\";"
set line_num 561; puts $output_file "             fifo_80_rd_addr <= \"0000\";"
set line_num 562; puts $output_file "             fifo_81_rd_addr <= \"0000\";"
set line_num 563; puts $output_file "             fifo_82_rd_addr <= \"0000\";"
set line_num 564; puts $output_file "             fifo_83_rd_addr <= \"0000\";"
set line_num 565; puts $output_file "     end case;                                             "
set line_num 566; puts $output_file "end if;                                                    "
set line_num 567; puts $output_file "end if;                                                    "
set line_num 568; puts $output_file "end process;  "
set line_num 569; puts $output_file ""
set line_num 570; puts $output_file "read_data_valid_1_val <= read_data_valid_1_reg;"
set line_num 571; puts $output_file "read_data_valid_2_val <= read_data_valid_2_reg;"
set line_num 572; puts $output_file ""
set line_num 573; puts $output_file "rst_dqs_div_int <= not rst_dqs_div;"
set line_num 574; puts $output_file " "
set line_num 575; puts $output_file "read_data_valid_1     <= '1' when (fifo_41_not_empty_r1 = '1' and fifo_41_not_empty = '1') else"
set line_num 576; puts $output_file "                         '0';"
set line_num 577; puts $output_file ""
set line_num 578; puts $output_file "read_data_valid_2     <= '1' when (fifo_43_not_empty_r1 = '1' and fifo_43_not_empty = '1') else"
set line_num 579; puts $output_file "                         '0';"
set line_num 580; puts $output_file "                         "
set line_num 581; puts $output_file ""
set line_num 582; puts $output_file "fifo_41_not_empty   <= '0' when (fifo_00_rd_addr(3 downto 0) = fifo_41_wr_addr(3 downto 0)) else"
set line_num 583; puts $output_file "                       '1';                                                                     "
set line_num 584; puts $output_file "fifo_43_not_empty   <= '0' when (fifo_02_rd_addr(3 downto 0) = fifo_43_wr_addr(3 downto 0)) else"
set line_num 585; puts $output_file "                       '1';                                                                     "
set line_num 586; puts $output_file ""
set line_num 587; puts $output_file ""
set line_num 588; puts $output_file "                     "
set line_num 589; puts $output_file "process (clk90)                                            "
set line_num 590; puts $output_file "begin                                                      "
set line_num 591; puts $output_file "  if (rising_edge(clk90)) then                             "
set line_num 592; puts $output_file "    if (reset90_r = '1') then                                 "
set line_num 593; puts $output_file "      fifo_41_not_empty_r   <= '0';"
set line_num 594; puts $output_file "      fifo_43_not_empty_r   <= '0';"
set line_num 595; puts $output_file "      fifo_41_not_empty_r1  <= '0';"
set line_num 596; puts $output_file "      fifo_43_not_empty_r1  <= '0';      "
set line_num 597; puts $output_file "      read_data_valid_1_reg <= '0';                            "
set line_num 598; puts $output_file "      read_data_valid_2_reg <= '0';                            "
set line_num 599; puts $output_file "    else                                                   "
set line_num 600; puts $output_file "      fifo_41_not_empty_r   <= fifo_41_not_empty;"
set line_num 601; puts $output_file "      fifo_43_not_empty_r   <= fifo_43_not_empty;"
set line_num 602; puts $output_file "      fifo_41_not_empty_r1  <= fifo_41_not_empty_r;"
set line_num 603; puts $output_file "      fifo_43_not_empty_r1  <= fifo_43_not_empty_r; "
set line_num 604; puts $output_file "      read_data_valid_1_reg <=  read_data_valid_1;                         "
set line_num 605; puts $output_file "      read_data_valid_2_reg <=  read_data_valid_2;"
set line_num 606; puts $output_file "    end if;                                                "
set line_num 607; puts $output_file "  end if;                                                  "
set line_num 608; puts $output_file "end process;              "
set line_num 609; puts $output_file "                          "
set line_num 610; puts $output_file "process (clk90)           "
set line_num 611; puts $output_file "begin                     "
set line_num 612; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 613; puts $output_file "    if (reset90_r = '1') then"
set line_num 614; puts $output_file "      fifo_00_wr_addr <= \"0000\";"
set line_num 615; puts $output_file "    elsif (transfer_done_0(0) = '1') then "
set line_num 616; puts $output_file "      fifo_00_wr_addr <= fifo_00_wr_addr + \"0001\";"
set line_num 617; puts $output_file "    end if;"
set line_num 618; puts $output_file "  end if;    "
set line_num 619; puts $output_file "end process;"
set line_num 620; puts $output_file ""
set line_num 621; puts $output_file "process (clk90)"
set line_num 622; puts $output_file "begin"
set line_num 623; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 624; puts $output_file "    if (reset90_r = '1') then"
set line_num 625; puts $output_file "      fifo_01_wr_addr <= \"0000\";"
set line_num 626; puts $output_file "    elsif (transfer_done_0(1) = '1') then "
set line_num 627; puts $output_file "      fifo_01_wr_addr <= fifo_01_wr_addr + \"0001\";"
set line_num 628; puts $output_file "    end if;"
set line_num 629; puts $output_file "  end if;    "
set line_num 630; puts $output_file "end process;"
set line_num 631; puts $output_file ""
set line_num 632; puts $output_file "process (clk90)"
set line_num 633; puts $output_file "begin"
set line_num 634; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 635; puts $output_file "    if ( reset90_r = '1') then"
set line_num 636; puts $output_file "      fifo_02_wr_addr <= \"0000\";"
set line_num 637; puts $output_file "    elsif (transfer_done_0(2) = '1') then "
set line_num 638; puts $output_file "      fifo_02_wr_addr <= fifo_02_wr_addr + \"0001\";"
set line_num 639; puts $output_file "    end if;"
set line_num 640; puts $output_file "  end if;    "
set line_num 641; puts $output_file "end process;"
set line_num 642; puts $output_file ""
set line_num 643; puts $output_file "process (clk90)"
set line_num 644; puts $output_file "begin"
set line_num 645; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 646; puts $output_file "    if ( reset90_r = '1') then"
set line_num 647; puts $output_file "      fifo_03_wr_addr <= \"0000\";"
set line_num 648; puts $output_file "    elsif (transfer_done_0(3) = '1') then "
set line_num 649; puts $output_file "      fifo_03_wr_addr <= fifo_03_wr_addr + \"0001\";"
set line_num 650; puts $output_file "    end if;"
set line_num 651; puts $output_file "  end if;    "
set line_num 652; puts $output_file "end process;"
set line_num 653; puts $output_file "----------------------------------------------------------"
set line_num 654; puts $output_file "process (clk90)"
set line_num 655; puts $output_file "begin"
set line_num 656; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 657; puts $output_file "    if ( reset90_r = '1') then"
set line_num 658; puts $output_file "      fifo_10_wr_addr <= \"0000\";"
set line_num 659; puts $output_file "    elsif (transfer_done_1(0) = '1') then "
set line_num 660; puts $output_file "      fifo_10_wr_addr <= fifo_10_wr_addr + \"0001\";"
set line_num 661; puts $output_file "    end if;"
set line_num 662; puts $output_file "  end if;    "
set line_num 663; puts $output_file "end process;"
set line_num 664; puts $output_file ""
set line_num 665; puts $output_file "process (clk90)"
set line_num 666; puts $output_file "begin"
set line_num 667; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 668; puts $output_file "    if ( reset90_r = '1') then"
set line_num 669; puts $output_file "      fifo_11_wr_addr <= \"0000\";"
set line_num 670; puts $output_file "    elsif (transfer_done_1(1) = '1') then "
set line_num 671; puts $output_file "      fifo_11_wr_addr <= fifo_11_wr_addr + \"0001\";"
set line_num 672; puts $output_file "    end if;"
set line_num 673; puts $output_file "  end if;    "
set line_num 674; puts $output_file "end process;"
set line_num 675; puts $output_file ""
set line_num 676; puts $output_file "process (clk90)"
set line_num 677; puts $output_file "begin"
set line_num 678; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 679; puts $output_file "    if ( reset90_r = '1') then"
set line_num 680; puts $output_file "      fifo_12_wr_addr <= \"0000\";"
set line_num 681; puts $output_file "    elsif (transfer_done_1(2) = '1') then "
set line_num 682; puts $output_file "      fifo_12_wr_addr <= fifo_12_wr_addr + \"0001\";"
set line_num 683; puts $output_file "    end if;"
set line_num 684; puts $output_file "  end if;    "
set line_num 685; puts $output_file "end process;"
set line_num 686; puts $output_file ""
set line_num 687; puts $output_file "process (clk90)"
set line_num 688; puts $output_file "begin"
set line_num 689; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 690; puts $output_file "    if ( reset90_r = '1') then"
set line_num 691; puts $output_file "      fifo_13_wr_addr <= \"0000\";"
set line_num 692; puts $output_file "    elsif (transfer_done_1(3) = '1') then "
set line_num 693; puts $output_file "      fifo_13_wr_addr <= fifo_13_wr_addr + \"0001\";"
set line_num 694; puts $output_file "    end if;"
set line_num 695; puts $output_file "  end if;    "
set line_num 696; puts $output_file "end process;"
set line_num 697; puts $output_file ""
set line_num 698; puts $output_file "----------------------------------------------------------"
set line_num 699; puts $output_file "process (clk90)"
set line_num 700; puts $output_file "begin"
set line_num 701; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 702; puts $output_file "    if ( reset90_r = '1') then"
set line_num 703; puts $output_file "      fifo_20_wr_addr <= \"0000\";"
set line_num 704; puts $output_file "    elsif (transfer_done_2(0) = '1') then "
set line_num 705; puts $output_file "      fifo_20_wr_addr <= fifo_20_wr_addr + \"0001\";"
set line_num 706; puts $output_file "    end if;"
set line_num 707; puts $output_file "  end if;    "
set line_num 708; puts $output_file "end process;"
set line_num 709; puts $output_file ""
set line_num 710; puts $output_file "process (clk90)"
set line_num 711; puts $output_file "begin"
set line_num 712; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 713; puts $output_file "    if ( reset90_r = '1') then"
set line_num 714; puts $output_file "      fifo_21_wr_addr <= \"0000\";"
set line_num 715; puts $output_file "    elsif (transfer_done_2(1) = '1') then "
set line_num 716; puts $output_file "      fifo_21_wr_addr <= fifo_21_wr_addr + \"0001\";"
set line_num 717; puts $output_file "    end if;"
set line_num 718; puts $output_file "  end if;    "
set line_num 719; puts $output_file "end process;"
set line_num 720; puts $output_file ""
set line_num 721; puts $output_file "process (clk90)"
set line_num 722; puts $output_file "begin"
set line_num 723; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 724; puts $output_file "    if ( reset90_r = '1') then"
set line_num 725; puts $output_file "      fifo_22_wr_addr <= \"0000\";"
set line_num 726; puts $output_file "    elsif (transfer_done_2(2) = '1') then "
set line_num 727; puts $output_file "      fifo_22_wr_addr <= fifo_22_wr_addr + \"0001\";"
set line_num 728; puts $output_file "    end if;"
set line_num 729; puts $output_file "  end if;    "
set line_num 730; puts $output_file "end process;"
set line_num 731; puts $output_file ""
set line_num 732; puts $output_file "process (clk90)"
set line_num 733; puts $output_file "begin"
set line_num 734; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 735; puts $output_file "    if ( reset90_r = '1') then"
set line_num 736; puts $output_file "      fifo_23_wr_addr <= \"0000\";"
set line_num 737; puts $output_file "    elsif (transfer_done_2(3) = '1') then "
set line_num 738; puts $output_file "      fifo_23_wr_addr <= fifo_23_wr_addr + \"0001\";"
set line_num 739; puts $output_file "    end if;"
set line_num 740; puts $output_file "  end if;    "
set line_num 741; puts $output_file "end process;"
set line_num 742; puts $output_file ""
set line_num 743; puts $output_file "----------------------------------------------------------"
set line_num 744; puts $output_file "process (clk90)"
set line_num 745; puts $output_file "begin"
set line_num 746; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 747; puts $output_file "    if ( reset90_r = '1') then"
set line_num 748; puts $output_file "      fifo_30_wr_addr <= \"0000\";"
set line_num 749; puts $output_file "    elsif (transfer_done_3(0) = '1') then "
set line_num 750; puts $output_file "      fifo_30_wr_addr <= fifo_30_wr_addr + \"0001\";"
set line_num 751; puts $output_file "    end if;"
set line_num 752; puts $output_file "  end if;    "
set line_num 753; puts $output_file "end process;"
set line_num 754; puts $output_file ""
set line_num 755; puts $output_file "process (clk90)"
set line_num 756; puts $output_file "begin"
set line_num 757; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 758; puts $output_file "    if ( reset90_r = '1') then"
set line_num 759; puts $output_file "      fifo_31_wr_addr <= \"0000\";"
set line_num 760; puts $output_file "    elsif (transfer_done_3(1) = '1') then "
set line_num 761; puts $output_file "      fifo_31_wr_addr <= fifo_31_wr_addr + \"0001\";"
set line_num 762; puts $output_file "    end if;"
set line_num 763; puts $output_file "  end if;    "
set line_num 764; puts $output_file "end process;"
set line_num 765; puts $output_file ""
set line_num 766; puts $output_file "process (clk90)"
set line_num 767; puts $output_file "begin"
set line_num 768; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 769; puts $output_file "    if ( reset90_r = '1') then"
set line_num 770; puts $output_file "      fifo_32_wr_addr <= \"0000\";"
set line_num 771; puts $output_file "    elsif (transfer_done_3(2) = '1') then "
set line_num 772; puts $output_file "      fifo_32_wr_addr <= fifo_32_wr_addr + \"0001\";"
set line_num 773; puts $output_file "    end if;"
set line_num 774; puts $output_file "  end if;    "
set line_num 775; puts $output_file "end process;"
set line_num 776; puts $output_file ""
set line_num 777; puts $output_file "process (clk90)"
set line_num 778; puts $output_file "begin"
set line_num 779; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 780; puts $output_file "    if ( reset90_r = '1') then"
set line_num 781; puts $output_file "      fifo_33_wr_addr <= \"0000\";"
set line_num 782; puts $output_file "    elsif (transfer_done_3(3) = '1') then "
set line_num 783; puts $output_file "      fifo_33_wr_addr <= fifo_33_wr_addr + \"0001\";"
set line_num 784; puts $output_file "    end if;"
set line_num 785; puts $output_file "  end if;    "
set line_num 786; puts $output_file "end process;"
set line_num 787; puts $output_file ""
set line_num 788; puts $output_file "----------------------------------------------------------"
set line_num 789; puts $output_file "process (clk90)"
set line_num 790; puts $output_file "begin"
set line_num 791; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 792; puts $output_file "    if ( reset90_r = '1') then"
set line_num 793; puts $output_file "      fifo_40_wr_addr <= \"0000\";"
set line_num 794; puts $output_file "    elsif (transfer_done_4(0) = '1') then "
set line_num 795; puts $output_file "      fifo_40_wr_addr <= fifo_40_wr_addr + \"0001\";"
set line_num 796; puts $output_file "    end if;"
set line_num 797; puts $output_file "  end if;    "
set line_num 798; puts $output_file "end process;"
set line_num 799; puts $output_file ""
set line_num 800; puts $output_file "process (clk90)"
set line_num 801; puts $output_file "begin"
set line_num 802; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 803; puts $output_file "    if ( reset90_r = '1') then"
set line_num 804; puts $output_file "      fifo_41_wr_addr <= \"0000\";"
set line_num 805; puts $output_file "    elsif (transfer_done_4(1) = '1') then "
set line_num 806; puts $output_file "      fifo_41_wr_addr <= fifo_41_wr_addr + \"0001\";"
set line_num 807; puts $output_file "    end if;"
set line_num 808; puts $output_file "  end if;    "
set line_num 809; puts $output_file "end process;"
set line_num 810; puts $output_file ""
set line_num 811; puts $output_file "process (clk90)"
set line_num 812; puts $output_file "begin"
set line_num 813; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 814; puts $output_file "    if ( reset90_r = '1') then"
set line_num 815; puts $output_file "      fifo_42_wr_addr <= \"0000\";"
set line_num 816; puts $output_file "    elsif (transfer_done_4(2) = '1') then "
set line_num 817; puts $output_file "      fifo_42_wr_addr <= fifo_42_wr_addr + \"0001\";"
set line_num 818; puts $output_file "    end if;"
set line_num 819; puts $output_file "  end if;    "
set line_num 820; puts $output_file "end process;"
set line_num 821; puts $output_file ""
set line_num 822; puts $output_file "process (clk90)"
set line_num 823; puts $output_file "begin"
set line_num 824; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 825; puts $output_file "    if ( reset90_r = '1') then"
set line_num 826; puts $output_file "      fifo_43_wr_addr <= \"0000\";"
set line_num 827; puts $output_file "    elsif (transfer_done_4(3) = '1') then "
set line_num 828; puts $output_file "      fifo_43_wr_addr <= fifo_43_wr_addr + \"0001\";"
set line_num 829; puts $output_file "    end if;"
set line_num 830; puts $output_file "  end if;    "
set line_num 831; puts $output_file "end process;"
set line_num 832; puts $output_file ""
set line_num 833; puts $output_file "----------------------------------------------------------"
set line_num 834; puts $output_file "process (clk90)"
set line_num 835; puts $output_file "begin"
set line_num 836; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 837; puts $output_file "    if ( reset90_r = '1') then"
set line_num 838; puts $output_file "      fifo_50_wr_addr <= \"0000\";"
set line_num 839; puts $output_file "    elsif (transfer_done_5(0) = '1') then "
set line_num 840; puts $output_file "      fifo_50_wr_addr <= fifo_50_wr_addr + \"0001\";"
set line_num 841; puts $output_file "    end if;"
set line_num 842; puts $output_file "  end if;    "
set line_num 843; puts $output_file "end process;"
set line_num 844; puts $output_file ""
set line_num 845; puts $output_file "process (clk90)"
set line_num 846; puts $output_file "begin"
set line_num 847; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 848; puts $output_file "    if ( reset90_r = '1') then"
set line_num 849; puts $output_file "      fifo_51_wr_addr <= \"0000\";"
set line_num 850; puts $output_file "    elsif (transfer_done_5(1) = '1') then "
set line_num 851; puts $output_file "      fifo_51_wr_addr <= fifo_51_wr_addr + \"0001\";"
set line_num 852; puts $output_file "    end if;"
set line_num 853; puts $output_file "  end if;    "
set line_num 854; puts $output_file "end process;"
set line_num 855; puts $output_file ""
set line_num 856; puts $output_file "process (clk90)"
set line_num 857; puts $output_file "begin"
set line_num 858; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 859; puts $output_file "    if ( reset90_r = '1') then"
set line_num 860; puts $output_file "      fifo_52_wr_addr <= \"0000\";"
set line_num 861; puts $output_file "    elsif (transfer_done_5(2) = '1') then "
set line_num 862; puts $output_file "      fifo_52_wr_addr <= fifo_52_wr_addr + \"0001\";"
set line_num 863; puts $output_file "    end if;"
set line_num 864; puts $output_file "  end if;    "
set line_num 865; puts $output_file "end process;"
set line_num 866; puts $output_file ""
set line_num 867; puts $output_file "process (clk90)"
set line_num 868; puts $output_file "begin"
set line_num 869; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 870; puts $output_file "    if ( reset90_r = '1') then"
set line_num 871; puts $output_file "      fifo_53_wr_addr <= \"0000\";"
set line_num 872; puts $output_file "    elsif (transfer_done_5(3) = '1') then "
set line_num 873; puts $output_file "      fifo_53_wr_addr <= fifo_53_wr_addr + \"0001\";"
set line_num 874; puts $output_file "    end if;"
set line_num 875; puts $output_file "  end if;    "
set line_num 876; puts $output_file "end process;"
set line_num 877; puts $output_file ""
set line_num 878; puts $output_file "----------------------------------------------------------"
set line_num 879; puts $output_file "process (clk90)"
set line_num 880; puts $output_file "begin"
set line_num 881; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 882; puts $output_file "    if ( reset90_r = '1') then"
set line_num 883; puts $output_file "      fifo_60_wr_addr <= \"0000\";"
set line_num 884; puts $output_file "    elsif (transfer_done_6(0) = '1') then "
set line_num 885; puts $output_file "      fifo_60_wr_addr <= fifo_60_wr_addr + \"0001\";"
set line_num 886; puts $output_file "    end if;"
set line_num 887; puts $output_file "  end if;    "
set line_num 888; puts $output_file "end process;"
set line_num 889; puts $output_file ""
set line_num 890; puts $output_file "process (clk90)"
set line_num 891; puts $output_file "begin"
set line_num 892; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 893; puts $output_file "    if ( reset90_r = '1') then"
set line_num 894; puts $output_file "      fifo_61_wr_addr <= \"0000\";"
set line_num 895; puts $output_file "    elsif (transfer_done_6(1) = '1') then "
set line_num 896; puts $output_file "      fifo_61_wr_addr <= fifo_61_wr_addr + \"0001\";"
set line_num 897; puts $output_file "    end if;"
set line_num 898; puts $output_file "  end if;    "
set line_num 899; puts $output_file "end process;"
set line_num 900; puts $output_file ""
set line_num 901; puts $output_file "process (clk90)"
set line_num 902; puts $output_file "begin"
set line_num 903; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 904; puts $output_file "    if ( reset90_r = '1') then"
set line_num 905; puts $output_file "      fifo_62_wr_addr <= \"0000\";"
set line_num 906; puts $output_file "    elsif (transfer_done_6(2) = '1') then "
set line_num 907; puts $output_file "      fifo_62_wr_addr <= fifo_62_wr_addr + \"0001\";"
set line_num 908; puts $output_file "    end if;"
set line_num 909; puts $output_file "  end if;    "
set line_num 910; puts $output_file "end process;"
set line_num 911; puts $output_file ""
set line_num 912; puts $output_file "process (clk90)"
set line_num 913; puts $output_file "begin"
set line_num 914; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 915; puts $output_file "    if ( reset90_r = '1') then"
set line_num 916; puts $output_file "      fifo_63_wr_addr <= \"0000\";"
set line_num 917; puts $output_file "    elsif (transfer_done_6(3) = '1') then "
set line_num 918; puts $output_file "      fifo_63_wr_addr <= fifo_63_wr_addr + \"0001\";"
set line_num 919; puts $output_file "    end if;"
set line_num 920; puts $output_file "  end if;    "
set line_num 921; puts $output_file "end process;"
set line_num 922; puts $output_file ""
set line_num 923; puts $output_file "----------------------------------------------------------"
set line_num 924; puts $output_file "process (clk90)"
set line_num 925; puts $output_file "begin"
set line_num 926; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 927; puts $output_file "    if ( reset90_r = '1') then"
set line_num 928; puts $output_file "      fifo_70_wr_addr <= \"0000\";"
set line_num 929; puts $output_file "    elsif (transfer_done_7(0) = '1') then "
set line_num 930; puts $output_file "      fifo_70_wr_addr <= fifo_70_wr_addr + \"0001\";"
set line_num 931; puts $output_file "    end if;"
set line_num 932; puts $output_file "  end if;    "
set line_num 933; puts $output_file "end process;"
set line_num 934; puts $output_file ""
set line_num 935; puts $output_file "process (clk90)"
set line_num 936; puts $output_file "begin"
set line_num 937; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 938; puts $output_file "    if ( reset90_r = '1') then"
set line_num 939; puts $output_file "      fifo_71_wr_addr <= \"0000\";"
set line_num 940; puts $output_file "    elsif (transfer_done_7(1) = '1') then "
set line_num 941; puts $output_file "      fifo_71_wr_addr <= fifo_71_wr_addr + \"0001\";"
set line_num 942; puts $output_file "    end if;"
set line_num 943; puts $output_file "  end if;    "
set line_num 944; puts $output_file "end process;"
set line_num 945; puts $output_file ""
set line_num 946; puts $output_file "process (clk90)"
set line_num 947; puts $output_file "begin"
set line_num 948; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 949; puts $output_file "    if ( reset90_r = '1') then"
set line_num 950; puts $output_file "      fifo_72_wr_addr <= \"0000\";"
set line_num 951; puts $output_file "    elsif (transfer_done_7(2) = '1') then "
set line_num 952; puts $output_file "      fifo_72_wr_addr <= fifo_72_wr_addr + \"0001\";"
set line_num 953; puts $output_file "    end if;"
set line_num 954; puts $output_file "  end if;    "
set line_num 955; puts $output_file "end process;"
set line_num 956; puts $output_file ""
set line_num 957; puts $output_file "process (clk90)"
set line_num 958; puts $output_file "begin"
set line_num 959; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 960; puts $output_file "    if ( reset90_r = '1') then"
set line_num 961; puts $output_file "      fifo_73_wr_addr <= \"0000\";"
set line_num 962; puts $output_file "    elsif (transfer_done_7(3) = '1') then "
set line_num 963; puts $output_file "      fifo_73_wr_addr <= fifo_73_wr_addr + \"0001\";"
set line_num 964; puts $output_file "    end if;"
set line_num 965; puts $output_file "  end if;    "
set line_num 966; puts $output_file "end process;"
set line_num 967; puts $output_file ""
set line_num 968; puts $output_file "----------------------------------------------------------"
set line_num 969; puts $output_file "process (clk90)"
set line_num 970; puts $output_file "begin"
set line_num 971; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 972; puts $output_file "    if ( reset90_r = '1') then"
set line_num 973; puts $output_file "      fifo_80_wr_addr <= \"0000\";"
set line_num 974; puts $output_file "    elsif (transfer_done_8(0) = '1') then "
set line_num 975; puts $output_file "      fifo_80_wr_addr <= fifo_80_wr_addr + \"0001\";"
set line_num 976; puts $output_file "    end if;"
set line_num 977; puts $output_file "  end if;    "
set line_num 978; puts $output_file "end process;"
set line_num 979; puts $output_file ""
set line_num 980; puts $output_file "process (clk90)"
set line_num 981; puts $output_file "begin"
set line_num 982; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 983; puts $output_file "    if ( reset90_r = '1') then"
set line_num 984; puts $output_file "      fifo_81_wr_addr <= \"0000\";"
set line_num 985; puts $output_file "    elsif (transfer_done_8(1) = '1') then "
set line_num 986; puts $output_file "      fifo_81_wr_addr <= fifo_81_wr_addr + \"0001\";"
set line_num 987; puts $output_file "    end if;"
set line_num 988; puts $output_file "  end if;    "
set line_num 989; puts $output_file "end process;"
set line_num 990; puts $output_file ""
set line_num 991; puts $output_file "process (clk90)"
set line_num 992; puts $output_file "begin"
set line_num 993; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 994; puts $output_file "    if ( reset90_r = '1') then"
set line_num 995; puts $output_file "      fifo_82_wr_addr <= \"0000\";"
set line_num 996; puts $output_file "    elsif (transfer_done_8(2) = '1') then "
set line_num 997; puts $output_file "      fifo_82_wr_addr <= fifo_82_wr_addr + \"0001\";"
set line_num 998; puts $output_file "    end if;"
set line_num 999; puts $output_file "  end if;    "
set line_num 1000; puts $output_file "end process;"
set line_num 1001; puts $output_file ""
set line_num 1002; puts $output_file "process (clk90)"
set line_num 1003; puts $output_file "begin"
set line_num 1004; puts $output_file "  if (rising_edge(clk90)) then"
set line_num 1005; puts $output_file "    if ( reset90_r = '1') then"
set line_num 1006; puts $output_file "      fifo_83_wr_addr <= \"0000\";"
set line_num 1007; puts $output_file "    elsif (transfer_done_8(3) = '1') then "
set line_num 1008; puts $output_file "      fifo_83_wr_addr <= fifo_83_wr_addr + \"0001\";"
set line_num 1009; puts $output_file "    end if;"
set line_num 1010; puts $output_file "  end if;    "
set line_num 1011; puts $output_file "end process;"
set line_num 1012; puts $output_file ""
set line_num 1013; puts $output_file ""
set line_num 1014; puts $output_file ""
set line_num 1015; puts $output_file ""
set line_num 1016; puts $output_file "--***********************************************************************"
set line_num 1017; puts $output_file "--    Read Data Capture Module Instantiations"
set line_num 1018; puts $output_file "--"
set line_num 1019; puts $output_file ""
set line_num 1020; puts $output_file "                             "
set line_num 1021; puts $output_file "-------------------------------------------------------------------------------------------------------------------------------------------------"
set line_num 1022; puts $output_file "--**************************************************************************************************"
set line_num 1023; puts $output_file "-- rst_dqs_div internal delay to match dqs internal delay"
set line_num 1024; puts $output_file "--**************************************************************************************************"
set line_num 1025; puts $output_file "rst_dqs_div_delay0 : dqs_delay port map (                                                                          "
set line_num 1026; puts $output_file "	                                 clk_in   => rst_dqs_div_int,  --rst_dqs_div, --   "
set line_num 1027; puts $output_file "	                                 sel_in   => delay_sel,                                "
set line_num 1028; puts $output_file "	                                 clk_out  => rst_dqs_div_delayed                               "
set line_num 1029; puts $output_file "	                                 );"
set line_num 1030; puts $output_file ""
set line_num 1031; puts $output_file "--**************************************************************************************************"
set line_num 1032; puts $output_file "-- DQS Internal Delay Circuit implemented in LUTs"
set line_num 1033; puts $output_file "--**************************************************************************************************"
set line_num 1034; puts $output_file ""
set line_num 1035; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1036; puts $output_file "dqs_delay0_col0 : dqs_delay port map (                                                                          "
set line_num 1037; puts $output_file "	                              clk_in   => dqs_int_delay_in0,"
set line_num 1038; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1039; puts $output_file "	                              clk_out  => dqs_delayed_col0(0)                               "
set line_num 1040; puts $output_file "	                             );"
set line_num 1041; puts $output_file ""
set line_num 1042; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1043; puts $output_file "dqs_delay0_col1 : dqs_delay port map (                                                                          "
set line_num 1044; puts $output_file "	                              clk_in   => dqs_int_delay_in0,"
set line_num 1045; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1046; puts $output_file "	                              clk_out  => dqs_delayed_col1(0)                               "
set line_num 1047; puts $output_file "	                             );"
set line_num 1048; puts $output_file "	                    "
set line_num 1049; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1050; puts $output_file "dqs_delay1_col0 : dqs_delay port map (                                                                          "
set line_num 1051; puts $output_file "	                              clk_in   => dqs_int_delay_in1,"
set line_num 1052; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1053; puts $output_file "	                              clk_out  => dqs_delayed_col0(1)                               "
set line_num 1054; puts $output_file "	                             );"
set line_num 1055; puts $output_file ""
set line_num 1056; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1057; puts $output_file "dqs_delay1_col1 : dqs_delay port map (                                                                          "
set line_num 1058; puts $output_file "	                              clk_in   => dqs_int_delay_in1,"
set line_num 1059; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1060; puts $output_file "	                              clk_out  => dqs_delayed_col1(1)                               "
set line_num 1061; puts $output_file "	                             );"
set line_num 1062; puts $output_file "	                    "
set line_num 1063; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1064; puts $output_file "dqs_delay2_col0 : dqs_delay port map (                                                                          "
set line_num 1065; puts $output_file "	                              clk_in   => dqs_int_delay_in2,"
set line_num 1066; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1067; puts $output_file "	                              clk_out  => dqs_delayed_col0(2)                               "
set line_num 1068; puts $output_file "	                             );"
set line_num 1069; puts $output_file ""
set line_num 1070; puts $output_file "-- Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1071; puts $output_file "dqs_delay2_col1 : dqs_delay port map (                                                                          "
set line_num 1072; puts $output_file "	                              clk_in   => dqs_int_delay_in2,"
set line_num 1073; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1074; puts $output_file "	                              clk_out  => dqs_delayed_col1(2)                               "
set line_num 1075; puts $output_file "	                             );"
set line_num 1076; puts $output_file "	                    "
set line_num 1077; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1078; puts $output_file "dqs_delay3_col0 : dqs_delay port map (                                                                          "
set line_num 1079; puts $output_file "	                              clk_in   => dqs_int_delay_in3,"
set line_num 1080; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1081; puts $output_file "	                              clk_out  => dqs_delayed_col0(3)                               "
set line_num 1082; puts $output_file "	                             );"
set line_num 1083; puts $output_file ""
set line_num 1084; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1085; puts $output_file "dqs_delay3_col1 : dqs_delay port map (                                                                          "
set line_num 1086; puts $output_file "	                              clk_in   => dqs_int_delay_in3,"
set line_num 1087; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1088; puts $output_file "	                              clk_out  => dqs_delayed_col1(3)                               "
set line_num 1089; puts $output_file "	                             );"
set line_num 1090; puts $output_file "	                    "
set line_num 1091; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1092; puts $output_file "dqs_delay4_col0 : dqs_delay port map (                                                                          "
set line_num 1093; puts $output_file "	                              clk_in   => dqs_int_delay_in4,"
set line_num 1094; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1095; puts $output_file "	                              clk_out  => dqs_delayed_col0(4)                               "
set line_num 1096; puts $output_file "	                             );"
set line_num 1097; puts $output_file ""
set line_num 1098; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1099; puts $output_file "dqs_delay4_col1 : dqs_delay port map (                                                                          "
set line_num 1100; puts $output_file "	                              clk_in   => dqs_int_delay_in4,"
set line_num 1101; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1102; puts $output_file "	                              clk_out  => dqs_delayed_col1(4)                               "
set line_num 1103; puts $output_file "	                             );"
set line_num 1104; puts $output_file "	                    "
set line_num 1105; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1106; puts $output_file "dqs_delay5_col0 : dqs_delay port map (                                                                          "
set line_num 1107; puts $output_file "	                              clk_in   => dqs_int_delay_in5,"
set line_num 1108; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1109; puts $output_file "	                              clk_out  => dqs_delayed_col0(5)                               "
set line_num 1110; puts $output_file "	                             );"
set line_num 1111; puts $output_file ""
set line_num 1112; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1113; puts $output_file "dqs_delay5_col1 : dqs_delay port map (                                                                          "
set line_num 1114; puts $output_file "	                              clk_in   => dqs_int_delay_in5,"
set line_num 1115; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1116; puts $output_file "	                              clk_out  => dqs_delayed_col1(5)                               "
set line_num 1117; puts $output_file "	                             );"
set line_num 1118; puts $output_file "	                    "
set line_num 1119; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1120; puts $output_file "dqs_delay6_col0 : dqs_delay port map (                                                                          "
set line_num 1121; puts $output_file "	                              clk_in   => dqs_int_delay_in6,"
set line_num 1122; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1123; puts $output_file "	                              clk_out  => dqs_delayed_col0(6)                               "
set line_num 1124; puts $output_file "	                             );"
set line_num 1125; puts $output_file ""
set line_num 1126; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1127; puts $output_file "dqs_delay6_col1 : dqs_delay port map (                                                                          "
set line_num 1128; puts $output_file "	                              clk_in   => dqs_int_delay_in6,"
set line_num 1129; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1130; puts $output_file "	                              clk_out  => dqs_delayed_col1(6)                               "
set line_num 1131; puts $output_file "	                             );"
set line_num 1132; puts $output_file "	                    "
set line_num 1133; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1134; puts $output_file "dqs_delay7_col0 : dqs_delay port map (                                                                          "
set line_num 1135; puts $output_file "	                              clk_in   => dqs_int_delay_in7,"
set line_num 1136; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1137; puts $output_file "	                              clk_out  => dqs_delayed_col0(7)"
set line_num 1138; puts $output_file "	                             );"
set line_num 1139; puts $output_file ""
set line_num 1140; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1141; puts $output_file "dqs_delay7_col1 : dqs_delay port map (                                                                          "
set line_num 1142; puts $output_file "	                              clk_in   => dqs_int_delay_in7,"
set line_num 1143; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1144; puts $output_file "	                              clk_out  => dqs_delayed_col1(7)                               "
set line_num 1145; puts $output_file "	                             );"
set line_num 1146; puts $output_file "	                    "
set line_num 1147; puts $output_file "-- Internal Clock Delay circuit placed in the first column (for falling edge data) adjacent to IOBs                               "
set line_num 1148; puts $output_file "dqs_delay8_col0 : dqs_delay port map (                                                                          "
set line_num 1149; puts $output_file "	                              clk_in   => dqs_int_delay_in8,"
set line_num 1150; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1151; puts $output_file "	                              clk_out  => dqs_delayed_col0(8)                               "
set line_num 1152; puts $output_file "	                             );"
set line_num 1153; puts $output_file ""
set line_num 1154; puts $output_file "-- Internal Clock Delay circuit placed in the second column (for rising edge data) adjacent to IOBs                               	                    "
set line_num 1155; puts $output_file "dqs_delay8_col1 : dqs_delay port map (                                                                          "
set line_num 1156; puts $output_file "	                              clk_in   => dqs_int_delay_in8,"
set line_num 1157; puts $output_file "	                              sel_in   => delay_sel,                                "
set line_num 1158; puts $output_file "	                              clk_out  => dqs_delayed_col1(8)                               "
set line_num 1159; puts $output_file "	                             );"
set line_num 1160; puts $output_file ""
set line_num 1161; puts $output_file "-------------------------------------------------------------------------------------------------------------------------------------------------- "
set line_num 1162; puts $output_file "--***************************************************************************************************"
set line_num 1163; puts $output_file "-- DQS Divide by 2 instantiations"
set line_num 1164; puts $output_file "--*************************************************************************************************** "
set line_num 1165; puts $output_file ""
set line_num 1166; puts $output_file "ddr2_dqs_div0 : ddr2_dqs_div"
set line_num 1167; puts $output_file "port map (        "
set line_num 1168; puts $output_file "          dqs           => dqs_delayed_col0(0),"
set line_num 1169; puts $output_file "          dqs1          => dqs_delayed_col1(0), "
set line_num 1170; puts $output_file "          reset         => reset_r,"
set line_num 1171; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1172; puts $output_file "          dqs_divn      => dqs_div_col0(0),"
set line_num 1173; puts $output_file "          dqs_divp      => dqs_div_col1(0)"
set line_num 1174; puts $output_file "         );"
set line_num 1175; puts $output_file "         "
set line_num 1176; puts $output_file "ddr2_dqs_div1 : ddr2_dqs_div"
set line_num 1177; puts $output_file "port map (     "
set line_num 1178; puts $output_file "          dqs           => dqs_delayed_col0(1),"
set line_num 1179; puts $output_file "          dqs1          => dqs_delayed_col1(1),          "
set line_num 1180; puts $output_file "          reset         => reset_r,"
set line_num 1181; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1182; puts $output_file "          dqs_divn      => dqs_div_col0(1),"
set line_num 1183; puts $output_file "          dqs_divp      => dqs_div_col1(1)"
set line_num 1184; puts $output_file "         );"
set line_num 1185; puts $output_file "         "
set line_num 1186; puts $output_file "ddr2_dqs_div2 : ddr2_dqs_div"
set line_num 1187; puts $output_file "port map (      "
set line_num 1188; puts $output_file "          dqs           => dqs_delayed_col0(2),"
set line_num 1189; puts $output_file "          dqs1          => dqs_delayed_col1(2),          "
set line_num 1190; puts $output_file "          reset         => reset_r,"
set line_num 1191; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1192; puts $output_file "          dqs_divn      => dqs_div_col0(2),"
set line_num 1193; puts $output_file "          dqs_divp      => dqs_div_col1(2)"
set line_num 1194; puts $output_file "         );"
set line_num 1195; puts $output_file "         "
set line_num 1196; puts $output_file "ddr2_dqs_div3 : ddr2_dqs_div"
set line_num 1197; puts $output_file "port map (     "
set line_num 1198; puts $output_file "          dqs           => dqs_delayed_col0(3),"
set line_num 1199; puts $output_file "          dqs1          => dqs_delayed_col1(3),          "
set line_num 1200; puts $output_file "          reset         => reset_r,"
set line_num 1201; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1202; puts $output_file "          dqs_divn      => dqs_div_col0(3),"
set line_num 1203; puts $output_file "          dqs_divp      => dqs_div_col1(3)"
set line_num 1204; puts $output_file "         );"
set line_num 1205; puts $output_file ""
set line_num 1206; puts $output_file "ddr2_dqs_div4 : ddr2_dqs_div"
set line_num 1207; puts $output_file "port map (       "
set line_num 1208; puts $output_file "          dqs           => dqs_delayed_col0(4),"
set line_num 1209; puts $output_file "          dqs1          => dqs_delayed_col1(4),          "
set line_num 1210; puts $output_file "          reset         => reset_r,"
set line_num 1211; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1212; puts $output_file "          dqs_divn      => dqs_div_col0(4),"
set line_num 1213; puts $output_file "          dqs_divp      => dqs_div_col1(4)"
set line_num 1214; puts $output_file "         );"
set line_num 1215; puts $output_file "         "
set line_num 1216; puts $output_file "ddr2_dqs_div5 : ddr2_dqs_div"
set line_num 1217; puts $output_file "port map (     "
set line_num 1218; puts $output_file "          dqs           => dqs_delayed_col0(5),"
set line_num 1219; puts $output_file "          dqs1          => dqs_delayed_col1(5),          "
set line_num 1220; puts $output_file "          reset         => reset_r,"
set line_num 1221; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1222; puts $output_file "          dqs_divn      => dqs_div_col0(5),"
set line_num 1223; puts $output_file "          dqs_divp      => dqs_div_col1(5)          "
set line_num 1224; puts $output_file "         );"
set line_num 1225; puts $output_file "         "
set line_num 1226; puts $output_file "ddr2_dqs_div6 : ddr2_dqs_div"
set line_num 1227; puts $output_file "port map (         "
set line_num 1228; puts $output_file "          dqs           => dqs_delayed_col0(6),"
set line_num 1229; puts $output_file "          dqs1          => dqs_delayed_col1(6),          "
set line_num 1230; puts $output_file "          reset         => reset_r,"
set line_num 1231; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1232; puts $output_file "          dqs_divn      => dqs_div_col0(6),"
set line_num 1233; puts $output_file "          dqs_divp      => dqs_div_col1(6)       "
set line_num 1234; puts $output_file "         );"
set line_num 1235; puts $output_file "         "
set line_num 1236; puts $output_file "ddr2_dqs_div7 : ddr2_dqs_div"
set line_num 1237; puts $output_file "port map (        "
set line_num 1238; puts $output_file "          dqs           => dqs_delayed_col0(7),"
set line_num 1239; puts $output_file "          dqs1          => dqs_delayed_col1(7),          "
set line_num 1240; puts $output_file "          reset         => reset_r,"
set line_num 1241; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1242; puts $output_file "          dqs_divn      => dqs_div_col0(7),"
set line_num 1243; puts $output_file "          dqs_divp      => dqs_div_col1(7)          "
set line_num 1244; puts $output_file "         );"
set line_num 1245; puts $output_file "         "
set line_num 1246; puts $output_file "ddr2_dqs_div8 : ddr2_dqs_div"
set line_num 1247; puts $output_file "port map (         "
set line_num 1248; puts $output_file "          dqs           => dqs_delayed_col0(8),"
set line_num 1249; puts $output_file "          dqs1          => dqs_delayed_col1(8),          "
set line_num 1250; puts $output_file "          reset         => reset_r,"
set line_num 1251; puts $output_file "          rst_dqs_div_delayed   => rst_dqs_div_delayed,"
set line_num 1252; puts $output_file "          dqs_divn      => dqs_div_col0(8),"
set line_num 1253; puts $output_file "          dqs_divp      => dqs_div_col1(8)          "
set line_num 1254; puts $output_file "         );"
set line_num 1255; puts $output_file "         "
set line_num 1256; puts $output_file "--------------------------------------------------------------------------------------------------------------------------------------------"
set line_num 1257; puts $output_file "--****************************************************************************************************************"
set line_num 1258; puts $output_file "-- Transfer done instantiations (One instantiation peer strobe)"
set line_num 1259; puts $output_file "--****************************************************************************************************************         "
set line_num 1260; puts $output_file "        "
set line_num 1261; puts $output_file "ddr2_transfer_done0 : ddr2_transfer_done"
set line_num 1262; puts $output_file "  port map ("
set line_num 1263; puts $output_file "            clk0            => clk,"
set line_num 1264; puts $output_file "            clk90           => clk90,"
set line_num 1265; puts $output_file "           reset           => reset_r,"
set line_num 1266; puts $output_file "            reset90         => reset90_r,"
set line_num 1267; puts $output_file "            reset180        => reset180_r,"
set line_num 1268; puts $output_file "            reset270        => reset270_r,            "
set line_num 1269; puts $output_file "            dqs_div         => dqs_div_col1(0),"
set line_num 1270; puts $output_file "            transfer_done0  => transfer_done_0(0),"
set line_num 1271; puts $output_file "            transfer_done1  => transfer_done_0(1),"
set line_num 1272; puts $output_file "            transfer_done2  => transfer_done_0(2),"
set line_num 1273; puts $output_file "            transfer_done3  => transfer_done_0(3)"
set line_num 1274; puts $output_file "           );"
set line_num 1275; puts $output_file ""
set line_num 1276; puts $output_file "ddr2_transfer_done1 : ddr2_transfer_done"
set line_num 1277; puts $output_file "  port map ("
set line_num 1278; puts $output_file "            clk0            => clk,"
set line_num 1279; puts $output_file "            clk90           => clk90,"
set line_num 1280; puts $output_file "           reset           => reset_r,"
set line_num 1281; puts $output_file "            reset90         => reset90_r,"
set line_num 1282; puts $output_file "            reset180        => reset180_r,"
set line_num 1283; puts $output_file "            reset270        => reset270_r,"
set line_num 1284; puts $output_file "            dqs_div         => dqs_div_col1(1),"
set line_num 1285; puts $output_file "            transfer_done0  => transfer_done_1(0),"
set line_num 1286; puts $output_file "            transfer_done1  => transfer_done_1(1),"
set line_num 1287; puts $output_file "            transfer_done2  => transfer_done_1(2),"
set line_num 1288; puts $output_file "            transfer_done3  => transfer_done_1(3)"
set line_num 1289; puts $output_file "           );"
set line_num 1290; puts $output_file "           "
set line_num 1291; puts $output_file "ddr2_transfer_done2 : ddr2_transfer_done"
set line_num 1292; puts $output_file "  port map ("
set line_num 1293; puts $output_file "            clk0            => clk,"
set line_num 1294; puts $output_file "            clk90           => clk90,"
set line_num 1295; puts $output_file "            reset           => reset_r,"
set line_num 1296; puts $output_file "            reset90         => reset90_r,"
set line_num 1297; puts $output_file "            reset180        => reset180_r,"
set line_num 1298; puts $output_file "            reset270        => reset270_r,"
set line_num 1299; puts $output_file "            dqs_div         => dqs_div_col1(2),"
set line_num 1300; puts $output_file "            transfer_done0  => transfer_done_2(0),"
set line_num 1301; puts $output_file "            transfer_done1  => transfer_done_2(1),"
set line_num 1302; puts $output_file "            transfer_done2  => transfer_done_2(2),"
set line_num 1303; puts $output_file "            transfer_done3  => transfer_done_2(3)"
set line_num 1304; puts $output_file "           );"
set line_num 1305; puts $output_file "           "
set line_num 1306; puts $output_file "ddr2_transfer_done3 : ddr2_transfer_done"
set line_num 1307; puts $output_file "  port map ("
set line_num 1308; puts $output_file "            clk0            => clk,"
set line_num 1309; puts $output_file "            clk90           => clk90,"
set line_num 1310; puts $output_file "          reset           => reset_r,"
set line_num 1311; puts $output_file "            reset90         => reset90_r,"
set line_num 1312; puts $output_file "            reset180        => reset180_r,"
set line_num 1313; puts $output_file "            reset270        => reset270_r,"
set line_num 1314; puts $output_file "            dqs_div         => dqs_div_col1(3),"
set line_num 1315; puts $output_file "            transfer_done0  => transfer_done_3(0),"
set line_num 1316; puts $output_file "            transfer_done1  => transfer_done_3(1),"
set line_num 1317; puts $output_file "            transfer_done2  => transfer_done_3(2),"
set line_num 1318; puts $output_file "            transfer_done3  => transfer_done_3(3)"
set line_num 1319; puts $output_file "           );"
set line_num 1320; puts $output_file "           "
set line_num 1321; puts $output_file "ddr2_transfer_done4 : ddr2_transfer_done"
set line_num 1322; puts $output_file "  port map ("
set line_num 1323; puts $output_file "            clk0            => clk,"
set line_num 1324; puts $output_file "            clk90           => clk90,"
set line_num 1325; puts $output_file "           reset           => reset_r,"
set line_num 1326; puts $output_file "            reset90         => reset90_r,"
set line_num 1327; puts $output_file "            reset180        => reset180_r,"
set line_num 1328; puts $output_file "            reset270        => reset270_r,"
set line_num 1329; puts $output_file "            dqs_div         => dqs_div_col1(4),"
set line_num 1330; puts $output_file "            transfer_done0  => transfer_done_4(0),"
set line_num 1331; puts $output_file "            transfer_done1  => transfer_done_4(1),"
set line_num 1332; puts $output_file "            transfer_done2  => transfer_done_4(2),"
set line_num 1333; puts $output_file "            transfer_done3  => transfer_done_4(3)"
set line_num 1334; puts $output_file "           );"
set line_num 1335; puts $output_file "           "
set line_num 1336; puts $output_file "ddr2_transfer_done5 : ddr2_transfer_done"
set line_num 1337; puts $output_file "  port map ("
set line_num 1338; puts $output_file "            clk0            => clk,"
set line_num 1339; puts $output_file "            clk90           => clk90,"
set line_num 1340; puts $output_file "            reset           => reset_r,"
set line_num 1341; puts $output_file "            reset90         => reset90_r,"
set line_num 1342; puts $output_file "            reset180        => reset180_r,"
set line_num 1343; puts $output_file "            reset270        => reset270_r,"
set line_num 1344; puts $output_file "            dqs_div         => dqs_div_col1(5),"
set line_num 1345; puts $output_file "            transfer_done0  => transfer_done_5(0),"
set line_num 1346; puts $output_file "            transfer_done1  => transfer_done_5(1),"
set line_num 1347; puts $output_file "            transfer_done2  => transfer_done_5(2),"
set line_num 1348; puts $output_file "            transfer_done3  => transfer_done_5(3)"
set line_num 1349; puts $output_file "           );"
set line_num 1350; puts $output_file "           "
set line_num 1351; puts $output_file "ddr2_transfer_done6 : ddr2_transfer_done"
set line_num 1352; puts $output_file "  port map ("
set line_num 1353; puts $output_file "            clk0            => clk,"
set line_num 1354; puts $output_file "            clk90           => clk90,"
set line_num 1355; puts $output_file "           reset           => reset_r,"
set line_num 1356; puts $output_file "            reset90         => reset90_r,"
set line_num 1357; puts $output_file "            reset180        => reset180_r,"
set line_num 1358; puts $output_file "            reset270        => reset270_r,"
set line_num 1359; puts $output_file "            dqs_div         => dqs_div_col1(6),"
set line_num 1360; puts $output_file "            transfer_done0  => transfer_done_6(0),"
set line_num 1361; puts $output_file "            transfer_done1  => transfer_done_6(1),"
set line_num 1362; puts $output_file "            transfer_done2  => transfer_done_6(2),"
set line_num 1363; puts $output_file "            transfer_done3  => transfer_done_6(3)"
set line_num 1364; puts $output_file "           );"
set line_num 1365; puts $output_file "           "
set line_num 1366; puts $output_file "ddr2_transfer_done7 : ddr2_transfer_done"
set line_num 1367; puts $output_file "  port map ("
set line_num 1368; puts $output_file "            clk0            => clk,"
set line_num 1369; puts $output_file "            clk90           => clk90,"
set line_num 1370; puts $output_file "           reset           => reset_r,"
set line_num 1371; puts $output_file "            reset90         => reset90_r,"
set line_num 1372; puts $output_file "            reset180        => reset180_r,"
set line_num 1373; puts $output_file "            reset270        => reset270_r,"
set line_num 1374; puts $output_file "            dqs_div         => dqs_div_col1(7),"
set line_num 1375; puts $output_file "            transfer_done0  => transfer_done_7(0),"
set line_num 1376; puts $output_file "            transfer_done1  => transfer_done_7(1),"
set line_num 1377; puts $output_file "            transfer_done2  => transfer_done_7(2),"
set line_num 1378; puts $output_file "            transfer_done3  => transfer_done_7(3)"
set line_num 1379; puts $output_file "           );"
set line_num 1380; puts $output_file "           "
set line_num 1381; puts $output_file "ddr2_transfer_done8 : ddr2_transfer_done"
set line_num 1382; puts $output_file "  port map ("
set line_num 1383; puts $output_file "            clk0            => clk,"
set line_num 1384; puts $output_file "            clk90           => clk90,"
set line_num 1385; puts $output_file "          reset           => reset_r,"
set line_num 1386; puts $output_file "            reset90         => reset90_r,"
set line_num 1387; puts $output_file "            reset180        => reset180_r,"
set line_num 1388; puts $output_file "            reset270        => reset270_r,"
set line_num 1389; puts $output_file "            dqs_div         => dqs_div_col1(8),"
set line_num 1390; puts $output_file "            transfer_done0  => transfer_done_8(0),"
set line_num 1391; puts $output_file "            transfer_done1  => transfer_done_8(1),"
set line_num 1392; puts $output_file "            transfer_done2  => transfer_done_8(2),"
set line_num 1393; puts $output_file "            transfer_done3  => transfer_done_8(3)"
set line_num 1394; puts $output_file "           );"
set line_num 1395; puts $output_file ""
set line_num 1396; puts $output_file "end   arc_data_read_controller_72bit_rl;  "
set line_num 1397; puts $output_file ""
close $output_file
