// Seed: 1786433255
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_2 = 1;
  module_2();
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  tri   id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7
  );
  wire id_8;
  wire id_9, id_10, id_11;
endmodule
module module_2;
  assign id_1 = id_1;
  always id_1 <= 1;
  always_latch #1 id_1 <= id_1;
endmodule
