{
  "design": {
    "design_info": {
      "boundary_crc": "0xBF4D023FBF4D023F",
      "device": "xc7k70tfbv676-1",
      "name": "design_lab3",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_nand2_0": "",
      "xup_nor2_0": "",
      "xup_xor2_0": ""
    },
    "ports": {
      "A": {
        "direction": "I"
      },
      "E": {
        "direction": "O"
      },
      "B": {
        "direction": "I"
      }
    },
    "components": {
      "xup_nand2_0": {
        "vlnv": "xilinx.com:XUP:xup_nand2:1.0",
        "xci_name": "design_lab3_xup_nand2_0_0"
      },
      "xup_nor2_0": {
        "vlnv": "xilinx.com:XUP:xup_nor2:1.0",
        "xci_name": "design_lab3_xup_nor2_0_0"
      },
      "xup_xor2_0": {
        "vlnv": "xilinx.com:XUP:xup_xor2:1.0",
        "xci_name": "design_lab3_xup_xor2_0_0"
      }
    },
    "nets": {
      "A_1": {
        "ports": [
          "A",
          "xup_nor2_0/a",
          "xup_nand2_0/a"
        ]
      },
      "B_1": {
        "ports": [
          "B",
          "xup_nor2_0/b",
          "xup_nand2_0/b"
        ]
      },
      "xup_nor2_0_y": {
        "ports": [
          "xup_nor2_0/y",
          "xup_xor2_0/a"
        ]
      },
      "xup_nand2_0_y": {
        "ports": [
          "xup_nand2_0/y",
          "xup_xor2_0/b"
        ]
      },
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "E"
        ]
      }
    }
  }
}