I 000051 55 2206          1655140329996 Behavioral
(_unit VHDL (binary_4_bit_adder2 0 5 (behavioral 0 11 ))
  (_version v33)
  (_time 1655140329995 2022.06.13 20:12:09)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655140329990)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM1 ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in (_string \"11111"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM2 ~std_logic_vector{4~downto~0}~122 0 7 (_entity (_in (_string \"11111"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal A ~std_logic_vector{4~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{4~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
      (line__22(_architecture 3 0 22 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 4 -1
  )
)
V 000051 55 2262          1655140548336 Behavioral
(_unit VHDL (binary_4_bit_adder2 0 5 (behavioral 0 11 ))
  (_version v33)
  (_time 1655140548336 2022.06.13 20:15:48)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655140329990)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM1 ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in (_string \"11111"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal NUM2 ~std_logic_vector{4~downto~0}~122 0 7 (_entity (_in (_string \"11111"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal A ~std_logic_vector{4~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal B ~std_logic_vector{4~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal X ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(5))(_sensitivity(3)(4)))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((A)(NUM1)))(_target(3))(_sensitivity(0)))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((B)(NUM2)))(_target(4))(_sensitivity(1)))))
      (line__22(_architecture 3 0 22 (_assignment (_simple)(_alias((SUM)(X)))(_target(2))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 4 -1
  )
)
I 000049 55 1873          1655141378860 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1655141378860 2022.06.13 20:29:38)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141378843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(4))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1873          1655141391901 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1655141391900 2022.06.13 20:29:51)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141378843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1873          1655141392918 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 9 ))
  (_version v33)
  (_time 1655141392918 2022.06.13 20:29:52)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141378843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 12 (_process 0 )))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(4))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1874          1655141404995 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1655141404994 2022.06.13 20:30:04)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141378843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1874          1655141427944 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1655141427943 2022.06.13 20:30:27)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141378843)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000049 55 1876          1655141536802 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1655141536802 2022.06.13 20:32:16)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141536786)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~124 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
V 000049 55 1876          1655141612279 ARH_COMP
(_unit VHDL (sum_min 0 4 (arh_comp 0 10 ))
  (_version v33)
  (_time 1655141612278 2022.06.13 20:33:32)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141536786)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal A ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{5~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~124 0 7 (_entity (_out ))))
    (_port (_internal Neg ~extSTD.STANDARD.BIT 0 8 (_entity (_out ((i 0))))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_COMP 1 -1
  )
)
I 000046 55 1904          1655141828468 archi
(_unit VHDL (adder 0 6 (archi 0 12 ))
  (_version v33)
  (_time 1655141828467 2022.06.13 20:37:08)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141828458)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(tmp(d_5_0))))(_target(2))(_sensitivity(3(d_5_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . archi 2 -1
  )
)
V 000046 55 1904          1655141844968 archi
(_unit VHDL (adder 0 6 (archi 0 12 ))
  (_version v33)
  (_time 1655141844968 2022.06.13 20:37:24)
  (_source (\./src/Sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655141828458)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal SUM ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5{5~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((SUM)(tmp(d_5_0))))(_target(2))(_sensitivity(3(d_5_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . archi 2 -1
  )
)
I 000044 55 1618          1655142266212 bhv
(_unit VHDL (vhdl_binary_comparator 0 6 (bhv 0 13 ))
  (_version v33)
  (_time 1655142266211 2022.06.13 20:44:26)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655142266200)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal inpA ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal inpB ~std_logic_vector{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal greater ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal smaller ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__19(_architecture 2 0 19 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bhv 3 -1
  )
)
I 000044 55 1618          1655142379602 bhv
(_unit VHDL (vhdl_binary_comparator 0 6 (bhv 0 13 ))
  (_version v33)
  (_time 1655142379601 2022.06.13 20:46:19)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655142379590)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal inpA ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal inpB ~std_logic_vector{5~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal greater ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal smaller ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__19(_architecture 2 0 19 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bhv 3 -1
  )
)
I 000056 55 3281          1655146671534 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 17 ))
  (_version v33)
  (_time 1655146671533 2022.06.13 21:57:51)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655146671520)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal cmp1 ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_out ))))
    (_port (_internal cmp2 ~std_logic_vector{4~downto~0}~128 0 12 (_entity (_out ))))
    (_type (_internal STARE_T 0 18 (_enum a b c d (_to (i 0)(i 3)))))
    (_signal (_internal STARE STARE_T 0 19 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~139 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 22 (_process (_simple)(_target(10))(_sensitivity(1)(0))(_read(11)))))
      (tranzitii(_architecture 1 0 30 (_process (_simple)(_target(11)(12)(13)(7)(8)(6)(9))(_sensitivity(10)(0))(_read(12(d_4_0))(13(d_4_0))(3)(1)(5)(2)(4)(7)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3073          1655148008198 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 17 ))
  (_version v33)
  (_time 1655148008197 2022.06.13 22:20:08)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655148008184)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal STARE_T 0 18 (_enum a b c d (_to (i 0)(i 3)))))
    (_signal (_internal STARE STARE_T 0 19 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 22 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 30 (_process (_simple)(_target(10)(11)(12)(7)(8)(2))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(7)(8)(6)(4)(3)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3073          1655148064650 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 17 ))
  (_version v33)
  (_time 1655148064649 2022.06.13 22:21:04)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655148008184)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal STARE_T 0 18 (_enum a b c d (_to (i 0)(i 3)))))
    (_signal (_internal STARE STARE_T 0 19 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 22 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 30 (_process (_simple)(_target(10)(11)(12)(7)(8)(2))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(7)(8)(4)(1)(5)(3)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3151          1655148834009 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 17 ))
  (_version v33)
  (_time 1655148834008 2022.06.13 22:33:54)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655148008184)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal STARE_T 0 18 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 19 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 22 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 30 (_process (_simple)(_target(10)(11)(12)(2)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(3)(6)(4)(1)(5)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000044 55 1719          1655149034411 bhv
(_unit VHDL (vhdl_binary_comparator 0 6 (bhv 0 14 ))
  (_version v33)
  (_time 1655149034410 2022.06.13 22:37:14)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655148980369)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal inpA ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal inpB ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal greater ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal smaller ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bhv 3 -1
  )
)
V 000044 55 1719          1655149090717 bhv
(_unit VHDL (vhdl_binary_comparator 0 6 (bhv 0 14 ))
  (_version v33)
  (_time 1655149090716 2022.06.13 22:38:10)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655148980369)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal inpA ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal inpB ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal greater ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal equal ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal smaller ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)))))
      (line__18(_architecture 1 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)))))
      (line__20(_architecture 2 0 20 (_assignment (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . bhv 3 -1
  )
)
I 000046 55 1728          1655149868673 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655149868672 2022.06.13 22:51:08)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655149798303)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(3))(_sensitivity(0))(_read(4)(5)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000046 55 1728          1655149902134 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655149902133 2022.06.13 22:51:42)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655149798303)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(3))(_sensitivity(0))(_read(4)(5)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000046 55 1728          1655150110065 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655150110065 2022.06.13 22:55:10)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655149798303)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(3))(_sensitivity(4)(5))(_read(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000046 55 1728          1655150117226 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655150117226 2022.06.13 22:55:17)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655149798303)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4)(5)(3))(_sensitivity(4)(5))(_read(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000046 55 1864          1655150258342 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655150258341 2022.06.13 22:57:38)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655150258322)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(4))(_sensitivity(5)(6)(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000046 55 1864          1655311786964 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655311786963 2022.06.15 19:49:46)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655150258322)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(4))(_sensitivity(5)(6)(1))(_read(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000043 55 2575          1655312602233 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 22 ))
  (_version v33)
  (_time 1655312602232 2022.06.15 20:03:22)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 32 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 4731          1655313405876 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655313405875 2022.06.15 20:16:45)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313405873)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 50 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
    )
  )
  (_instantiation unitate_e 0 51 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 45 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 45 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000043 55 2575          1655313416696 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 23 ))
  (_version v33)
  (_time 1655313416695 2022.06.15 20:16:56)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 33 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 3152          1655313419579 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655313419578 2022.06.15 20:16:59)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(8)(7)(2))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(8)(7)(5)(3)(6)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000046 55 4731          1655313424564 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655313424563 2022.06.15 20:17:04)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313405873)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 50 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
    )
  )
  (_instantiation unitate_e 0 51 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 45 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 45 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 3152          1655314095345 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655314095344 2022.06.15 20:28:15)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(2)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(6)(1)(4)(5)(3)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3152          1655314127395 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655314127395 2022.06.15 20:28:47)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(2)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(5)(4)(1)(3)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3146          1655315015554 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655315015553 2022.06.15 20:43:35)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b c d (_to (i 0)(i 3)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(7)(8)(2))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(7)(8)(5)(6)(4)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3152          1655315120777 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655315120777 2022.06.15 20:45:20)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(2)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(5)(3)(4)(1)(6)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3152          1655315425442 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655315425442 2022.06.15 20:50:25)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(2)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(1)(5)(4)(6)(3)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
V 000046 55 1864          1655316931580 comp1
(_unit VHDL (comparator 0 6 (comp1 0 13 ))
  (_version v33)
  (_time 1655316931579 2022.06.15 21:15:31)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655150258322)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_signal (_internal tmp1 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~extSTD.STANDARD.INTEGER 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(4))(_sensitivity(5)(6)(1))(_read(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . comp1 1 -1
  )
)
I 000043 55 2575          1655316931688 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 23 ))
  (_version v33)
  (_time 1655316931687 2022.06.15 21:15:31)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 33 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 3152          1655316931708 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655316931707 2022.06.15 21:15:31)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(2)(7)(8)(10)(11)(12))(_sensitivity(0)(9))(_read(1)(3)(4)(6)(5)(7)(8)(11(d_4_0))(12(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000046 55 4731          1655316931788 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655316931787 2022.06.15 21:15:31)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313405873)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 50 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
    )
  )
  (_instantiation unitate_e 0 51 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 45 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 45 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 3380          1655734234356 structural
(_unit VHDL (generator_spa 0 4 (structural 0 14 ))
  (_version v33)
  (_time 1655734234356 2022.06.20 17:10:34)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655734234352)
    (_use )
  )
  (_component
    (registru
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal ST ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal DR ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal SI ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Din ~std_logic_vector{7~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal Dout ~std_logic_vector{7~downto~0}~132 0 21 (_entity (_out ))))
      )
    )
    (XOR2
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation reg 0 36 (_component registru )
    (_port
      ((CLK)(CLK))
      ((L)(R))
      ((ST)((i 2)))
      ((DR)((i 3)))
      ((R)((i 2)))
      ((SI)(X))
      ((Din)(_string \"00010000"\))
      ((Dout)(Y))
    )
  )
  (_instantiation xor1 0 37 (_component XOR2 )
    (_port
      ((A)(Y(7)))
      ((B)(Y(4)))
      ((Y)(X))
    )
  )
  (_object
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Dout ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal X ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal Y ~std_logic_vector{7~downto~0}~134 0 34 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_alias((Dout)(Y(d_7_4))))(_target(2))(_sensitivity(4(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . structural 1 -1
  )
)
I 000048 55 1431          1655734837681 ARH_STR
(_unit VHDL (pseudo 0 4 (arh_str 0 7 ))
  (_version v33)
  (_time 1655734837680 2022.06.20 17:20:37)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655734814803)
    (_use )
  )
  (_component
    (Clock
      (_object
        (_port (_internal CLK ~extSTD.STANDARD.BIT 0 9 (_entity (_inout ))))
      )
    )
    (Shifter
      (_object
        (_port (_internal A ~BIT_VECTOR{3~downto~0}~13 0 11 (_entity (_inout ))))
        (_port (_internal CLK ~extSTD.STANDARD.BIT 0 12 (_entity (_in ))))
      )
    )
  )
  (_instantiation Ceas 0 17 (_component Clock )
    (_port
      ((CLK)(CLK))
    )
  )
  (_instantiation Generare 0 18 (_component Shifter )
    (_port
      ((A)(A))
      ((CLK)(CLK))
    )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 5 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 5 (_entity (_inout (_string \"0001"\)))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_signal (_internal CLK ~extSTD.STANDARD.BIT 0 14 (_architecture (_uni ))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000050 55 1049          1655735090104 ARH_Shift
(_unit VHDL (shifter 0 5 (arh_shift 0 12 ))
  (_version v33)
  (_time 1655735090103 2022.06.20 17:24:50)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655735090091)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_signal (_internal A_xor ~extSTD.STANDARD.BIT 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(0(0))(0))(_sensitivity(1))(_read(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
  )
  (_model . ARH_Shift 1 -1
  )
)
I 000048 55 1249          1655735124761 ARH_STR
(_unit VHDL (pseudo 0 8 (arh_str 0 17 ))
  (_version v33)
  (_time 1655735124760 2022.06.20 17:25:24)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655735124755)
    (_use )
  )
  (_component
    (Shifter
      (_object
        (_port (_internal A ~BIT_VECTOR{3~downto~0}~13 0 21 (_entity (_inout ))))
        (_port (_internal CLK ~extSTD.STANDARD.BIT 0 22 (_entity (_in ))))
      )
    )
  )
  (_instantiation Generare 0 26 (_component Shifter )
    (_port
      ((A)(A))
      ((CLK)(CLK))
    )
    (_use (_entity . shifter)
    )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 11 (_entity (_inout (_string \"0001"\)))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 21 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000050 55 1177          1655735577190 ARH_Shift
(_unit VHDL (shifter 0 5 (arh_shift 0 12 ))
  (_version v33)
  (_time 1655735577189 2022.06.20 17:32:57)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655735090091)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_signal (_internal A_xor ~extSTD.STANDARD.BIT 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(0(0))(0))(_sensitivity(1))(_read(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (1 1 0 0 )
    (0 0 1 0 )
    (1 1 0 1 )
    (0 0 1 1 )
    (1 1 1 0 )
    (0 1 1 0 )
    (1 1 1 1 )
    (0 1 1 1 )
  )
  (_model . ARH_Shift 1 -1
  )
)
I 000050 55 1209          1655735729874 ARH_Shift
(_unit VHDL (shifter 0 5 (arh_shift 0 12 ))
  (_version v33)
  (_time 1655735729874 2022.06.20 17:35:29)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655735090091)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 7 (_entity (_in )(_event))))
    (_signal (_internal A_xor ~extSTD.STANDARD.BIT 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(0(0))(0))(_sensitivity(1))(_read(2)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (1 1 0 0 )
    (0 0 1 0 )
    (1 0 1 1 )
    (0 0 0 1 )
    (1 1 0 1 )
    (0 0 1 1 )
    (1 1 1 0 )
    (0 1 1 0 )
    (1 1 1 1 )
    (0 1 1 1 )
  )
  (_model . ARH_Shift 1 -1
  )
)
I 000050 55 1451          1655735938360 ARH_Shift
(_unit VHDL (shifter 0 5 (arh_shift 0 12 ))
  (_version v33)
  (_time 1655735938360 2022.06.20 17:38:58)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655735938349)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 6 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 6 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_signal (_internal A_xor ~extSTD.STANDARD.BIT 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(2)(0(0))(0))(_sensitivity(1))(_read(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_static
    (0 0 0 0 )
    (0 0 0 1 )
    (1 1 0 0 )
    (0 0 1 0 )
    (1 1 0 1 )
    (0 0 1 1 )
    (1 1 1 0 )
    (0 1 1 0 )
    (1 1 1 1 )
    (0 1 1 1 )
  )
  (_model . ARH_Shift 1 -1
  )
)
V 000048 55 1536          1655735962877 ARH_STR
(_unit VHDL (pseudo 0 8 (arh_str 0 17 ))
  (_version v33)
  (_time 1655735962877 2022.06.20 17:39:22)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655735962871)
    (_use )
  )
  (_component
    (Shifter
      (_object
        (_port (_internal A ~BIT_VECTOR{3~downto~0}~13 0 21 (_entity (_inout ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
      )
    )
  )
  (_instantiation Generare 0 26 (_component Shifter )
    (_port
      ((A)(A))
      ((CLK)(CLK))
    )
    (_use (_entity . shifter)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 11 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 11 (_entity (_inout (_string \"0001"\)))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~13 0 21 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
)
I 000055 55 1775          1655770013778 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770013778 2022.06.21 03:06:53)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655769980741)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_4_1))(2(1))(2(3))(2(4))))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1775          1655770028395 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770028395 2022.06.21 03:07:08)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655769980741)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_4_1))(2(1))(2(3))(2(4))))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1777          1655770080354 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770080353 2022.06.21 03:08:00)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_4_1))(2(1))(2(3))(2(4))))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1777          1655770119766 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770119765 2022.06.21 03:08:39)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_4_1))(2(0))(2(3))(2(4))))))
      (line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1713          1655770358513 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770358512 2022.06.21 03:12:38)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2379          1655770699511 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770699511 2022.06.21 03:18:19)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 2 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2489          1655770717325 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770717324 2022.06.21 03:18:37)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 2 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2489          1655770798496 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770798495 2022.06.21 03:19:58)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2489          1655770838207 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770838206 2022.06.21 03:20:38)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2489          1655770892012 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770892011 2022.06.21 03:21:32)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00101"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2489          1655770929233 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770929232 2022.06.21 03:22:09)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00101"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2489          1655770963177 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770963177 2022.06.21 03:22:43)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00101"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1783          1655770991693 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655770991692 2022.06.21 03:23:11)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00101"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_3_0))(2(0))(2(2))(2(3))(2(4))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 1777          1655771045515 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655771045514 2022.06.21 03:24:05)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_4_1))(2(0))(2(3))(2(4))))))
      (line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 2 -1
  )
)
I 000055 55 2607          1655771093610 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655771093609 2022.06.21 03:24:53)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2(d_4_1))(2(0))(2(3))(2(4))))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(2))(_sensitivity(0)(2)))))
      (line__54(_architecture 2 0 54 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 3 -1
  )
)
I 000055 55 2482          1655771270078 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655771270077 2022.06.21 03:27:50)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(2)))))
      (line__50(_architecture 1 0 50 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 2 -1
  )
)
V 000055 55 2579          1655771438722 comportamental
(_unit VHDL (pseudo 0 8 (comportamental 0 16 ))
  (_version v33)
  (_time 1655771438721 2022.06.21 03:30:38)
  (_source (\./src/generator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655770080348)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Qt ~std_logic_vector{4~downto~0}~13 0 17 (_architecture (_uni (_string \"00001"\)))))
    (_variable (_internal tmp ~extieee.std_logic_1164.std_logic 0 20 (_process 0 ((i 2)))))
    (_type (_internal ~std_logic_vector{4{4~downto~1}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_process
      (generare(_architecture 0 0 19 (_process (_simple)(_target(2))(_sensitivity(0)(2)))))
      (cases(_architecture 1 0 27 (_process (_simple)(_target(2))(_sensitivity(0))(_read(2)))))
      (line__53(_architecture 2 0 53 (_assignment (_simple)(_alias((Q)(Qt)))(_target(1))(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
    (3 2 2 2 2 )
    (3 2 2 2 3 )
    (3 2 2 3 2 )
    (3 2 2 3 3 )
    (3 2 3 2 2 )
    (3 2 3 2 3 )
    (3 2 3 3 2 )
    (3 2 3 3 3 )
    (3 3 2 2 2 )
    (3 3 2 2 3 )
    (3 3 2 3 2 )
    (3 3 2 3 3 )
    (3 3 3 2 2 )
    (3 3 3 2 3 )
    (3 3 3 3 2 )
    (3 3 3 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 2 2 3 3 )
    (2 2 3 3 3 )
    (2 2 3 2 2 )
    (2 2 2 3 3 )
    (2 3 2 2 3 )
    (2 3 2 3 3 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 3 2 3 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 3 )
    (2 2 2 3 3 )
    (2 2 2 3 2 )
    (2 2 3 2 3 )
  )
  (_model . comportamental 3 -1
  )
)
I 000055 55 1573          1655772201055 comportamental
(_unit VHDL (comparator 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1655772201054 2022.06.21 03:43:21)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772192376)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1573          1655772260069 comportamental
(_unit VHDL (comparator 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1655772260068 2022.06.21 03:44:20)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772192376)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1576          1655772389353 comportamental
(_unit VHDL (comparator 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1655772389353 2022.06.21 03:46:29)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772192376)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1))(_read(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 4731          1655772633822 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655772633822 2022.06.21 03:50:33)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772633819)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 36 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 38 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 51 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
    )
  )
  (_instantiation unitate_e 0 52 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 46 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 46 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000043 55 2575          1655772676420 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 16 ))
  (_version v33)
  (_time 1655772676419 2022.06.21 03:51:16)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~134 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 27 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000043 55 2575          1655772685566 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 16 ))
  (_version v33)
  (_time 1655772685566 2022.06.21 03:51:25)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 21 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 22 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 27 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 3152          1655772690768 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 18 ))
  (_version v33)
  (_time 1655772690767 2022.06.21 03:51:30)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 19 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 20 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 31 (_process (_simple)(_target(10)(11)(12)(2)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(6)(5)(3)(4)(1)(7)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000046 55 4731          1655772693590 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655772693589 2022.06.21 03:51:33)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772633819)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 25 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 44 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
    )
  )
  (_instantiation unitate_e 0 45 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 3152          1655773603526 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 19 ))
  (_version v33)
  (_time 1655773603526 2022.06.21 04:06:43)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 20 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 21 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 24 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(10)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(7)(8)(2)(10)(11)(12))(_sensitivity(0)(9))(_read(6)(7)(4)(5)(8)(1)(3)(11(d_4_0))(12(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3152          1655773611420 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 19 ))
  (_version v33)
  (_time 1655773611419 2022.06.21 04:06:51)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655313419562)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 13 (_entity (_inout ))))
    (_type (_internal STARE_T 0 20 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 21 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 24 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(8)(7)(2)(10)(11)(12))(_sensitivity(0)(9))(_read(5)(8)(7)(4)(6)(3)(1)(11(d_4_0))(12(d_4_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000056 55 3152          1655773621421 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 19 ))
  (_version v33)
  (_time 1655773621421 2022.06.21 04:07:01)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655773621406)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal STARE_T 0 20 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 21 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 24 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(10)(11)(12)(6)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(5)(6)(1)(3)(4)(7)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000055 55 1576          1655773909304 comportamental
(_unit VHDL (comparator 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1655773909303 2022.06.21 04:11:49)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772192376)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000056 55 3152          1655773912837 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 19 ))
  (_version v33)
  (_time 1655773912836 2022.06.21 04:11:52)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655773621406)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal STARE_T 0 20 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 21 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 24 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(10)(11)(12)(6)(7)(8))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(6)(7)(4)(2)(3)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000043 55 2575          1655773916661 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 16 ))
  (_version v33)
  (_time 1655773916660 2022.06.21 04:11:56)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 20 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 25 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 5008          1655773919499 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655773919499 2022.06.21 04:11:59)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772633819)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 42 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
      (_port
        ((CLK)(clk))
        ((enable)(enable))
        ((RESET)(RESET))
        ((CARD)(CARD))
        ((TAKE1)(TAKE1))
        ((TAKE2)(TAKE2))
        ((Suma1)(Suma1))
        ((Suma2)(Suma2))
        ((enable_comparator)(enable_comparator))
      )
    )
  )
  (_instantiation unitate_e 0 43 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1576          1655774183063 comportamental
(_unit VHDL (comparator 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1655774183063 2022.06.21 04:16:23)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772192376)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000043 55 2575          1655774183112 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 16 ))
  (_version v33)
  (_time 1655774183111 2022.06.21 04:16:23)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 20 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 25 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000056 55 3152          1655774183127 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 19 ))
  (_version v33)
  (_time 1655774183126 2022.06.21 04:16:23)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655773621406)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal STARE_T 0 20 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 21 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 24 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(10)(11)(12)(8)(6)(7))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(3)(5)(2)(4)(1)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
I 000046 55 5008          1655774183171 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655774183170 2022.06.21 04:16:23)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772633819)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 42 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
      (_port
        ((CLK)(clk))
        ((enable)(enable))
        ((RESET)(RESET))
        ((CARD)(CARD))
        ((TAKE1)(TAKE1))
        ((TAKE2)(TAKE2))
        ((Suma1)(Suma1))
        ((Suma2)(Suma2))
        ((enable_comparator)(enable_comparator))
      )
    )
  )
  (_instantiation unitate_e 0 43 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000055 55 1576          1655802483363 comportamental
(_unit VHDL (comparator 0 6 (comportamental 0 13 ))
  (_version v33)
  (_time 1655802483362 2022.06.21 12:08:03)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772192376)
    (_use )
  )
  (_object
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1))(_read(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
V 000056 55 3152          1655802485728 comportamentala
(_unit VHDL (unitate_control 0 5 (comportamentala 0 19 ))
  (_version v33)
  (_time 1655802485727 2022.06.21 12:08:05)
  (_source (\./src/uc.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655773621406)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal CARD ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_inout ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal STARE_T 0 20 (_enum a b b1 c c1 d (_to (i 0)(i 5)))))
    (_signal (_internal STARE STARE_T 0 21 (_architecture (_uni ))))
    (_signal (_internal NXSTARE STARE_T 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp1 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_signal (_internal tmp2 ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4{4~downto~0}~135 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (ACTUALIZEAZA_STARE(_architecture 0 0 24 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(10)))))
      (tranzitii(_architecture 1 0 32 (_process (_simple)(_target(10)(11)(12)(8)(6)(7))(_sensitivity(9)(0))(_read(11(d_4_0))(12(d_4_0))(5)(6)(1)(2)(3)(7)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
    (3 2 3 2 3 )
    (2 2 2 2 2 )
  )
  (_model . comportamentala 2 -1
  )
)
V 000043 55 2575          1655802488123 ue
(_unit VHDL (unitate_executie 0 5 (ue 0 16 ))
  (_version v33)
  (_time 1655802488122 2022.06.21 12:08:08)
  (_source (\./src/ue.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655312602231)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 20 (_entity (_in ))))
        (_port (_internal winner ~std_logic_vector{4~downto~0}~138 0 21 (_entity (_out ))))
      )
    )
  )
  (_instantiation poarta 0 25 (_component comparator )
    (_port
      ((enable_comparator)(enable_comparator))
      ((clk)(clk))
      ((A)(sum1))
      ((B)(sum2))
      ((winner)(winner))
    )
    (_use (_entity . comparator)
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal WINNER ~std_logic_vector{4~downto~0}~124 0 17 (_entity (_out ))))
    (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000046 55 5008          1655802491052 bjack
(_unit VHDL (blackjack 0 6 (bjack 0 15 ))
  (_version v33)
  (_time 1655802491055 2022.06.21 12:08:11)
  (_source (\./src/Blackjack.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1655772633819)
    (_use )
  )
  (_component
    (unitate_control
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal CARD ~std_logic_vector{4~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Suma1 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
        (_port (_internal Suma2 ~std_logic_vector{4~downto~0}~136 0 24 (_entity (_inout ))))
      )
    )
    (unitate_executie
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal SUM1 ~std_logic_vector{4~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal SUM2 ~std_logic_vector{4~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal WINNER ~std_logic_vector{4~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal enable_comparator ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
      )
    )
  )
  (_instantiation unitate_c 0 42 (_component unitate_control )
    (_port
      ((clk)(clk))
      ((enable)(enable))
      ((enable_comparator)(enable_comparator1))
      ((RESET)(RESET))
      ((CARD)(CARD))
      ((TAKE1)(TAKE1))
      ((TAKE2)(TAKE2))
      ((Suma1)(sumaA))
      ((Suma2)(sumaB))
    )
    (_use (_entity . unitate_control)
      (_port
        ((CLK)(clk))
        ((enable)(enable))
        ((RESET)(RESET))
        ((CARD)(CARD))
        ((TAKE1)(TAKE1))
        ((TAKE2)(TAKE2))
        ((Suma1)(Suma1))
        ((Suma2)(Suma2))
        ((enable_comparator)(enable_comparator))
      )
    )
  )
  (_instantiation unitate_e 0 43 (_component unitate_executie )
    (_port
      ((clk)(clk))
      ((SUM1)(sumaA))
      ((SUM2)(sumaB))
      ((WINNER)(WINNER))
      ((enable_comparator)(enable_comparator1))
    )
    (_use (_entity . unitate_executie)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal card ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_in ))))
    (_port (_internal TAKE1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal TAKE2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal winner ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sumaA ~std_logic_vector{4~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal sumaB ~std_logic_vector{4~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal enable_comparator1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
