{"vcs1":{"timestamp_begin":1747551018.194392675, "rt":10.08, "ut":10.14, "st":0.65}}
{"vcselab":{"timestamp_begin":1747551028.350859278, "rt":0.40, "ut":0.25, "st":0.14}}
{"link":{"timestamp_begin":1747551028.810288511, "rt":0.46, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747551017.569343030}
{"VCS_COMP_START_TIME": 1747551017.569343030}
{"VCS_COMP_END_TIME": 1747551029.421509215}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487440}}
{"vcselab": {"peak_mem": 183888}}
