{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701933145072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701933145072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 02:12:24 2023 " "Processing started: Thu Dec  7 02:12:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701933145072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701933145072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_driver -c seven_seg_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_driver -c seven_seg_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701933145072 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701933145404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver-syn " "Found design unit 1: seven_seg_driver-syn" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701933154288 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_driver " "Found entity 1: seven_seg_driver" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701933154288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701933154288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seven_seg_driver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_pkg (seven_seg_driver) " "Found design unit 1: seven_seg_driver_pkg (seven_seg_driver)" {  } { { "seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701933154289 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_driver_pkg-body " "Found design unit 2: seven_seg_driver_pkg-body" {  } { { "seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701933154289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701933154289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_driver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_tb-tb " "Found design unit 1: seven_seg_driver_tb-tb" {  } { { "seven_seg_driver_tb.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701933154291 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_driver_tb " "Found entity 1: seven_seg_driver_tb" {  } { { "seven_seg_driver_tb.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701933154291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701933154291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_driver " "Elaborating entity \"seven_seg_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701933154318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_signals\[0\].dp VCC " "Pin \"output_signals\[0\].dp\" is stuck at VCC" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701933154696 "|seven_seg_driver|output_signals[0].dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signals\[1\].dp VCC " "Pin \"output_signals\[1\].dp\" is stuck at VCC" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701933154696 "|seven_seg_driver|output_signals[1].dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signals\[2\].dp VCC " "Pin \"output_signals\[2\].dp\" is stuck at VCC" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701933154696 "|seven_seg_driver|output_signals[2].dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_signals\[3\].dp VCC " "Pin \"output_signals\[3\].dp\" is stuck at VCC" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701933154696 "|seven_seg_driver|output_signals[3].dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701933154696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701933154756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701933155142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701933155142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "No output dependent on input pin \"input\[15\]\"" {  } { { "seven_seg_driver.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701933155182 "|seven_seg_driver|input[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701933155182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701933155183 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701933155183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701933155183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701933155183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701933155203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 02:12:35 2023 " "Processing ended: Thu Dec  7 02:12:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701933155203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701933155203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701933155203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701933155203 ""}
