Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 31 20:17:23 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: control1/sd/c200/cout_reg/Q (HIGH)

 There are 3962 register/latch pins with no clock driven by root clock pin: control2/CLK25MHZ_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control2/CLK50MHZ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.205        0.000                      0                  335        0.102        0.000                      0                  335        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.205        0.000                      0                  335        0.102        0.000                      0                  335        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 vc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/tmp_max_vol_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.704ns (16.355%)  route 3.601ns (83.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.556     5.077    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vc/counter_reg[26]/Q
                         net (fo=2, routed)           0.818     6.350    vc/counter_reg[26]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.474 r  vc/tmp_max_vol[11]_i_7/O
                         net (fo=1, routed)           1.198     7.672    vc/tmp_max_vol[11]_i_7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  vc/tmp_max_vol[11]_i_1/O
                         net (fo=48, routed)          1.585     9.381    vc/tmp_max_vol[11]_i_1_n_0
    SLICE_X45Y53         FDRE                                         r  vc/tmp_max_vol_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  vc/tmp_max_vol_reg[4]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y53         FDRE (Setup_fdre_C_R)       -0.429    14.587    vc/tmp_max_vol_reg[4]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 vc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/tmp_max_vol_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.704ns (16.355%)  route 3.601ns (83.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.556     5.077    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vc/counter_reg[26]/Q
                         net (fo=2, routed)           0.818     6.350    vc/counter_reg[26]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.474 r  vc/tmp_max_vol[11]_i_7/O
                         net (fo=1, routed)           1.198     7.672    vc/tmp_max_vol[11]_i_7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  vc/tmp_max_vol[11]_i_1/O
                         net (fo=48, routed)          1.585     9.381    vc/tmp_max_vol[11]_i_1_n_0
    SLICE_X45Y53         FDRE                                         r  vc/tmp_max_vol_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  vc/tmp_max_vol_reg[5]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y53         FDRE (Setup_fdre_C_R)       -0.429    14.587    vc/tmp_max_vol_reg[5]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 vc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/tmp_max_vol_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.704ns (16.355%)  route 3.601ns (83.645%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.556     5.077    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vc/counter_reg[26]/Q
                         net (fo=2, routed)           0.818     6.350    vc/counter_reg[26]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.474 r  vc/tmp_max_vol[11]_i_7/O
                         net (fo=1, routed)           1.198     7.672    vc/tmp_max_vol[11]_i_7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  vc/tmp_max_vol[11]_i_1/O
                         net (fo=48, routed)          1.585     9.381    vc/tmp_max_vol[11]_i_1_n_0
    SLICE_X45Y53         FDRE                                         r  vc/tmp_max_vol_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  vc/tmp_max_vol_reg[6]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X45Y53         FDRE (Setup_fdre_C_R)       -0.429    14.587    vc/tmp_max_vol_reg[6]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 counter_2_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.178ns (27.499%)  route 3.106ns (72.501%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.560     5.081    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.456     5.537 f  counter_2_reg[2]/Q
                         net (fo=4, routed)           0.838     6.375    counter_2[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.146     6.521 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.165     6.686    counter_2[31]_i_13_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I4_O)        0.328     7.014 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.415     7.429    counter_2[31]_i_12_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.553 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.721     8.274    counter_2[31]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.398 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.967     9.365    counter_2[31]_i_1_n_0
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.440    14.781    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X39Y36         FDSE (Setup_fdse_C_S)       -0.429    14.617    counter_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 counter_2_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.178ns (27.499%)  route 3.106ns (72.501%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.560     5.081    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.456     5.537 f  counter_2_reg[2]/Q
                         net (fo=4, routed)           0.838     6.375    counter_2[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.146     6.521 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.165     6.686    counter_2[31]_i_13_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I4_O)        0.328     7.014 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.415     7.429    counter_2[31]_i_12_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.553 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.721     8.274    counter_2[31]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.398 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.967     9.365    counter_2[31]_i_1_n_0
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.440    14.781    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[2]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X39Y36         FDSE (Setup_fdse_C_S)       -0.429    14.617    counter_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 counter_2_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.178ns (27.499%)  route 3.106ns (72.501%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.560     5.081    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.456     5.537 f  counter_2_reg[2]/Q
                         net (fo=4, routed)           0.838     6.375    counter_2[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.146     6.521 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.165     6.686    counter_2[31]_i_13_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I4_O)        0.328     7.014 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.415     7.429    counter_2[31]_i_12_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.553 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.721     8.274    counter_2[31]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.398 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.967     9.365    counter_2[31]_i_1_n_0
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.440    14.781    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[3]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X39Y36         FDSE (Setup_fdse_C_S)       -0.429    14.617    counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 counter_2_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.178ns (27.499%)  route 3.106ns (72.501%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.560     5.081    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  counter_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.456     5.537 f  counter_2_reg[2]/Q
                         net (fo=4, routed)           0.838     6.375    counter_2[2]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.146     6.521 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.165     6.686    counter_2[31]_i_13_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I4_O)        0.328     7.014 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.415     7.429    counter_2[31]_i_12_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.553 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.721     8.274    counter_2[31]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.398 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.967     9.365    counter_2[31]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  counter_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.440    14.781    CLK100MHZ_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X39Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 vc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/tmp_max_vol_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.704ns (16.607%)  route 3.535ns (83.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.556     5.077    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vc/counter_reg[26]/Q
                         net (fo=2, routed)           0.818     6.350    vc/counter_reg[26]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.474 r  vc/tmp_max_vol[11]_i_7/O
                         net (fo=1, routed)           1.198     7.672    vc/tmp_max_vol[11]_i_7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  vc/tmp_max_vol[11]_i_1/O
                         net (fo=48, routed)          1.520     9.316    vc/tmp_max_vol[11]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[10]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    14.587    vc/tmp_max_vol_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 vc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/tmp_max_vol_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.704ns (16.607%)  route 3.535ns (83.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.556     5.077    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vc/counter_reg[26]/Q
                         net (fo=2, routed)           0.818     6.350    vc/counter_reg[26]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.474 r  vc/tmp_max_vol[11]_i_7/O
                         net (fo=1, routed)           1.198     7.672    vc/tmp_max_vol[11]_i_7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  vc/tmp_max_vol[11]_i_1/O
                         net (fo=48, routed)          1.520     9.316    vc/tmp_max_vol[11]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[7]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    14.587    vc/tmp_max_vol_reg[7]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 vc/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/tmp_max_vol_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.704ns (16.607%)  route 3.535ns (83.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.556     5.077    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  vc/counter_reg[26]/Q
                         net (fo=2, routed)           0.818     6.350    vc/counter_reg[26]
    SLICE_X45Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.474 r  vc/tmp_max_vol[11]_i_7/O
                         net (fo=1, routed)           1.198     7.672    vc/tmp_max_vol[11]_i_7_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.796 r  vc/tmp_max_vol[11]_i_1/O
                         net (fo=48, routed)          1.520     9.316    vc/tmp_max_vol[11]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.438    14.779    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[8]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X44Y54         FDRE (Setup_fdre_C_R)       -0.429    14.587    vc/tmp_max_vol_reg[8]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 control1/sd/c200/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control1/sd/c200/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.567     1.450    control1/sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  control1/sd/c200/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  control1/sd/c200/counter_reg[16]/Q
                         net (fo=3, routed)           0.120     1.711    control1/sd/c200/counter_reg_n_0_[16]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  control1/sd/c200/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.872    control1/sd/c200/counter1_carry__2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  control1/sd/c200/counter1_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.926    control1/sd/c200/counter1_carry__3_n_7
    SLICE_X55Y50         FDRE                                         r  control1/sd/c200/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.963    control1/sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  control1/sd/c200/counter_reg[17]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    control1/sd/c200/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 control1/sd/c200/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control1/sd/c200/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.567     1.450    control1/sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  control1/sd/c200/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  control1/sd/c200/counter_reg[16]/Q
                         net (fo=3, routed)           0.120     1.711    control1/sd/c200/counter_reg_n_0_[16]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  control1/sd/c200/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.872    control1/sd/c200/counter1_carry__2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  control1/sd/c200/counter1_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.937    control1/sd/c200/counter1_carry__3_n_5
    SLICE_X55Y50         FDRE                                         r  control1/sd/c200/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.963    control1/sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  control1/sd/c200/counter_reg[19]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    control1/sd/c200/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 control1/sd/c200/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control1/sd/c200/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.567     1.450    control1/sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  control1/sd/c200/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  control1/sd/c200/counter_reg[16]/Q
                         net (fo=3, routed)           0.120     1.711    control1/sd/c200/counter_reg_n_0_[16]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  control1/sd/c200/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.872    control1/sd/c200/counter1_carry__2_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  control1/sd/c200/counter1_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.962    control1/sd/c200/counter1_carry__3_n_6
    SLICE_X55Y50         FDRE                                         r  control1/sd/c200/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.835     1.963    control1/sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  control1/sd/c200/counter_reg[18]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    control1/sd/c200/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vc/counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDSE                                         r  vc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.141     1.589 f  vc/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.759    vc/counter_reg[23]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vc/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vc/counter[20]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  vc/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    vc/counter_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  vc/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    vc/counter_reg[24]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    vc/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vc/counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDSE                                         r  vc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.141     1.589 f  vc/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.759    vc/counter_reg[23]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vc/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vc/counter[20]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  vc/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    vc/counter_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  vc/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    vc/counter_reg[24]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[26]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    vc/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vc/tmp_max_vol_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/volume_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.465%)  route 0.128ns (47.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.562     1.445    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  vc/tmp_max_vol_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vc/tmp_max_vol_reg[8]/Q
                         net (fo=3, routed)           0.128     1.714    vc/tmp_max_vol_reg[0]_0[8]
    SLICE_X44Y55         FDRE                                         r  vc/volume_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.831     1.959    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  vc/volume_reg[1]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X44Y55         FDRE (Hold_fdre_C_D)         0.070     1.531    vc/volume_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vc/counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDSE                                         r  vc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.141     1.589 f  vc/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.759    vc/counter_reg[23]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vc/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vc/counter[20]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  vc/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    vc/counter_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  vc/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    vc/counter_reg[24]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[25]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    vc/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vc/counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDSE                                         r  vc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.141     1.589 f  vc/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.759    vc/counter_reg[23]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vc/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vc/counter[20]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  vc/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    vc/counter_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  vc/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    vc/counter_reg[24]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  vc/counter_reg[27]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    vc/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vc/counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.743%)  route 0.171ns (30.257%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDSE                                         r  vc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.141     1.589 f  vc/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.759    vc/counter_reg[23]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vc/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vc/counter[20]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  vc/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    vc/counter_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  vc/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.959    vc/counter_reg[24]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  vc/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    vc/counter_reg[28]_i_1_n_7
    SLICE_X47Y51         FDRE                                         r  vc/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  vc/counter_reg[28]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    vc/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vc/counter_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.321%)  route 0.171ns (29.679%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.565     1.448    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDSE                                         r  vc/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.141     1.589 f  vc/counter_reg[23]/Q
                         net (fo=2, routed)           0.170     1.759    vc/counter_reg[23]
    SLICE_X47Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  vc/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.804    vc/counter[20]_i_2_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.919 r  vc/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    vc/counter_reg[20]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.959 r  vc/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.959    vc/counter_reg[24]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  vc/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    vc/counter_reg[28]_i_1_n_5
    SLICE_X47Y51         FDRE                                         r  vc/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.833     1.960    vc/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  vc/counter_reg[30]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    vc/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y91   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y91   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y90   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y90   ac/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y90   ac/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   counter_2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90   bl/c1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   bl/c1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   bl/c1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   bl/c1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90   bl/c1/counter_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y38   counter_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y38   counter_2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89   ac/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y90   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y90   ac/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y90   ac/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y90   ac/count2_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y89   counter_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y90   ac/sclk_reg/C



