

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Stream_Batch'
================================================================
* Date:           Fri Nov  8 14:17:49 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_MVAU_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   173064|   173064|  1.731 ms|  1.731 ms|  173064|  173064|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_249_1  |   173062|   173062|         8|          1|          1|  173056|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sf = alloca i32 1"   --->   Operation 11 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accu_V = alloca i32 1"   --->   Operation 13 'alloca' 'accu_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accu_V_1 = alloca i32 1"   --->   Operation 14 'alloca' 'accu_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accu_V_2 = alloca i32 1"   --->   Operation 15 'alloca' 'accu_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accu_V_3 = alloca i32 1"   --->   Operation 16 'alloca' 'accu_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%accu_V_4 = alloca i32 1"   --->   Operation 17 'alloca' 'accu_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%accu_V_5 = alloca i32 1"   --->   Operation 18 'alloca' 'accu_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%accu_V_6 = alloca i32 1"   --->   Operation 19 'alloca' 'accu_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%accu_V_7 = alloca i32 1"   --->   Operation 20 'alloca' 'accu_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca i32 1"   --->   Operation 21 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_V_1 = alloca i32 1"   --->   Operation 22 'alloca' 'inputBuf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_V_2 = alloca i32 1"   --->   Operation 23 'alloca' 'inputBuf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_V_3 = alloca i32 1"   --->   Operation 24 'alloca' 'inputBuf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_V_4 = alloca i32 1"   --->   Operation 25 'alloca' 'inputBuf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_V_5 = alloca i32 1"   --->   Operation 26 'alloca' 'inputBuf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_V_6 = alloca i32 1"   --->   Operation 27 'alloca' 'inputBuf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_V_7 = alloca i32 1"   --->   Operation 28 'alloca' 'inputBuf_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_V_8 = alloca i32 1"   --->   Operation 29 'alloca' 'inputBuf_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_V_9 = alloca i32 1"   --->   Operation 30 'alloca' 'inputBuf_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_V_10 = alloca i32 1"   --->   Operation 31 'alloca' 'inputBuf_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_V_11 = alloca i32 1"   --->   Operation 32 'alloca' 'inputBuf_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_V_12 = alloca i32 1"   --->   Operation 33 'alloca' 'inputBuf_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_V_13 = alloca i32 1"   --->   Operation 34 'alloca' 'inputBuf_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_V_14 = alloca i32 1"   --->   Operation 35 'alloca' 'inputBuf_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_V_15 = alloca i32 1"   --->   Operation 36 'alloca' 'inputBuf_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%nf_1 = alloca i32 1"   --->   Operation 37 'alloca' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %weights_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 0, i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 41 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln249 = store i18 0, i18 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 42 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln249 = store i32 0, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 43 'store' 'store_ln249' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 44 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sf_1 = load i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 45 'load' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i18 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%nf_2 = load i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 47 'load' 'nf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.43ns)   --->   "%icmp_ln249 = icmp_eq  i18 %i_1, i18 173056" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 48 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 173056, i64 173056, i64 173056"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%i_2 = add i18 %i_1, i18 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 50 'add' 'i_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.body.split, void %for.end92" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 51 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:250]   --->   Operation 52 'specpipeline' 'specpipeline_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln234 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:234]   --->   Operation 53 'specloopname' 'specloopname_ln234' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln253 = icmp_eq  i32 %nf_2, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 54 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %if.else, void %if.then" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:253]   --->   Operation 55 'br' 'br_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inputBuf_V_load = load i27 %inputBuf_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 56 'load' 'inputBuf_V_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf_V_1_load = load i27 %inputBuf_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 57 'load' 'inputBuf_V_1_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_V_2_load = load i27 %inputBuf_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 58 'load' 'inputBuf_V_2_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_V_3_load = load i27 %inputBuf_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 59 'load' 'inputBuf_V_3_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inputBuf_V_4_load = load i27 %inputBuf_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 60 'load' 'inputBuf_V_4_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_V_5_load = load i27 %inputBuf_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 61 'load' 'inputBuf_V_5_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inputBuf_V_6_load = load i27 %inputBuf_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 62 'load' 'inputBuf_V_6_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inputBuf_V_7_load = load i27 %inputBuf_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 63 'load' 'inputBuf_V_7_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_V_8_load = load i27 %inputBuf_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 64 'load' 'inputBuf_V_8_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%inputBuf_V_9_load = load i27 %inputBuf_V_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 65 'load' 'inputBuf_V_9_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inputBuf_V_10_load = load i27 %inputBuf_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 66 'load' 'inputBuf_V_10_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputBuf_V_11_load = load i27 %inputBuf_V_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 67 'load' 'inputBuf_V_11_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_V_12_load = load i27 %inputBuf_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 68 'load' 'inputBuf_V_12_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_V_13_load = load i27 %inputBuf_V_13" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 69 'load' 'inputBuf_V_13_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_V_14_load = load i27 %inputBuf_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 70 'load' 'inputBuf_V_14_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_V_15_load = load i27 %inputBuf_V_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 71 'load' 'inputBuf_V_15_load' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i32 %sf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 72 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.06ns)   --->   "%tmp = mux i27 @_ssdm_op_Mux.ap_auto.16i27.i4, i27 %inputBuf_V_load, i27 %inputBuf_V_1_load, i27 %inputBuf_V_2_load, i27 %inputBuf_V_3_load, i27 %inputBuf_V_4_load, i27 %inputBuf_V_5_load, i27 %inputBuf_V_6_load, i27 %inputBuf_V_7_load, i27 %inputBuf_V_8_load, i27 %inputBuf_V_9_load, i27 %inputBuf_V_10_load, i27 %inputBuf_V_11_load, i27 %inputBuf_V_12_load, i27 %inputBuf_V_13_load, i27 %inputBuf_V_14_load, i27 %inputBuf_V_15_load, i4 %trunc_ln261" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261]   --->   Operation 73 'mux' 'tmp' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln249 & !icmp_ln253)> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%in0_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in0_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 75 'read' 'in0_V_read' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inElem = trunc i32 %in0_V_read" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255]   --->   Operation 76 'trunc' 'inElem' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %sf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 77 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.95ns)   --->   "%switch_ln257 = switch i4 %trunc_ln257, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %if.then.for.inc_crit_edge" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 78 'switch' 'switch_ln257' <Predicate = (!icmp_ln249 & icmp_ln253)> <Delay = 0.95>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 79 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 14)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 80 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 14)> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_13" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 81 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 13)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 82 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 13)> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 83 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 12)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 84 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 12)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_11" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 85 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 11)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 86 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 11)> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 87 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 10)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 88 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 10)> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_9" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 89 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 9)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 90 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 9)> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 91 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 8)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 92 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 8)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 93 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 7)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 94 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 7)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 95 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 96 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 6)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 97 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 5)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 98 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 5)> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 99 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 4)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 100 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 4)> <Delay = 1.58>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 101 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 3)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 102 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 3)> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 103 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 2)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 104 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 2)> <Delay = 1.58>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 105 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 1)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 106 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 1)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 107 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 0)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 108 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 0)> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln257 = store i27 %inElem, i27 %inputBuf_V_15" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 109 'store' 'store_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 15)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln257 = br void %for.inc" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:257]   --->   Operation 110 'br' 'br_ln257' <Predicate = (!icmp_ln249 & icmp_ln253 & trunc_ln257 == 15)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%W_packed_V = read i576 @_ssdm_op_Read.axis.volatile.i576P128A, i576 %weights_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:265]   --->   Operation 111 'read' 'W_packed_V' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln272 = icmp_eq  i32 %sf_1, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 112 'icmp' 'icmp_ln272' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%local_temp_V_72 = trunc i576 %W_packed_V"   --->   Operation 113 'trunc' 'local_temp_V_72' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%local_temp_V_73 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 8, i32 15"   --->   Operation 114 'partselect' 'local_temp_V_73' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%local_temp_V_74 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 16, i32 23"   --->   Operation 115 'partselect' 'local_temp_V_74' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%local_temp_V_75 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 24, i32 31"   --->   Operation 116 'partselect' 'local_temp_V_75' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%local_temp_V_76 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 32, i32 39"   --->   Operation 117 'partselect' 'local_temp_V_76' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%local_temp_V_77 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 40, i32 47"   --->   Operation 118 'partselect' 'local_temp_V_77' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%local_temp_V_78 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 48, i32 55"   --->   Operation 119 'partselect' 'local_temp_V_78' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%local_temp_V_79 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 56, i32 63"   --->   Operation 120 'partselect' 'local_temp_V_79' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%local_temp_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 64, i32 71"   --->   Operation 121 'partselect' 'local_temp_V_80' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%local_temp_V = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 72, i32 79"   --->   Operation 122 'partselect' 'local_temp_V' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%local_temp_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 80, i32 87"   --->   Operation 123 'partselect' 'local_temp_V_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%local_temp_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 88, i32 95"   --->   Operation 124 'partselect' 'local_temp_V_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%local_temp_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 96, i32 103"   --->   Operation 125 'partselect' 'local_temp_V_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%local_temp_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 104, i32 111"   --->   Operation 126 'partselect' 'local_temp_V_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%local_temp_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 112, i32 119"   --->   Operation 127 'partselect' 'local_temp_V_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%local_temp_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 120, i32 127"   --->   Operation 128 'partselect' 'local_temp_V_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%local_temp_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 128, i32 135"   --->   Operation 129 'partselect' 'local_temp_V_16' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%local_temp_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 136, i32 143"   --->   Operation 130 'partselect' 'local_temp_V_17' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%local_temp_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 144, i32 151"   --->   Operation 131 'partselect' 'local_temp_V_18' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%local_temp_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 152, i32 159"   --->   Operation 132 'partselect' 'local_temp_V_19' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%local_temp_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 160, i32 167"   --->   Operation 133 'partselect' 'local_temp_V_20' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%local_temp_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 168, i32 175"   --->   Operation 134 'partselect' 'local_temp_V_21' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%local_temp_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 176, i32 183"   --->   Operation 135 'partselect' 'local_temp_V_22' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%local_temp_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 184, i32 191"   --->   Operation 136 'partselect' 'local_temp_V_23' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%local_temp_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 192, i32 199"   --->   Operation 137 'partselect' 'local_temp_V_24' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%local_temp_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 200, i32 207"   --->   Operation 138 'partselect' 'local_temp_V_25' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%local_temp_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 208, i32 215"   --->   Operation 139 'partselect' 'local_temp_V_26' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%local_temp_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 216, i32 223"   --->   Operation 140 'partselect' 'local_temp_V_27' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%local_temp_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 224, i32 231"   --->   Operation 141 'partselect' 'local_temp_V_28' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%local_temp_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 232, i32 239"   --->   Operation 142 'partselect' 'local_temp_V_29' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%local_temp_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 240, i32 247"   --->   Operation 143 'partselect' 'local_temp_V_30' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%local_temp_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 248, i32 255"   --->   Operation 144 'partselect' 'local_temp_V_31' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%local_temp_V_32 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 256, i32 263"   --->   Operation 145 'partselect' 'local_temp_V_32' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%local_temp_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 264, i32 271"   --->   Operation 146 'partselect' 'local_temp_V_33' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%local_temp_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 272, i32 279"   --->   Operation 147 'partselect' 'local_temp_V_34' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%local_temp_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 280, i32 287"   --->   Operation 148 'partselect' 'local_temp_V_35' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%local_temp_V_36 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 288, i32 295"   --->   Operation 149 'partselect' 'local_temp_V_36' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%local_temp_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 296, i32 303"   --->   Operation 150 'partselect' 'local_temp_V_37' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%local_temp_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 304, i32 311"   --->   Operation 151 'partselect' 'local_temp_V_38' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%local_temp_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 312, i32 319"   --->   Operation 152 'partselect' 'local_temp_V_39' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%local_temp_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 320, i32 327"   --->   Operation 153 'partselect' 'local_temp_V_40' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%local_temp_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 328, i32 335"   --->   Operation 154 'partselect' 'local_temp_V_41' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%local_temp_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 336, i32 343"   --->   Operation 155 'partselect' 'local_temp_V_42' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%local_temp_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 344, i32 351"   --->   Operation 156 'partselect' 'local_temp_V_43' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%local_temp_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 352, i32 359"   --->   Operation 157 'partselect' 'local_temp_V_44' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%local_temp_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 360, i32 367"   --->   Operation 158 'partselect' 'local_temp_V_45' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%local_temp_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 368, i32 375"   --->   Operation 159 'partselect' 'local_temp_V_46' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%local_temp_V_47 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 376, i32 383"   --->   Operation 160 'partselect' 'local_temp_V_47' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%local_temp_V_48 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 384, i32 391"   --->   Operation 161 'partselect' 'local_temp_V_48' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%local_temp_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 392, i32 399"   --->   Operation 162 'partselect' 'local_temp_V_49' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%local_temp_V_50 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 400, i32 407"   --->   Operation 163 'partselect' 'local_temp_V_50' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%local_temp_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 408, i32 415"   --->   Operation 164 'partselect' 'local_temp_V_51' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%local_temp_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 416, i32 423"   --->   Operation 165 'partselect' 'local_temp_V_52' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%local_temp_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 424, i32 431"   --->   Operation 166 'partselect' 'local_temp_V_53' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%local_temp_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 432, i32 439"   --->   Operation 167 'partselect' 'local_temp_V_54' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%local_temp_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 440, i32 447"   --->   Operation 168 'partselect' 'local_temp_V_55' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%local_temp_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 448, i32 455"   --->   Operation 169 'partselect' 'local_temp_V_56' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%local_temp_V_57 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 456, i32 463"   --->   Operation 170 'partselect' 'local_temp_V_57' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%local_temp_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 464, i32 471"   --->   Operation 171 'partselect' 'local_temp_V_58' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%local_temp_V_59 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 472, i32 479"   --->   Operation 172 'partselect' 'local_temp_V_59' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%local_temp_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 480, i32 487"   --->   Operation 173 'partselect' 'local_temp_V_60' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%local_temp_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 488, i32 495"   --->   Operation 174 'partselect' 'local_temp_V_61' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%local_temp_V_62 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 496, i32 503"   --->   Operation 175 'partselect' 'local_temp_V_62' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%local_temp_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 504, i32 511"   --->   Operation 176 'partselect' 'local_temp_V_63' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%local_temp_V_64 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 512, i32 519"   --->   Operation 177 'partselect' 'local_temp_V_64' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%local_temp_V_65 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 520, i32 527"   --->   Operation 178 'partselect' 'local_temp_V_65' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%local_temp_V_66 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 528, i32 535"   --->   Operation 179 'partselect' 'local_temp_V_66' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%local_temp_V_67 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 536, i32 543"   --->   Operation 180 'partselect' 'local_temp_V_67' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%local_temp_V_68 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 544, i32 551"   --->   Operation 181 'partselect' 'local_temp_V_68' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%local_temp_V_69 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 552, i32 559"   --->   Operation 182 'partselect' 'local_temp_V_69' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%local_temp_V_70 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 560, i32 567"   --->   Operation 183 'partselect' 'local_temp_V_70' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%local_temp_V_71 = partselect i8 @_ssdm_op_PartSelect.i8.i576.i32.i32, i576 %W_packed_V, i32 568, i32 575"   --->   Operation 184 'partselect' 'local_temp_V_71' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (2.55ns)   --->   "%sf_2 = add i32 %sf_1, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 185 'add' 'sf_2' <Predicate = (!icmp_ln249)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (2.47ns)   --->   "%icmp_ln290 = icmp_eq  i32 %sf_2, i32 16" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 186 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln249)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %for.inc.for.inc90_crit_edge, void %for.body.i.7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 187 'br' 'br_ln290' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln290 = store i32 %sf_2, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 188 'store' 'store_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln290 = br void %for.inc90" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:290]   --->   Operation 189 'br' 'br_ln290' <Predicate = (!icmp_ln249 & !icmp_ln290)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i32 %nf_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218]   --->   Operation 190 'trunc' 'trunc_ln218' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_2, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 191 'add' 'nf' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (2.47ns)   --->   "%icmp_ln302 = icmp_eq  i32 %nf, i32 4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 192 'icmp' 'icmp_ln302' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.69ns)   --->   "%nf_3 = select i1 %icmp_ln302, i32 0, i32 %nf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302]   --->   Operation 193 'select' 'nf_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln306 = store i32 %nf_3, i32 %nf_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 194 'store' 'store_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln306 = store i32 0, i32 %sf" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 195 'store' 'store_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.58>
ST_1 : Operation 196 [1/1] (1.58ns)   --->   "%store_ln249 = store i18 %i_2, i18 %i" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 196 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%inElem_1 = phi i27 %tmp, void %if.else, i27 %inElem, void %arrayidx.case.15, i27 %inElem, void %arrayidx.case.13, i27 %inElem, void %arrayidx.case.12, i27 %inElem, void %arrayidx.case.11, i27 %inElem, void %arrayidx.case.10, i27 %inElem, void %arrayidx.case.9, i27 %inElem, void %arrayidx.case.8, i27 %inElem, void %arrayidx.case.7, i27 %inElem, void %arrayidx.case.6, i27 %inElem, void %arrayidx.case.5, i27 %inElem, void %arrayidx.case.4, i27 %inElem, void %arrayidx.case.3, i27 %inElem, void %arrayidx.case.2, i27 %inElem, void %arrayidx.case.1, i27 %inElem, void %arrayidx.case.0, i27 %inElem, void %if.then.for.inc_crit_edge"   --->   Operation 197 'phi' 'inElem_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%r_V = trunc i27 %inElem_1"   --->   Operation 198 'trunc' 'r_V' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %local_temp_V_72"   --->   Operation 199 'sext' 'sext_ln186' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %r_V"   --->   Operation 200 'zext' 'zext_ln1494' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 201 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln1494"   --->   Operation 201 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 3, i32 5"   --->   Operation 202 'partselect' 'r_V_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 6, i32 8"   --->   Operation 203 'partselect' 'r_V_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 9, i32 11"   --->   Operation 204 'partselect' 'r_V_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%r_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 12, i32 14"   --->   Operation 205 'partselect' 'r_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i8 %local_temp_V_76"   --->   Operation 206 'sext' 'sext_ln186_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i3 %r_V_4"   --->   Operation 207 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 208 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4"   --->   Operation 208 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%r_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 15, i32 17"   --->   Operation 209 'partselect' 'r_V_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%r_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 18, i32 20"   --->   Operation 210 'partselect' 'r_V_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%r_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 21, i32 23"   --->   Operation 211 'partselect' 'r_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%r_V_8 = partselect i3 @_ssdm_op_PartSelect.i3.i27.i32.i32, i27 %inElem_1, i32 24, i32 26"   --->   Operation 212 'partselect' 'r_V_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln186_8 = sext i8 %local_temp_V_80"   --->   Operation 213 'sext' 'sext_ln186_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i3 %r_V_8"   --->   Operation 214 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 215 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8"   --->   Operation 215 'mul' 'ret_V_8' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i8 %local_temp_V"   --->   Operation 216 'sext' 'sext_ln1494' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 217 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_13)   --->   "%ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494"   --->   Operation 217 'mul' 'ret_V_9' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i8 %local_temp_V_13"   --->   Operation 218 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 219 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4"   --->   Operation 219 'mul' 'ret_V_13' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1494_8 = sext i8 %local_temp_V_17"   --->   Operation 220 'sext' 'sext_ln1494_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 221 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8"   --->   Operation 221 'mul' 'ret_V_17' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1494_9 = sext i8 %local_temp_V_18"   --->   Operation 222 'sext' 'sext_ln1494_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 223 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_22)   --->   "%ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494"   --->   Operation 223 'mul' 'ret_V_18' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1494_13 = sext i8 %local_temp_V_22"   --->   Operation 224 'sext' 'sext_ln1494_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 225 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_19)   --->   "%ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4"   --->   Operation 225 'mul' 'ret_V_22' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1494_17 = sext i8 %local_temp_V_26"   --->   Operation 226 'sext' 'sext_ln1494_17' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_23)   --->   "%ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8"   --->   Operation 227 'mul' 'ret_V_26' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1494_18 = sext i8 %local_temp_V_27"   --->   Operation 228 'sext' 'sext_ln1494_18' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 229 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_31)   --->   "%ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494"   --->   Operation 229 'mul' 'ret_V_27' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1494_22 = sext i8 %local_temp_V_31"   --->   Operation 230 'sext' 'sext_ln1494_22' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 231 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_28)   --->   "%ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4"   --->   Operation 231 'mul' 'ret_V_31' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1494_26 = sext i8 %local_temp_V_35"   --->   Operation 232 'sext' 'sext_ln1494_26' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 233 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_32)   --->   "%ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8"   --->   Operation 233 'mul' 'ret_V_35' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1494_27 = sext i8 %local_temp_V_36"   --->   Operation 234 'sext' 'sext_ln1494_27' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 235 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_40)   --->   "%ret_V_36 = mul i11 %sext_ln1494_27, i11 %zext_ln1494"   --->   Operation 235 'mul' 'ret_V_36' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1494_31 = sext i8 %local_temp_V_40"   --->   Operation 236 'sext' 'sext_ln1494_31' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_37)   --->   "%ret_V_40 = mul i11 %sext_ln1494_31, i11 %zext_ln1494_4"   --->   Operation 237 'mul' 'ret_V_40' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1494_35 = sext i8 %local_temp_V_44"   --->   Operation 238 'sext' 'sext_ln1494_35' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 239 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_41)   --->   "%ret_V_44 = mul i11 %sext_ln1494_35, i11 %zext_ln1494_8"   --->   Operation 239 'mul' 'ret_V_44' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1494_36 = sext i8 %local_temp_V_45"   --->   Operation 240 'sext' 'sext_ln1494_36' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 241 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_49)   --->   "%ret_V_45 = mul i11 %sext_ln1494_36, i11 %zext_ln1494"   --->   Operation 241 'mul' 'ret_V_45' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1494_40 = sext i8 %local_temp_V_49"   --->   Operation 242 'sext' 'sext_ln1494_40' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 243 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_46)   --->   "%ret_V_49 = mul i11 %sext_ln1494_40, i11 %zext_ln1494_4"   --->   Operation 243 'mul' 'ret_V_49' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1494_44 = sext i8 %local_temp_V_53"   --->   Operation 244 'sext' 'sext_ln1494_44' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 245 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_50)   --->   "%ret_V_53 = mul i11 %sext_ln1494_44, i11 %zext_ln1494_8"   --->   Operation 245 'mul' 'ret_V_53' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1494_45 = sext i8 %local_temp_V_54"   --->   Operation 246 'sext' 'sext_ln1494_45' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 247 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_58)   --->   "%ret_V_54 = mul i11 %sext_ln1494_45, i11 %zext_ln1494"   --->   Operation 247 'mul' 'ret_V_54' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1494_49 = sext i8 %local_temp_V_58"   --->   Operation 248 'sext' 'sext_ln1494_49' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 249 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_55)   --->   "%ret_V_58 = mul i11 %sext_ln1494_49, i11 %zext_ln1494_4"   --->   Operation 249 'mul' 'ret_V_58' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1494_53 = sext i8 %local_temp_V_62"   --->   Operation 250 'sext' 'sext_ln1494_53' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 251 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_59)   --->   "%ret_V_62 = mul i11 %sext_ln1494_53, i11 %zext_ln1494_8"   --->   Operation 251 'mul' 'ret_V_62' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1494_54 = sext i8 %local_temp_V_63"   --->   Operation 252 'sext' 'sext_ln1494_54' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 253 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_67)   --->   "%ret_V_63 = mul i11 %sext_ln1494_54, i11 %zext_ln1494"   --->   Operation 253 'mul' 'ret_V_63' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1494_58 = sext i8 %local_temp_V_67"   --->   Operation 254 'sext' 'sext_ln1494_58' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 255 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_64)   --->   "%ret_V_67 = mul i11 %sext_ln1494_58, i11 %zext_ln1494_4"   --->   Operation 255 'mul' 'ret_V_67' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1494_62 = sext i8 %local_temp_V_71"   --->   Operation 256 'sext' 'sext_ln1494_62' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 257 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_68)   --->   "%ret_V_71 = mul i11 %sext_ln1494_62, i11 %zext_ln1494_8"   --->   Operation 257 'mul' 'ret_V_71' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 258 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln1494"   --->   Operation 258 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i8 %local_temp_V_74"   --->   Operation 259 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i3 %r_V_2"   --->   Operation 260 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 261 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2"   --->   Operation 261 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 262 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4"   --->   Operation 262 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i8 %local_temp_V_79"   --->   Operation 263 'sext' 'sext_ln186_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i3 %r_V_7"   --->   Operation 264 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 265 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7"   --->   Operation 265 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 266 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8"   --->   Operation 266 'mul' 'ret_V_8' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_13)   --->   "%ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494"   --->   Operation 267 'mul' 'ret_V_9' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i8 %local_temp_V_11"   --->   Operation 268 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 269 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_15)   --->   "%ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2"   --->   Operation 269 'mul' 'ret_V_11' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4"   --->   Operation 270 'mul' 'ret_V_13' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i8 %local_temp_V_16"   --->   Operation 271 'sext' 'sext_ln1494_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 272 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_11)   --->   "%ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7"   --->   Operation 272 'mul' 'ret_V_16' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 273 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8"   --->   Operation 273 'mul' 'ret_V_17' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 274 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_22)   --->   "%ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494"   --->   Operation 274 'mul' 'ret_V_18' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1494_11 = sext i8 %local_temp_V_20"   --->   Operation 275 'sext' 'sext_ln1494_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 276 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_24)   --->   "%ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2"   --->   Operation 276 'mul' 'ret_V_20' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 277 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_19)   --->   "%ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4"   --->   Operation 277 'mul' 'ret_V_22' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1494_16 = sext i8 %local_temp_V_25"   --->   Operation 278 'sext' 'sext_ln1494_16' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 279 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_20)   --->   "%ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7"   --->   Operation 279 'mul' 'ret_V_25' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 280 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_23)   --->   "%ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8"   --->   Operation 280 'mul' 'ret_V_26' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_31)   --->   "%ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494"   --->   Operation 281 'mul' 'ret_V_27' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1494_20 = sext i8 %local_temp_V_29"   --->   Operation 282 'sext' 'sext_ln1494_20' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 283 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_33)   --->   "%ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2"   --->   Operation 283 'mul' 'ret_V_29' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 284 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_28)   --->   "%ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4"   --->   Operation 284 'mul' 'ret_V_31' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1494_25 = sext i8 %local_temp_V_34"   --->   Operation 285 'sext' 'sext_ln1494_25' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 286 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_29)   --->   "%ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7"   --->   Operation 286 'mul' 'ret_V_34' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 287 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_32)   --->   "%ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8"   --->   Operation 287 'mul' 'ret_V_35' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 288 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_40)   --->   "%ret_V_36 = mul i11 %sext_ln1494_27, i11 %zext_ln1494"   --->   Operation 288 'mul' 'ret_V_36' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1494_29 = sext i8 %local_temp_V_38"   --->   Operation 289 'sext' 'sext_ln1494_29' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 290 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_42)   --->   "%ret_V_38 = mul i11 %sext_ln1494_29, i11 %zext_ln1494_2"   --->   Operation 290 'mul' 'ret_V_38' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 291 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_37)   --->   "%ret_V_40 = mul i11 %sext_ln1494_31, i11 %zext_ln1494_4"   --->   Operation 291 'mul' 'ret_V_40' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1494_34 = sext i8 %local_temp_V_43"   --->   Operation 292 'sext' 'sext_ln1494_34' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 293 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_38)   --->   "%ret_V_43 = mul i11 %sext_ln1494_34, i11 %zext_ln1494_7"   --->   Operation 293 'mul' 'ret_V_43' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_41)   --->   "%ret_V_44 = mul i11 %sext_ln1494_35, i11 %zext_ln1494_8"   --->   Operation 294 'mul' 'ret_V_44' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 295 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_49)   --->   "%ret_V_45 = mul i11 %sext_ln1494_36, i11 %zext_ln1494"   --->   Operation 295 'mul' 'ret_V_45' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1494_38 = sext i8 %local_temp_V_47"   --->   Operation 296 'sext' 'sext_ln1494_38' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 297 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_51)   --->   "%ret_V_47 = mul i11 %sext_ln1494_38, i11 %zext_ln1494_2"   --->   Operation 297 'mul' 'ret_V_47' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 298 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_46)   --->   "%ret_V_49 = mul i11 %sext_ln1494_40, i11 %zext_ln1494_4"   --->   Operation 298 'mul' 'ret_V_49' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1494_43 = sext i8 %local_temp_V_52"   --->   Operation 299 'sext' 'sext_ln1494_43' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 300 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_47)   --->   "%ret_V_52 = mul i11 %sext_ln1494_43, i11 %zext_ln1494_7"   --->   Operation 300 'mul' 'ret_V_52' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 301 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_50)   --->   "%ret_V_53 = mul i11 %sext_ln1494_44, i11 %zext_ln1494_8"   --->   Operation 301 'mul' 'ret_V_53' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 302 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_58)   --->   "%ret_V_54 = mul i11 %sext_ln1494_45, i11 %zext_ln1494"   --->   Operation 302 'mul' 'ret_V_54' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1494_47 = sext i8 %local_temp_V_56"   --->   Operation 303 'sext' 'sext_ln1494_47' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 304 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_60)   --->   "%ret_V_56 = mul i11 %sext_ln1494_47, i11 %zext_ln1494_2"   --->   Operation 304 'mul' 'ret_V_56' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 305 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_55)   --->   "%ret_V_58 = mul i11 %sext_ln1494_49, i11 %zext_ln1494_4"   --->   Operation 305 'mul' 'ret_V_58' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1494_52 = sext i8 %local_temp_V_61"   --->   Operation 306 'sext' 'sext_ln1494_52' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 307 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_56)   --->   "%ret_V_61 = mul i11 %sext_ln1494_52, i11 %zext_ln1494_7"   --->   Operation 307 'mul' 'ret_V_61' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 308 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_59)   --->   "%ret_V_62 = mul i11 %sext_ln1494_53, i11 %zext_ln1494_8"   --->   Operation 308 'mul' 'ret_V_62' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 309 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_67)   --->   "%ret_V_63 = mul i11 %sext_ln1494_54, i11 %zext_ln1494"   --->   Operation 309 'mul' 'ret_V_63' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1494_56 = sext i8 %local_temp_V_65"   --->   Operation 310 'sext' 'sext_ln1494_56' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 311 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_69)   --->   "%ret_V_65 = mul i11 %sext_ln1494_56, i11 %zext_ln1494_2"   --->   Operation 311 'mul' 'ret_V_65' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 312 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_64)   --->   "%ret_V_67 = mul i11 %sext_ln1494_58, i11 %zext_ln1494_4"   --->   Operation 312 'mul' 'ret_V_67' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1494_61 = sext i8 %local_temp_V_70"   --->   Operation 313 'sext' 'sext_ln1494_61' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 314 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_65)   --->   "%ret_V_70 = mul i11 %sext_ln1494_61, i11 %zext_ln1494_7"   --->   Operation 314 'mul' 'ret_V_70' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 315 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_68)   --->   "%ret_V_71 = mul i11 %sext_ln1494_62, i11 %zext_ln1494_8"   --->   Operation 315 'mul' 'ret_V_71' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.27>
ST_4 : Operation 316 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%ret_V = mul i11 %sext_ln186, i11 %zext_ln1494"   --->   Operation 316 'mul' 'ret_V' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_4)   --->   "%sext_ln628 = sext i11 %ret_V"   --->   Operation 317 'sext' 'sext_ln628' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i8 %local_temp_V_73"   --->   Operation 318 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i3 %r_V_1"   --->   Operation 319 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (4.17ns)   --->   "%ret_V_1 = mul i11 %sext_ln186_1, i11 %zext_ln1494_1"   --->   Operation 320 'mul' 'ret_V_1' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln628_1 = sext i11 %ret_V_1"   --->   Operation 321 'sext' 'sext_ln628_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 322 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2"   --->   Operation 322 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i8 %local_temp_V_75"   --->   Operation 323 'sext' 'sext_ln186_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i3 %r_V_3"   --->   Operation 324 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (4.17ns)   --->   "%ret_V_3 = mul i11 %sext_ln186_3, i11 %zext_ln1494_3"   --->   Operation 325 'mul' 'ret_V_3' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln628_3 = sext i11 %ret_V_3"   --->   Operation 326 'sext' 'sext_ln628_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 327 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln1494_4"   --->   Operation 327 'mul' 'ret_V_4' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_1)   --->   "%sext_ln628_4 = sext i11 %ret_V_4"   --->   Operation 328 'sext' 'sext_ln628_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %local_temp_V_77"   --->   Operation 329 'sext' 'sext_ln186_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i3 %r_V_5"   --->   Operation 330 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (4.17ns)   --->   "%ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln1494_5"   --->   Operation 331 'mul' 'ret_V_5' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln628_5 = sext i11 %ret_V_5"   --->   Operation 332 'sext' 'sext_ln628_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i8 %local_temp_V_78"   --->   Operation 333 'sext' 'sext_ln186_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i3 %r_V_6"   --->   Operation 334 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 335 [3/3] (1.05ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6"   --->   Operation 335 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 336 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7"   --->   Operation 336 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 337 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_5)   --->   "%ret_V_8 = mul i11 %sext_ln186_8, i11 %zext_ln1494_8"   --->   Operation 337 'mul' 'ret_V_8' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_5)   --->   "%sext_ln840_1 = sext i11 %ret_V_8"   --->   Operation 338 'sext' 'sext_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 339 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4"   --->   Operation 339 'add' 'add_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 340 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_4 = add i12 %sext_ln628_3, i12 %sext_ln628"   --->   Operation 340 'add' 'add_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 341 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_5 = add i12 %sext_ln628_1, i12 %sext_ln840_1"   --->   Operation 341 'add' 'add_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 342 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_13)   --->   "%ret_V_9 = mul i11 %sext_ln1494, i11 %zext_ln1494"   --->   Operation 342 'mul' 'ret_V_9' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_13)   --->   "%sext_ln1494_63 = sext i11 %ret_V_9"   --->   Operation 343 'sext' 'sext_ln1494_63' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i8 %local_temp_V_9"   --->   Operation 344 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (4.17ns)   --->   "%ret_V_10 = mul i11 %sext_ln1494_1, i11 %zext_ln1494_1"   --->   Operation 345 'mul' 'ret_V_10' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1494_64 = sext i11 %ret_V_10"   --->   Operation 346 'sext' 'sext_ln1494_64' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 347 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_15)   --->   "%ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2"   --->   Operation 347 'mul' 'ret_V_11' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i8 %local_temp_V_12"   --->   Operation 348 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (4.17ns)   --->   "%ret_V_12 = mul i11 %sext_ln1494_3, i11 %zext_ln1494_3"   --->   Operation 349 'mul' 'ret_V_12' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1494_66 = sext i11 %ret_V_12"   --->   Operation 350 'sext' 'sext_ln1494_66' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 351 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%ret_V_13 = mul i11 %sext_ln1494_4, i11 %zext_ln1494_4"   --->   Operation 351 'mul' 'ret_V_13' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_10)   --->   "%sext_ln1494_67 = sext i11 %ret_V_13"   --->   Operation 352 'sext' 'sext_ln1494_67' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i8 %local_temp_V_14"   --->   Operation 353 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (4.17ns)   --->   "%ret_V_14 = mul i11 %sext_ln1494_5, i11 %zext_ln1494_5"   --->   Operation 354 'mul' 'ret_V_14' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1494_68 = sext i11 %ret_V_14"   --->   Operation 355 'sext' 'sext_ln1494_68' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i8 %local_temp_V_15"   --->   Operation 356 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 357 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_9)   --->   "%ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6"   --->   Operation 357 'mul' 'ret_V_15' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 358 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_11)   --->   "%ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7"   --->   Operation 358 'mul' 'ret_V_16' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 359 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_14)   --->   "%ret_V_17 = mul i11 %sext_ln1494_8, i11 %zext_ln1494_8"   --->   Operation 359 'mul' 'ret_V_17' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_14)   --->   "%sext_ln840_9 = sext i11 %ret_V_17"   --->   Operation 360 'sext' 'sext_ln840_9' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 361 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_10 = add i12 %sext_ln1494_68, i12 %sext_ln1494_67"   --->   Operation 361 'add' 'add_ln840_10' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 362 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_13 = add i12 %sext_ln1494_66, i12 %sext_ln1494_63"   --->   Operation 362 'add' 'add_ln840_13' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 363 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_14 = add i12 %sext_ln1494_64, i12 %sext_ln840_9"   --->   Operation 363 'add' 'add_ln840_14' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_22)   --->   "%ret_V_18 = mul i11 %sext_ln1494_9, i11 %zext_ln1494"   --->   Operation 364 'mul' 'ret_V_18' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_22)   --->   "%sext_ln1494_70 = sext i11 %ret_V_18"   --->   Operation 365 'sext' 'sext_ln1494_70' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1494_10 = sext i8 %local_temp_V_19"   --->   Operation 366 'sext' 'sext_ln1494_10' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (4.17ns)   --->   "%ret_V_19 = mul i11 %sext_ln1494_10, i11 %zext_ln1494_1"   --->   Operation 367 'mul' 'ret_V_19' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1494_71 = sext i11 %ret_V_19"   --->   Operation 368 'sext' 'sext_ln1494_71' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 369 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_24)   --->   "%ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2"   --->   Operation 369 'mul' 'ret_V_20' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1494_12 = sext i8 %local_temp_V_21"   --->   Operation 370 'sext' 'sext_ln1494_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (4.17ns)   --->   "%ret_V_21 = mul i11 %sext_ln1494_12, i11 %zext_ln1494_3"   --->   Operation 371 'mul' 'ret_V_21' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1494_73 = sext i11 %ret_V_21"   --->   Operation 372 'sext' 'sext_ln1494_73' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 373 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_19)   --->   "%ret_V_22 = mul i11 %sext_ln1494_13, i11 %zext_ln1494_4"   --->   Operation 373 'mul' 'ret_V_22' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_19)   --->   "%sext_ln1494_74 = sext i11 %ret_V_22"   --->   Operation 374 'sext' 'sext_ln1494_74' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1494_14 = sext i8 %local_temp_V_23"   --->   Operation 375 'sext' 'sext_ln1494_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (4.17ns)   --->   "%ret_V_23 = mul i11 %sext_ln1494_14, i11 %zext_ln1494_5"   --->   Operation 376 'mul' 'ret_V_23' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1494_75 = sext i11 %ret_V_23"   --->   Operation 377 'sext' 'sext_ln1494_75' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1494_15 = sext i8 %local_temp_V_24"   --->   Operation 378 'sext' 'sext_ln1494_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 379 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_18)   --->   "%ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6"   --->   Operation 379 'mul' 'ret_V_24' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 380 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_20)   --->   "%ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7"   --->   Operation 380 'mul' 'ret_V_25' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 381 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_23)   --->   "%ret_V_26 = mul i11 %sext_ln1494_17, i11 %zext_ln1494_8"   --->   Operation 381 'mul' 'ret_V_26' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_23)   --->   "%sext_ln840_17 = sext i11 %ret_V_26"   --->   Operation 382 'sext' 'sext_ln840_17' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 383 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_19 = add i12 %sext_ln1494_75, i12 %sext_ln1494_74"   --->   Operation 383 'add' 'add_ln840_19' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 384 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_22 = add i12 %sext_ln1494_73, i12 %sext_ln1494_70"   --->   Operation 384 'add' 'add_ln840_22' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_23 = add i12 %sext_ln1494_71, i12 %sext_ln840_17"   --->   Operation 385 'add' 'add_ln840_23' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 386 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_31)   --->   "%ret_V_27 = mul i11 %sext_ln1494_18, i11 %zext_ln1494"   --->   Operation 386 'mul' 'ret_V_27' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_31)   --->   "%sext_ln1494_77 = sext i11 %ret_V_27"   --->   Operation 387 'sext' 'sext_ln1494_77' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1494_19 = sext i8 %local_temp_V_28"   --->   Operation 388 'sext' 'sext_ln1494_19' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (4.17ns)   --->   "%ret_V_28 = mul i11 %sext_ln1494_19, i11 %zext_ln1494_1"   --->   Operation 389 'mul' 'ret_V_28' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1494_78 = sext i11 %ret_V_28"   --->   Operation 390 'sext' 'sext_ln1494_78' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 391 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_33)   --->   "%ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2"   --->   Operation 391 'mul' 'ret_V_29' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1494_21 = sext i8 %local_temp_V_30"   --->   Operation 392 'sext' 'sext_ln1494_21' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (4.17ns)   --->   "%ret_V_30 = mul i11 %sext_ln1494_21, i11 %zext_ln1494_3"   --->   Operation 393 'mul' 'ret_V_30' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1494_80 = sext i11 %ret_V_30"   --->   Operation 394 'sext' 'sext_ln1494_80' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 395 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_28)   --->   "%ret_V_31 = mul i11 %sext_ln1494_22, i11 %zext_ln1494_4"   --->   Operation 395 'mul' 'ret_V_31' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_28)   --->   "%sext_ln1494_81 = sext i11 %ret_V_31"   --->   Operation 396 'sext' 'sext_ln1494_81' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1494_23 = sext i8 %local_temp_V_32"   --->   Operation 397 'sext' 'sext_ln1494_23' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (4.17ns)   --->   "%ret_V_32 = mul i11 %sext_ln1494_23, i11 %zext_ln1494_5"   --->   Operation 398 'mul' 'ret_V_32' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1494_82 = sext i11 %ret_V_32"   --->   Operation 399 'sext' 'sext_ln1494_82' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1494_24 = sext i8 %local_temp_V_33"   --->   Operation 400 'sext' 'sext_ln1494_24' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 401 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_27)   --->   "%ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6"   --->   Operation 401 'mul' 'ret_V_33' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 402 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_29)   --->   "%ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7"   --->   Operation 402 'mul' 'ret_V_34' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 403 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_32)   --->   "%ret_V_35 = mul i11 %sext_ln1494_26, i11 %zext_ln1494_8"   --->   Operation 403 'mul' 'ret_V_35' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_32)   --->   "%sext_ln840_25 = sext i11 %ret_V_35"   --->   Operation 404 'sext' 'sext_ln840_25' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 405 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_28 = add i12 %sext_ln1494_82, i12 %sext_ln1494_81"   --->   Operation 405 'add' 'add_ln840_28' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 406 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_31 = add i12 %sext_ln1494_80, i12 %sext_ln1494_77"   --->   Operation 406 'add' 'add_ln840_31' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 407 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_32 = add i12 %sext_ln1494_78, i12 %sext_ln840_25"   --->   Operation 407 'add' 'add_ln840_32' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 408 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_40)   --->   "%ret_V_36 = mul i11 %sext_ln1494_27, i11 %zext_ln1494"   --->   Operation 408 'mul' 'ret_V_36' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_40)   --->   "%sext_ln1494_84 = sext i11 %ret_V_36"   --->   Operation 409 'sext' 'sext_ln1494_84' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1494_28 = sext i8 %local_temp_V_37"   --->   Operation 410 'sext' 'sext_ln1494_28' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (4.17ns)   --->   "%ret_V_37 = mul i11 %sext_ln1494_28, i11 %zext_ln1494_1"   --->   Operation 411 'mul' 'ret_V_37' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1494_85 = sext i11 %ret_V_37"   --->   Operation 412 'sext' 'sext_ln1494_85' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 413 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_42)   --->   "%ret_V_38 = mul i11 %sext_ln1494_29, i11 %zext_ln1494_2"   --->   Operation 413 'mul' 'ret_V_38' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1494_30 = sext i8 %local_temp_V_39"   --->   Operation 414 'sext' 'sext_ln1494_30' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (4.17ns)   --->   "%ret_V_39 = mul i11 %sext_ln1494_30, i11 %zext_ln1494_3"   --->   Operation 415 'mul' 'ret_V_39' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1494_87 = sext i11 %ret_V_39"   --->   Operation 416 'sext' 'sext_ln1494_87' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 417 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_37)   --->   "%ret_V_40 = mul i11 %sext_ln1494_31, i11 %zext_ln1494_4"   --->   Operation 417 'mul' 'ret_V_40' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_37)   --->   "%sext_ln1494_88 = sext i11 %ret_V_40"   --->   Operation 418 'sext' 'sext_ln1494_88' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1494_32 = sext i8 %local_temp_V_41"   --->   Operation 419 'sext' 'sext_ln1494_32' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (4.17ns)   --->   "%ret_V_41 = mul i11 %sext_ln1494_32, i11 %zext_ln1494_5"   --->   Operation 420 'mul' 'ret_V_41' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1494_89 = sext i11 %ret_V_41"   --->   Operation 421 'sext' 'sext_ln1494_89' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1494_33 = sext i8 %local_temp_V_42"   --->   Operation 422 'sext' 'sext_ln1494_33' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 423 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_36)   --->   "%ret_V_42 = mul i11 %sext_ln1494_33, i11 %zext_ln1494_6"   --->   Operation 423 'mul' 'ret_V_42' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 424 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_38)   --->   "%ret_V_43 = mul i11 %sext_ln1494_34, i11 %zext_ln1494_7"   --->   Operation 424 'mul' 'ret_V_43' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_41)   --->   "%ret_V_44 = mul i11 %sext_ln1494_35, i11 %zext_ln1494_8"   --->   Operation 425 'mul' 'ret_V_44' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_41)   --->   "%sext_ln840_33 = sext i11 %ret_V_44"   --->   Operation 426 'sext' 'sext_ln840_33' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 427 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_37 = add i12 %sext_ln1494_89, i12 %sext_ln1494_88"   --->   Operation 427 'add' 'add_ln840_37' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 428 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_40 = add i12 %sext_ln1494_87, i12 %sext_ln1494_84"   --->   Operation 428 'add' 'add_ln840_40' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 429 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_41 = add i12 %sext_ln1494_85, i12 %sext_ln840_33"   --->   Operation 429 'add' 'add_ln840_41' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 430 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_49)   --->   "%ret_V_45 = mul i11 %sext_ln1494_36, i11 %zext_ln1494"   --->   Operation 430 'mul' 'ret_V_45' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_49)   --->   "%sext_ln1494_91 = sext i11 %ret_V_45"   --->   Operation 431 'sext' 'sext_ln1494_91' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1494_37 = sext i8 %local_temp_V_46"   --->   Operation 432 'sext' 'sext_ln1494_37' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (4.17ns)   --->   "%ret_V_46 = mul i11 %sext_ln1494_37, i11 %zext_ln1494_1"   --->   Operation 433 'mul' 'ret_V_46' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1494_92 = sext i11 %ret_V_46"   --->   Operation 434 'sext' 'sext_ln1494_92' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 435 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_51)   --->   "%ret_V_47 = mul i11 %sext_ln1494_38, i11 %zext_ln1494_2"   --->   Operation 435 'mul' 'ret_V_47' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1494_39 = sext i8 %local_temp_V_48"   --->   Operation 436 'sext' 'sext_ln1494_39' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (4.17ns)   --->   "%ret_V_48 = mul i11 %sext_ln1494_39, i11 %zext_ln1494_3"   --->   Operation 437 'mul' 'ret_V_48' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1494_94 = sext i11 %ret_V_48"   --->   Operation 438 'sext' 'sext_ln1494_94' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 439 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_46)   --->   "%ret_V_49 = mul i11 %sext_ln1494_40, i11 %zext_ln1494_4"   --->   Operation 439 'mul' 'ret_V_49' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_46)   --->   "%sext_ln1494_95 = sext i11 %ret_V_49"   --->   Operation 440 'sext' 'sext_ln1494_95' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1494_41 = sext i8 %local_temp_V_50"   --->   Operation 441 'sext' 'sext_ln1494_41' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (4.17ns)   --->   "%ret_V_50 = mul i11 %sext_ln1494_41, i11 %zext_ln1494_5"   --->   Operation 442 'mul' 'ret_V_50' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1494_96 = sext i11 %ret_V_50"   --->   Operation 443 'sext' 'sext_ln1494_96' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln1494_42 = sext i8 %local_temp_V_51"   --->   Operation 444 'sext' 'sext_ln1494_42' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 445 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_45)   --->   "%ret_V_51 = mul i11 %sext_ln1494_42, i11 %zext_ln1494_6"   --->   Operation 445 'mul' 'ret_V_51' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 446 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_47)   --->   "%ret_V_52 = mul i11 %sext_ln1494_43, i11 %zext_ln1494_7"   --->   Operation 446 'mul' 'ret_V_52' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 447 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_50)   --->   "%ret_V_53 = mul i11 %sext_ln1494_44, i11 %zext_ln1494_8"   --->   Operation 447 'mul' 'ret_V_53' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_50)   --->   "%sext_ln840_41 = sext i11 %ret_V_53"   --->   Operation 448 'sext' 'sext_ln840_41' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 449 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_46 = add i12 %sext_ln1494_96, i12 %sext_ln1494_95"   --->   Operation 449 'add' 'add_ln840_46' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 450 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_49 = add i12 %sext_ln1494_94, i12 %sext_ln1494_91"   --->   Operation 450 'add' 'add_ln840_49' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 451 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_50 = add i12 %sext_ln1494_92, i12 %sext_ln840_41"   --->   Operation 451 'add' 'add_ln840_50' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 452 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_58)   --->   "%ret_V_54 = mul i11 %sext_ln1494_45, i11 %zext_ln1494"   --->   Operation 452 'mul' 'ret_V_54' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_58)   --->   "%sext_ln1494_98 = sext i11 %ret_V_54"   --->   Operation 453 'sext' 'sext_ln1494_98' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1494_46 = sext i8 %local_temp_V_55"   --->   Operation 454 'sext' 'sext_ln1494_46' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (4.17ns)   --->   "%ret_V_55 = mul i11 %sext_ln1494_46, i11 %zext_ln1494_1"   --->   Operation 455 'mul' 'ret_V_55' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1494_99 = sext i11 %ret_V_55"   --->   Operation 456 'sext' 'sext_ln1494_99' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 457 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_60)   --->   "%ret_V_56 = mul i11 %sext_ln1494_47, i11 %zext_ln1494_2"   --->   Operation 457 'mul' 'ret_V_56' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1494_48 = sext i8 %local_temp_V_57"   --->   Operation 458 'sext' 'sext_ln1494_48' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (4.17ns)   --->   "%ret_V_57 = mul i11 %sext_ln1494_48, i11 %zext_ln1494_3"   --->   Operation 459 'mul' 'ret_V_57' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln1494_101 = sext i11 %ret_V_57"   --->   Operation 460 'sext' 'sext_ln1494_101' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 461 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_55)   --->   "%ret_V_58 = mul i11 %sext_ln1494_49, i11 %zext_ln1494_4"   --->   Operation 461 'mul' 'ret_V_58' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 462 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_55)   --->   "%sext_ln1494_102 = sext i11 %ret_V_58"   --->   Operation 462 'sext' 'sext_ln1494_102' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1494_50 = sext i8 %local_temp_V_59"   --->   Operation 463 'sext' 'sext_ln1494_50' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 464 [1/1] (4.17ns)   --->   "%ret_V_59 = mul i11 %sext_ln1494_50, i11 %zext_ln1494_5"   --->   Operation 464 'mul' 'ret_V_59' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1494_103 = sext i11 %ret_V_59"   --->   Operation 465 'sext' 'sext_ln1494_103' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1494_51 = sext i8 %local_temp_V_60"   --->   Operation 466 'sext' 'sext_ln1494_51' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 467 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_54)   --->   "%ret_V_60 = mul i11 %sext_ln1494_51, i11 %zext_ln1494_6"   --->   Operation 467 'mul' 'ret_V_60' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 468 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_56)   --->   "%ret_V_61 = mul i11 %sext_ln1494_52, i11 %zext_ln1494_7"   --->   Operation 468 'mul' 'ret_V_61' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 469 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_59)   --->   "%ret_V_62 = mul i11 %sext_ln1494_53, i11 %zext_ln1494_8"   --->   Operation 469 'mul' 'ret_V_62' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_59)   --->   "%sext_ln840_49 = sext i11 %ret_V_62"   --->   Operation 470 'sext' 'sext_ln840_49' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 471 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_55 = add i12 %sext_ln1494_103, i12 %sext_ln1494_102"   --->   Operation 471 'add' 'add_ln840_55' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 472 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_58 = add i12 %sext_ln1494_101, i12 %sext_ln1494_98"   --->   Operation 472 'add' 'add_ln840_58' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 473 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_59 = add i12 %sext_ln1494_99, i12 %sext_ln840_49"   --->   Operation 473 'add' 'add_ln840_59' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 474 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_67)   --->   "%ret_V_63 = mul i11 %sext_ln1494_54, i11 %zext_ln1494"   --->   Operation 474 'mul' 'ret_V_63' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 475 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_67)   --->   "%sext_ln1494_105 = sext i11 %ret_V_63"   --->   Operation 475 'sext' 'sext_ln1494_105' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1494_55 = sext i8 %local_temp_V_64"   --->   Operation 476 'sext' 'sext_ln1494_55' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (4.17ns)   --->   "%ret_V_64 = mul i11 %sext_ln1494_55, i11 %zext_ln1494_1"   --->   Operation 477 'mul' 'ret_V_64' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1494_106 = sext i11 %ret_V_64"   --->   Operation 478 'sext' 'sext_ln1494_106' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 479 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_69)   --->   "%ret_V_65 = mul i11 %sext_ln1494_56, i11 %zext_ln1494_2"   --->   Operation 479 'mul' 'ret_V_65' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1494_57 = sext i8 %local_temp_V_66"   --->   Operation 480 'sext' 'sext_ln1494_57' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (4.17ns)   --->   "%ret_V_66 = mul i11 %sext_ln1494_57, i11 %zext_ln1494_3"   --->   Operation 481 'mul' 'ret_V_66' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1494_108 = sext i11 %ret_V_66"   --->   Operation 482 'sext' 'sext_ln1494_108' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_64)   --->   "%ret_V_67 = mul i11 %sext_ln1494_58, i11 %zext_ln1494_4"   --->   Operation 483 'mul' 'ret_V_67' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_64)   --->   "%sext_ln1494_109 = sext i11 %ret_V_67"   --->   Operation 484 'sext' 'sext_ln1494_109' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1494_59 = sext i8 %local_temp_V_68"   --->   Operation 485 'sext' 'sext_ln1494_59' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (4.17ns)   --->   "%ret_V_68 = mul i11 %sext_ln1494_59, i11 %zext_ln1494_5"   --->   Operation 486 'mul' 'ret_V_68' <Predicate = (!icmp_ln249)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1494_110 = sext i11 %ret_V_68"   --->   Operation 487 'sext' 'sext_ln1494_110' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1494_60 = sext i8 %local_temp_V_69"   --->   Operation 488 'sext' 'sext_ln1494_60' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 489 [3/3] (1.05ns) (grouped into DSP with root node add_ln840_63)   --->   "%ret_V_69 = mul i11 %sext_ln1494_60, i11 %zext_ln1494_6"   --->   Operation 489 'mul' 'ret_V_69' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 490 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_65)   --->   "%ret_V_70 = mul i11 %sext_ln1494_61, i11 %zext_ln1494_7"   --->   Operation 490 'mul' 'ret_V_70' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 491 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_68)   --->   "%ret_V_71 = mul i11 %sext_ln1494_62, i11 %zext_ln1494_8"   --->   Operation 491 'mul' 'ret_V_71' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_68)   --->   "%sext_ln840_57 = sext i11 %ret_V_71"   --->   Operation 492 'sext' 'sext_ln840_57' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_4 : Operation 493 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_64 = add i12 %sext_ln1494_110, i12 %sext_ln1494_109"   --->   Operation 493 'add' 'add_ln840_64' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 494 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_67 = add i12 %sext_ln1494_108, i12 %sext_ln1494_105"   --->   Operation 494 'add' 'add_ln840_67' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 495 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_68 = add i12 %sext_ln1494_106, i12 %sext_ln840_57"   --->   Operation 495 'add' 'add_ln840_68' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_6)   --->   "%ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln1494_2"   --->   Operation 496 'mul' 'ret_V_2' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 497 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_6)   --->   "%sext_ln628_2 = sext i11 %ret_V_2"   --->   Operation 497 'sext' 'sext_ln628_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 498 [2/3] (1.05ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6"   --->   Operation 498 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 499 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_2)   --->   "%ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln1494_7"   --->   Operation 499 'mul' 'ret_V_7' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 500 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_2)   --->   "%sext_ln628_6 = sext i11 %ret_V_7"   --->   Operation 500 'sext' 'sext_ln628_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 501 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4"   --->   Operation 501 'add' 'add_ln840_1' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i12 %add_ln840_1"   --->   Operation 502 'sext' 'sext_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 503 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_2 = add i13 %sext_ln840_2, i13 %sext_ln628_6"   --->   Operation 503 'add' 'add_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 504 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_4 = add i12 %sext_ln628_3, i12 %sext_ln628"   --->   Operation 504 'add' 'add_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 505 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_5 = add i12 %sext_ln628_1, i12 %sext_ln840_1"   --->   Operation 505 'add' 'add_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln840_5 = sext i12 %add_ln840_5"   --->   Operation 506 'sext' 'sext_ln840_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 507 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_6 = add i13 %sext_ln840_5, i13 %sext_ln628_2"   --->   Operation 507 'add' 'add_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 508 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_15)   --->   "%ret_V_11 = mul i11 %sext_ln1494_2, i11 %zext_ln1494_2"   --->   Operation 508 'mul' 'ret_V_11' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 509 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_15)   --->   "%sext_ln1494_65 = sext i11 %ret_V_11"   --->   Operation 509 'sext' 'sext_ln1494_65' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 510 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_9)   --->   "%ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6"   --->   Operation 510 'mul' 'ret_V_15' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 511 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_11)   --->   "%ret_V_16 = mul i11 %sext_ln1494_7, i11 %zext_ln1494_7"   --->   Operation 511 'mul' 'ret_V_16' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 512 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_11)   --->   "%sext_ln1494_69 = sext i11 %ret_V_16"   --->   Operation 512 'sext' 'sext_ln1494_69' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 513 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_10 = add i12 %sext_ln1494_68, i12 %sext_ln1494_67"   --->   Operation 513 'add' 'add_ln840_10' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln840_10 = sext i12 %add_ln840_10"   --->   Operation 514 'sext' 'sext_ln840_10' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 515 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_11 = add i13 %sext_ln840_10, i13 %sext_ln1494_69"   --->   Operation 515 'add' 'add_ln840_11' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 516 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_13 = add i12 %sext_ln1494_66, i12 %sext_ln1494_63"   --->   Operation 516 'add' 'add_ln840_13' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 517 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_14 = add i12 %sext_ln1494_64, i12 %sext_ln840_9"   --->   Operation 517 'add' 'add_ln840_14' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln840_13 = sext i12 %add_ln840_14"   --->   Operation 518 'sext' 'sext_ln840_13' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 519 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_15 = add i13 %sext_ln840_13, i13 %sext_ln1494_65"   --->   Operation 519 'add' 'add_ln840_15' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 520 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_24)   --->   "%ret_V_20 = mul i11 %sext_ln1494_11, i11 %zext_ln1494_2"   --->   Operation 520 'mul' 'ret_V_20' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 521 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_24)   --->   "%sext_ln1494_72 = sext i11 %ret_V_20"   --->   Operation 521 'sext' 'sext_ln1494_72' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 522 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_18)   --->   "%ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6"   --->   Operation 522 'mul' 'ret_V_24' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 523 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_20)   --->   "%ret_V_25 = mul i11 %sext_ln1494_16, i11 %zext_ln1494_7"   --->   Operation 523 'mul' 'ret_V_25' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 524 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_20)   --->   "%sext_ln1494_76 = sext i11 %ret_V_25"   --->   Operation 524 'sext' 'sext_ln1494_76' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 525 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_19 = add i12 %sext_ln1494_75, i12 %sext_ln1494_74"   --->   Operation 525 'add' 'add_ln840_19' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln840_18 = sext i12 %add_ln840_19"   --->   Operation 526 'sext' 'sext_ln840_18' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 527 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_20 = add i13 %sext_ln840_18, i13 %sext_ln1494_76"   --->   Operation 527 'add' 'add_ln840_20' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 528 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_22 = add i12 %sext_ln1494_73, i12 %sext_ln1494_70"   --->   Operation 528 'add' 'add_ln840_22' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 529 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_23 = add i12 %sext_ln1494_71, i12 %sext_ln840_17"   --->   Operation 529 'add' 'add_ln840_23' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln840_21 = sext i12 %add_ln840_23"   --->   Operation 530 'sext' 'sext_ln840_21' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 531 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_24 = add i13 %sext_ln840_21, i13 %sext_ln1494_72"   --->   Operation 531 'add' 'add_ln840_24' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 532 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_33)   --->   "%ret_V_29 = mul i11 %sext_ln1494_20, i11 %zext_ln1494_2"   --->   Operation 532 'mul' 'ret_V_29' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 533 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_33)   --->   "%sext_ln1494_79 = sext i11 %ret_V_29"   --->   Operation 533 'sext' 'sext_ln1494_79' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 534 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_27)   --->   "%ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6"   --->   Operation 534 'mul' 'ret_V_33' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 535 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_29)   --->   "%ret_V_34 = mul i11 %sext_ln1494_25, i11 %zext_ln1494_7"   --->   Operation 535 'mul' 'ret_V_34' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 536 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_29)   --->   "%sext_ln1494_83 = sext i11 %ret_V_34"   --->   Operation 536 'sext' 'sext_ln1494_83' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 537 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_28 = add i12 %sext_ln1494_82, i12 %sext_ln1494_81"   --->   Operation 537 'add' 'add_ln840_28' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln840_26 = sext i12 %add_ln840_28"   --->   Operation 538 'sext' 'sext_ln840_26' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 539 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_29 = add i13 %sext_ln840_26, i13 %sext_ln1494_83"   --->   Operation 539 'add' 'add_ln840_29' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 540 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_31 = add i12 %sext_ln1494_80, i12 %sext_ln1494_77"   --->   Operation 540 'add' 'add_ln840_31' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 541 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_32 = add i12 %sext_ln1494_78, i12 %sext_ln840_25"   --->   Operation 541 'add' 'add_ln840_32' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln840_29 = sext i12 %add_ln840_32"   --->   Operation 542 'sext' 'sext_ln840_29' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 543 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_33 = add i13 %sext_ln840_29, i13 %sext_ln1494_79"   --->   Operation 543 'add' 'add_ln840_33' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 544 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_42)   --->   "%ret_V_38 = mul i11 %sext_ln1494_29, i11 %zext_ln1494_2"   --->   Operation 544 'mul' 'ret_V_38' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 545 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_42)   --->   "%sext_ln1494_86 = sext i11 %ret_V_38"   --->   Operation 545 'sext' 'sext_ln1494_86' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 546 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_36)   --->   "%ret_V_42 = mul i11 %sext_ln1494_33, i11 %zext_ln1494_6"   --->   Operation 546 'mul' 'ret_V_42' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 547 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_38)   --->   "%ret_V_43 = mul i11 %sext_ln1494_34, i11 %zext_ln1494_7"   --->   Operation 547 'mul' 'ret_V_43' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 548 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_38)   --->   "%sext_ln1494_90 = sext i11 %ret_V_43"   --->   Operation 548 'sext' 'sext_ln1494_90' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 549 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_37 = add i12 %sext_ln1494_89, i12 %sext_ln1494_88"   --->   Operation 549 'add' 'add_ln840_37' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln840_34 = sext i12 %add_ln840_37"   --->   Operation 550 'sext' 'sext_ln840_34' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 551 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_38 = add i13 %sext_ln840_34, i13 %sext_ln1494_90"   --->   Operation 551 'add' 'add_ln840_38' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 552 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_40 = add i12 %sext_ln1494_87, i12 %sext_ln1494_84"   --->   Operation 552 'add' 'add_ln840_40' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 553 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_41 = add i12 %sext_ln1494_85, i12 %sext_ln840_33"   --->   Operation 553 'add' 'add_ln840_41' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln840_37 = sext i12 %add_ln840_41"   --->   Operation 554 'sext' 'sext_ln840_37' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 555 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_42 = add i13 %sext_ln840_37, i13 %sext_ln1494_86"   --->   Operation 555 'add' 'add_ln840_42' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 556 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_51)   --->   "%ret_V_47 = mul i11 %sext_ln1494_38, i11 %zext_ln1494_2"   --->   Operation 556 'mul' 'ret_V_47' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 557 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_51)   --->   "%sext_ln1494_93 = sext i11 %ret_V_47"   --->   Operation 557 'sext' 'sext_ln1494_93' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 558 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_45)   --->   "%ret_V_51 = mul i11 %sext_ln1494_42, i11 %zext_ln1494_6"   --->   Operation 558 'mul' 'ret_V_51' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 559 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_47)   --->   "%ret_V_52 = mul i11 %sext_ln1494_43, i11 %zext_ln1494_7"   --->   Operation 559 'mul' 'ret_V_52' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 560 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_47)   --->   "%sext_ln1494_97 = sext i11 %ret_V_52"   --->   Operation 560 'sext' 'sext_ln1494_97' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 561 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_46 = add i12 %sext_ln1494_96, i12 %sext_ln1494_95"   --->   Operation 561 'add' 'add_ln840_46' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln840_42 = sext i12 %add_ln840_46"   --->   Operation 562 'sext' 'sext_ln840_42' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 563 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_47 = add i13 %sext_ln840_42, i13 %sext_ln1494_97"   --->   Operation 563 'add' 'add_ln840_47' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 564 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_49 = add i12 %sext_ln1494_94, i12 %sext_ln1494_91"   --->   Operation 564 'add' 'add_ln840_49' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 565 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_50 = add i12 %sext_ln1494_92, i12 %sext_ln840_41"   --->   Operation 565 'add' 'add_ln840_50' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln840_45 = sext i12 %add_ln840_50"   --->   Operation 566 'sext' 'sext_ln840_45' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 567 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_51 = add i13 %sext_ln840_45, i13 %sext_ln1494_93"   --->   Operation 567 'add' 'add_ln840_51' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_60)   --->   "%ret_V_56 = mul i11 %sext_ln1494_47, i11 %zext_ln1494_2"   --->   Operation 568 'mul' 'ret_V_56' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 569 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_60)   --->   "%sext_ln1494_100 = sext i11 %ret_V_56"   --->   Operation 569 'sext' 'sext_ln1494_100' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 570 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_54)   --->   "%ret_V_60 = mul i11 %sext_ln1494_51, i11 %zext_ln1494_6"   --->   Operation 570 'mul' 'ret_V_60' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 571 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_56)   --->   "%ret_V_61 = mul i11 %sext_ln1494_52, i11 %zext_ln1494_7"   --->   Operation 571 'mul' 'ret_V_61' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 572 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_56)   --->   "%sext_ln1494_104 = sext i11 %ret_V_61"   --->   Operation 572 'sext' 'sext_ln1494_104' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 573 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_55 = add i12 %sext_ln1494_103, i12 %sext_ln1494_102"   --->   Operation 573 'add' 'add_ln840_55' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln840_50 = sext i12 %add_ln840_55"   --->   Operation 574 'sext' 'sext_ln840_50' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 575 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_56 = add i13 %sext_ln840_50, i13 %sext_ln1494_104"   --->   Operation 575 'add' 'add_ln840_56' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 576 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_58 = add i12 %sext_ln1494_101, i12 %sext_ln1494_98"   --->   Operation 576 'add' 'add_ln840_58' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 577 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_59 = add i12 %sext_ln1494_99, i12 %sext_ln840_49"   --->   Operation 577 'add' 'add_ln840_59' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln840_53 = sext i12 %add_ln840_59"   --->   Operation 578 'sext' 'sext_ln840_53' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 579 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_60 = add i13 %sext_ln840_53, i13 %sext_ln1494_100"   --->   Operation 579 'add' 'add_ln840_60' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 580 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_69)   --->   "%ret_V_65 = mul i11 %sext_ln1494_56, i11 %zext_ln1494_2"   --->   Operation 580 'mul' 'ret_V_65' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 581 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_69)   --->   "%sext_ln1494_107 = sext i11 %ret_V_65"   --->   Operation 581 'sext' 'sext_ln1494_107' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 582 [2/3] (1.05ns) (grouped into DSP with root node add_ln840_63)   --->   "%ret_V_69 = mul i11 %sext_ln1494_60, i11 %zext_ln1494_6"   --->   Operation 582 'mul' 'ret_V_69' <Predicate = (!icmp_ln249)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 583 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_65)   --->   "%ret_V_70 = mul i11 %sext_ln1494_61, i11 %zext_ln1494_7"   --->   Operation 583 'mul' 'ret_V_70' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 584 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_65)   --->   "%sext_ln1494_111 = sext i11 %ret_V_70"   --->   Operation 584 'sext' 'sext_ln1494_111' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 585 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_64 = add i12 %sext_ln1494_110, i12 %sext_ln1494_109"   --->   Operation 585 'add' 'add_ln840_64' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln840_58 = sext i12 %add_ln840_64"   --->   Operation 586 'sext' 'sext_ln840_58' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 587 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_65 = add i13 %sext_ln840_58, i13 %sext_ln1494_111"   --->   Operation 587 'add' 'add_ln840_65' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 588 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_67 = add i12 %sext_ln1494_108, i12 %sext_ln1494_105"   --->   Operation 588 'add' 'add_ln840_67' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 589 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_68 = add i12 %sext_ln1494_106, i12 %sext_ln840_57"   --->   Operation 589 'add' 'add_ln840_68' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln840_61 = sext i12 %add_ln840_68"   --->   Operation 590 'sext' 'sext_ln840_61' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_5 : Operation 591 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_69 = add i13 %sext_ln840_61, i13 %sext_ln1494_107"   --->   Operation 591 'add' 'add_ln840_69' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.77>
ST_6 : Operation 592 [1/1] (0.00ns)   --->   "%accu_V_load = load i16 %accu_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 592 'load' 'accu_V_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 593 [1/1] (0.00ns)   --->   "%accu_V_1_load = load i16 %accu_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 593 'load' 'accu_V_1_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 594 [1/1] (0.00ns)   --->   "%accu_V_2_load = load i16 %accu_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 594 'load' 'accu_V_2_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 595 [1/1] (0.00ns)   --->   "%accu_V_3_load = load i16 %accu_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 595 'load' 'accu_V_3_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 596 [1/1] (0.00ns)   --->   "%accu_V_4_load = load i16 %accu_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 596 'load' 'accu_V_4_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 597 [1/1] (0.00ns)   --->   "%accu_V_5_load = load i16 %accu_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 597 'load' 'accu_V_5_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 598 [1/1] (0.00ns)   --->   "%accu_V_6_load = load i16 %accu_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 598 'load' 'accu_V_6_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 599 [1/1] (0.00ns)   --->   "%accu_V_7_load = load i16 %accu_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 599 'load' 'accu_V_7_load' <Predicate = (!icmp_ln249 & !icmp_ln272)> <Delay = 0.00>
ST_6 : Operation 600 [1/1] (0.80ns)   --->   "%accu_V_15 = select i1 %icmp_ln272, i16 0, i16 %accu_V_7_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 600 'select' 'accu_V_15' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 601 [1/1] (0.80ns)   --->   "%accu_V_14 = select i1 %icmp_ln272, i16 0, i16 %accu_V_6_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 601 'select' 'accu_V_14' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 602 [1/1] (0.80ns)   --->   "%accu_V_13 = select i1 %icmp_ln272, i16 0, i16 %accu_V_5_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 602 'select' 'accu_V_13' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 603 [1/1] (0.80ns)   --->   "%accu_V_12 = select i1 %icmp_ln272, i16 0, i16 %accu_V_4_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 603 'select' 'accu_V_12' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 604 [1/1] (0.80ns)   --->   "%accu_V_11 = select i1 %icmp_ln272, i16 0, i16 %accu_V_3_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 604 'select' 'accu_V_11' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 605 [1/1] (0.80ns)   --->   "%accu_V_10 = select i1 %icmp_ln272, i16 0, i16 %accu_V_2_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 605 'select' 'accu_V_10' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 606 [1/1] (0.80ns)   --->   "%accu_V_9 = select i1 %icmp_ln272, i16 0, i16 %accu_V_1_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 606 'select' 'accu_V_9' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 607 [1/1] (0.80ns)   --->   "%accu_V_8 = select i1 %icmp_ln272, i16 0, i16 %accu_V_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:272]   --->   Operation 607 'select' 'accu_V_8' <Predicate = (!icmp_ln249)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln1494_6"   --->   Operation 608 'mul' 'ret_V_6' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 609 [1/1] (0.00ns) (grouped into DSP with root node add_ln840)   --->   "%sext_ln840 = sext i11 %ret_V_6"   --->   Operation 609 'sext' 'sext_ln840' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 610 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i16 %accu_V_8, i16 %sext_ln840"   --->   Operation 610 'add' 'add_ln840' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 611 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_2 = add i13 %sext_ln840_2, i13 %sext_ln628_6"   --->   Operation 611 'add' 'add_ln840_2' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i12 %add_ln840_4"   --->   Operation 612 'sext' 'sext_ln840_4' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 613 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_6 = add i13 %sext_ln840_5, i13 %sext_ln628_2"   --->   Operation 613 'add' 'add_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i13 %add_ln840_6"   --->   Operation 614 'sext' 'sext_ln840_6' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 615 [1/1] (1.67ns)   --->   "%add_ln840_7 = add i14 %sext_ln840_6, i14 %sext_ln840_4"   --->   Operation 615 'add' 'add_ln840_7' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 616 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_9)   --->   "%ret_V_15 = mul i11 %sext_ln1494_6, i11 %zext_ln1494_6"   --->   Operation 616 'mul' 'ret_V_15' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 617 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_9)   --->   "%sext_ln840_8 = sext i11 %ret_V_15"   --->   Operation 617 'sext' 'sext_ln840_8' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 618 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_9 = add i16 %accu_V_9, i16 %sext_ln840_8"   --->   Operation 618 'add' 'add_ln840_9' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 619 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_11 = add i13 %sext_ln840_10, i13 %sext_ln1494_69"   --->   Operation 619 'add' 'add_ln840_11' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln840_12 = sext i12 %add_ln840_13"   --->   Operation 620 'sext' 'sext_ln840_12' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 621 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_15 = add i13 %sext_ln840_13, i13 %sext_ln1494_65"   --->   Operation 621 'add' 'add_ln840_15' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln840_14 = sext i13 %add_ln840_15"   --->   Operation 622 'sext' 'sext_ln840_14' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (1.67ns)   --->   "%add_ln840_16 = add i14 %sext_ln840_14, i14 %sext_ln840_12"   --->   Operation 623 'add' 'add_ln840_16' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_18)   --->   "%ret_V_24 = mul i11 %sext_ln1494_15, i11 %zext_ln1494_6"   --->   Operation 624 'mul' 'ret_V_24' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 625 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_18)   --->   "%sext_ln840_16 = sext i11 %ret_V_24"   --->   Operation 625 'sext' 'sext_ln840_16' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 626 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_18 = add i16 %accu_V_10, i16 %sext_ln840_16"   --->   Operation 626 'add' 'add_ln840_18' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 627 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_20 = add i13 %sext_ln840_18, i13 %sext_ln1494_76"   --->   Operation 627 'add' 'add_ln840_20' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln840_20 = sext i12 %add_ln840_22"   --->   Operation 628 'sext' 'sext_ln840_20' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 629 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_24 = add i13 %sext_ln840_21, i13 %sext_ln1494_72"   --->   Operation 629 'add' 'add_ln840_24' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln840_22 = sext i13 %add_ln840_24"   --->   Operation 630 'sext' 'sext_ln840_22' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (1.67ns)   --->   "%add_ln840_25 = add i14 %sext_ln840_22, i14 %sext_ln840_20"   --->   Operation 631 'add' 'add_ln840_25' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 632 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_27)   --->   "%ret_V_33 = mul i11 %sext_ln1494_24, i11 %zext_ln1494_6"   --->   Operation 632 'mul' 'ret_V_33' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 633 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_27)   --->   "%sext_ln840_24 = sext i11 %ret_V_33"   --->   Operation 633 'sext' 'sext_ln840_24' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 634 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_27 = add i16 %accu_V_11, i16 %sext_ln840_24"   --->   Operation 634 'add' 'add_ln840_27' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 635 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_29 = add i13 %sext_ln840_26, i13 %sext_ln1494_83"   --->   Operation 635 'add' 'add_ln840_29' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln840_28 = sext i12 %add_ln840_31"   --->   Operation 636 'sext' 'sext_ln840_28' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 637 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_33 = add i13 %sext_ln840_29, i13 %sext_ln1494_79"   --->   Operation 637 'add' 'add_ln840_33' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln840_30 = sext i13 %add_ln840_33"   --->   Operation 638 'sext' 'sext_ln840_30' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (1.67ns)   --->   "%add_ln840_34 = add i14 %sext_ln840_30, i14 %sext_ln840_28"   --->   Operation 639 'add' 'add_ln840_34' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 640 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_36)   --->   "%ret_V_42 = mul i11 %sext_ln1494_33, i11 %zext_ln1494_6"   --->   Operation 640 'mul' 'ret_V_42' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 641 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_36)   --->   "%sext_ln840_32 = sext i11 %ret_V_42"   --->   Operation 641 'sext' 'sext_ln840_32' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 642 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_36 = add i16 %accu_V_12, i16 %sext_ln840_32"   --->   Operation 642 'add' 'add_ln840_36' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 643 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_38 = add i13 %sext_ln840_34, i13 %sext_ln1494_90"   --->   Operation 643 'add' 'add_ln840_38' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln840_36 = sext i12 %add_ln840_40"   --->   Operation 644 'sext' 'sext_ln840_36' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 645 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_42 = add i13 %sext_ln840_37, i13 %sext_ln1494_86"   --->   Operation 645 'add' 'add_ln840_42' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln840_38 = sext i13 %add_ln840_42"   --->   Operation 646 'sext' 'sext_ln840_38' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 647 [1/1] (1.67ns)   --->   "%add_ln840_43 = add i14 %sext_ln840_38, i14 %sext_ln840_36"   --->   Operation 647 'add' 'add_ln840_43' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_45)   --->   "%ret_V_51 = mul i11 %sext_ln1494_42, i11 %zext_ln1494_6"   --->   Operation 648 'mul' 'ret_V_51' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 649 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_45)   --->   "%sext_ln840_40 = sext i11 %ret_V_51"   --->   Operation 649 'sext' 'sext_ln840_40' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 650 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_45 = add i16 %accu_V_13, i16 %sext_ln840_40"   --->   Operation 650 'add' 'add_ln840_45' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 651 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_47 = add i13 %sext_ln840_42, i13 %sext_ln1494_97"   --->   Operation 651 'add' 'add_ln840_47' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln840_44 = sext i12 %add_ln840_49"   --->   Operation 652 'sext' 'sext_ln840_44' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 653 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_51 = add i13 %sext_ln840_45, i13 %sext_ln1494_93"   --->   Operation 653 'add' 'add_ln840_51' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln840_46 = sext i13 %add_ln840_51"   --->   Operation 654 'sext' 'sext_ln840_46' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 655 [1/1] (1.67ns)   --->   "%add_ln840_52 = add i14 %sext_ln840_46, i14 %sext_ln840_44"   --->   Operation 655 'add' 'add_ln840_52' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_54)   --->   "%ret_V_60 = mul i11 %sext_ln1494_51, i11 %zext_ln1494_6"   --->   Operation 656 'mul' 'ret_V_60' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 657 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_54)   --->   "%sext_ln840_48 = sext i11 %ret_V_60"   --->   Operation 657 'sext' 'sext_ln840_48' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 658 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_54 = add i16 %accu_V_14, i16 %sext_ln840_48"   --->   Operation 658 'add' 'add_ln840_54' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 659 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_56 = add i13 %sext_ln840_50, i13 %sext_ln1494_104"   --->   Operation 659 'add' 'add_ln840_56' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln840_52 = sext i12 %add_ln840_58"   --->   Operation 660 'sext' 'sext_ln840_52' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 661 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_60 = add i13 %sext_ln840_53, i13 %sext_ln1494_100"   --->   Operation 661 'add' 'add_ln840_60' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln840_54 = sext i13 %add_ln840_60"   --->   Operation 662 'sext' 'sext_ln840_54' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 663 [1/1] (1.67ns)   --->   "%add_ln840_61 = add i14 %sext_ln840_54, i14 %sext_ln840_52"   --->   Operation 663 'add' 'add_ln840_61' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 664 [1/3] (0.00ns) (grouped into DSP with root node add_ln840_63)   --->   "%ret_V_69 = mul i11 %sext_ln1494_60, i11 %zext_ln1494_6"   --->   Operation 664 'mul' 'ret_V_69' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 665 [1/1] (0.00ns) (grouped into DSP with root node add_ln840_63)   --->   "%sext_ln840_56 = sext i11 %ret_V_69"   --->   Operation 665 'sext' 'sext_ln840_56' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 666 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_63 = add i16 %accu_V_15, i16 %sext_ln840_56"   --->   Operation 666 'add' 'add_ln840_63' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 667 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_65 = add i13 %sext_ln840_58, i13 %sext_ln1494_111"   --->   Operation 667 'add' 'add_ln840_65' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln840_60 = sext i12 %add_ln840_67"   --->   Operation 668 'sext' 'sext_ln840_60' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 669 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_69 = add i13 %sext_ln840_61, i13 %sext_ln1494_107"   --->   Operation 669 'add' 'add_ln840_69' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln840_62 = sext i13 %add_ln840_69"   --->   Operation 670 'sext' 'sext_ln840_62' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 671 [1/1] (1.67ns)   --->   "%add_ln840_70 = add i14 %sext_ln840_62, i14 %sext_ln840_60"   --->   Operation 671 'add' 'add_ln840_70' <Predicate = (!icmp_ln249)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 672 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840 = add i16 %accu_V_8, i16 %sext_ln840"   --->   Operation 672 'add' 'add_ln840' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i13 %add_ln840_2"   --->   Operation 673 'sext' 'sext_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_3 = add i16 %sext_ln840_3, i16 %add_ln840"   --->   Operation 674 'add' 'add_ln840_3' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln840_7 = sext i14 %add_ln840_7"   --->   Operation 675 'sext' 'sext_ln840_7' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 676 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_16 = add i16 %sext_ln840_7, i16 %add_ln840_3"   --->   Operation 676 'add' 'accu_V_16' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 677 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_9 = add i16 %accu_V_9, i16 %sext_ln840_8"   --->   Operation 677 'add' 'add_ln840_9' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln840_11 = sext i13 %add_ln840_11"   --->   Operation 678 'sext' 'sext_ln840_11' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_12 = add i16 %sext_ln840_11, i16 %add_ln840_9"   --->   Operation 679 'add' 'add_ln840_12' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln840_15 = sext i14 %add_ln840_16"   --->   Operation 680 'sext' 'sext_ln840_15' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 681 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_17 = add i16 %sext_ln840_15, i16 %add_ln840_12"   --->   Operation 681 'add' 'accu_V_17' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 682 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_18 = add i16 %accu_V_10, i16 %sext_ln840_16"   --->   Operation 682 'add' 'add_ln840_18' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln840_19 = sext i13 %add_ln840_20"   --->   Operation 683 'sext' 'sext_ln840_19' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_21 = add i16 %sext_ln840_19, i16 %add_ln840_18"   --->   Operation 684 'add' 'add_ln840_21' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln840_23 = sext i14 %add_ln840_25"   --->   Operation 685 'sext' 'sext_ln840_23' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 686 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_18 = add i16 %sext_ln840_23, i16 %add_ln840_21"   --->   Operation 686 'add' 'accu_V_18' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 687 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_27 = add i16 %accu_V_11, i16 %sext_ln840_24"   --->   Operation 687 'add' 'add_ln840_27' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln840_27 = sext i13 %add_ln840_29"   --->   Operation 688 'sext' 'sext_ln840_27' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_30 = add i16 %sext_ln840_27, i16 %add_ln840_27"   --->   Operation 689 'add' 'add_ln840_30' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln840_31 = sext i14 %add_ln840_34"   --->   Operation 690 'sext' 'sext_ln840_31' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 691 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_19 = add i16 %sext_ln840_31, i16 %add_ln840_30"   --->   Operation 691 'add' 'accu_V_19' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 692 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_36 = add i16 %accu_V_12, i16 %sext_ln840_32"   --->   Operation 692 'add' 'add_ln840_36' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln840_35 = sext i13 %add_ln840_38"   --->   Operation 693 'sext' 'sext_ln840_35' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_39 = add i16 %sext_ln840_35, i16 %add_ln840_36"   --->   Operation 694 'add' 'add_ln840_39' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln840_39 = sext i14 %add_ln840_43"   --->   Operation 695 'sext' 'sext_ln840_39' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 696 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_20 = add i16 %sext_ln840_39, i16 %add_ln840_39"   --->   Operation 696 'add' 'accu_V_20' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 697 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_45 = add i16 %accu_V_13, i16 %sext_ln840_40"   --->   Operation 697 'add' 'add_ln840_45' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln840_43 = sext i13 %add_ln840_47"   --->   Operation 698 'sext' 'sext_ln840_43' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_48 = add i16 %sext_ln840_43, i16 %add_ln840_45"   --->   Operation 699 'add' 'add_ln840_48' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln840_47 = sext i14 %add_ln840_52"   --->   Operation 700 'sext' 'sext_ln840_47' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_21 = add i16 %sext_ln840_47, i16 %add_ln840_48"   --->   Operation 701 'add' 'accu_V_21' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 702 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_54 = add i16 %accu_V_14, i16 %sext_ln840_48"   --->   Operation 702 'add' 'add_ln840_54' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln840_51 = sext i13 %add_ln840_56"   --->   Operation 703 'sext' 'sext_ln840_51' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_57 = add i16 %sext_ln840_51, i16 %add_ln840_54"   --->   Operation 704 'add' 'add_ln840_57' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln840_55 = sext i14 %add_ln840_61"   --->   Operation 705 'sext' 'sext_ln840_55' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 706 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_22 = add i16 %sext_ln840_55, i16 %add_ln840_57"   --->   Operation 706 'add' 'accu_V_22' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 707 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln840_63 = add i16 %accu_V_15, i16 %sext_ln840_56"   --->   Operation 707 'add' 'add_ln840_63' <Predicate = (!icmp_ln249)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln840_59 = sext i13 %add_ln840_65"   --->   Operation 708 'sext' 'sext_ln840_59' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_66 = add i16 %sext_ln840_59, i16 %add_ln840_63"   --->   Operation 709 'add' 'add_ln840_66' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln840_63 = sext i14 %add_ln840_70"   --->   Operation 710 'sext' 'sext_ln840_63' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 711 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_V_23 = add i16 %sext_ln840_63, i16 %add_ln840_66"   --->   Operation 711 'add' 'accu_V_23' <Predicate = (!icmp_ln249)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 712 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_23, i16 %accu_V_7" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 712 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 713 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_22, i16 %accu_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 713 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_21, i16 %accu_V_5" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 714 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 715 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_20, i16 %accu_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 715 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 716 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_19, i16 %accu_V_3" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 716 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 717 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_18, i16 %accu_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 717 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 718 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_17, i16 %accu_V_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 718 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 719 [1/1] (0.00ns)   --->   "%store_ln249 = store i16 %accu_V_16, i16 %accu_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 719 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_7 : Operation 720 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249]   --->   Operation 720 'br' 'br_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.17>
ST_8 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 345, i16 65013, i16 353, i16 556, i2 %trunc_ln218"   --->   Operation 721 'mux' 'tmp_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 722 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039 = icmp_slt  i16 %accu_V_16, i16 %tmp_1"   --->   Operation 722 'icmp' 'icmp_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 723 [1/1] (0.97ns)   --->   "%result_V = xor i1 %icmp_ln1039, i1 1"   --->   Operation 723 'xor' 'result_V' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i1 %result_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 724 'zext' 'zext_ln215' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_1)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 636, i16 65427, i16 644, i16 906, i2 %trunc_ln218"   --->   Operation 725 'mux' 'tmp_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 726 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_1 = icmp_slt  i16 %accu_V_16, i16 %tmp_2"   --->   Operation 726 'icmp' 'icmp_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 727 [1/1] (0.97ns)   --->   "%xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1"   --->   Operation 727 'xor' 'xor_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln1039 = zext i1 %xor_ln1039"   --->   Operation 728 'zext' 'zext_ln1039' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_2)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 927, i16 306, i16 935, i16 1257, i2 %trunc_ln218"   --->   Operation 729 'mux' 'tmp_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_2 = icmp_slt  i16 %accu_V_16, i16 %tmp_3"   --->   Operation 730 'icmp' 'icmp_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 731 [1/1] (0.97ns)   --->   "%xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1"   --->   Operation 731 'xor' 'xor_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1039_1 = zext i1 %xor_ln1039_1"   --->   Operation 732 'zext' 'zext_ln1039_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_3)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1218, i16 720, i16 1226, i16 1608, i2 %trunc_ln218"   --->   Operation 733 'mux' 'tmp_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 734 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_3 = icmp_slt  i16 %accu_V_16, i16 %tmp_4"   --->   Operation 734 'icmp' 'icmp_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1"   --->   Operation 735 'xor' 'xor_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%zext_ln1039_2 = zext i1 %xor_ln1039_2"   --->   Operation 736 'zext' 'zext_ln1039_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_4)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1509, i16 1134, i16 1518, i16 1958, i2 %trunc_ln218"   --->   Operation 737 'mux' 'tmp_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_4 = icmp_slt  i16 %accu_V_16, i16 %tmp_5"   --->   Operation 738 'icmp' 'icmp_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1"   --->   Operation 739 'xor' 'xor_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_74)   --->   "%zext_ln1039_3 = zext i1 %xor_ln1039_3"   --->   Operation 740 'zext' 'zext_ln1039_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_5)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1800, i16 1548, i16 1809, i16 2309, i2 %trunc_ln218"   --->   Operation 741 'mux' 'tmp_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 742 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_5 = icmp_slt  i16 %accu_V_16, i16 %tmp_6"   --->   Operation 742 'icmp' 'icmp_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1"   --->   Operation 743 'xor' 'xor_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%zext_ln1039_4 = zext i1 %xor_ln1039_4"   --->   Operation 744 'zext' 'zext_ln1039_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_6)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2091, i16 1963, i16 2100, i16 2659, i2 %trunc_ln218"   --->   Operation 745 'mux' 'tmp_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 746 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_6 = icmp_slt  i16 %accu_V_16, i16 %tmp_7"   --->   Operation 746 'icmp' 'icmp_ln1039_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1"   --->   Operation 747 'xor' 'xor_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_75)   --->   "%zext_ln840 = zext i1 %xor_ln1039_5"   --->   Operation 748 'zext' 'zext_ln840' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_72 = add i2 %zext_ln215, i2 %zext_ln1039_1"   --->   Operation 749 'add' 'add_ln840_72' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 750 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_73 = add i2 %add_ln840_72, i2 %zext_ln1039"   --->   Operation 750 'add' 'add_ln840_73' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln840_1 = zext i2 %add_ln840_73"   --->   Operation 751 'zext' 'zext_ln840_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 752 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_74 = add i2 %zext_ln1039_2, i2 %zext_ln1039_3"   --->   Operation 752 'add' 'add_ln840_74' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln840_2 = zext i2 %add_ln840_74"   --->   Operation 753 'zext' 'zext_ln840_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 754 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_75 = add i2 %zext_ln1039_4, i2 %zext_ln840"   --->   Operation 754 'add' 'add_ln840_75' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln840_3 = zext i2 %add_ln840_75"   --->   Operation 755 'zext' 'zext_ln840_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_76 = add i3 %zext_ln840_3, i3 %zext_ln840_2"   --->   Operation 756 'add' 'add_ln840_76' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 757 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_1 = add i3 %add_ln840_76, i3 %zext_ln840_1"   --->   Operation 757 'add' 'result_V_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_7)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 483, i16 63961, i16 65212, i16 4100, i2 %trunc_ln218"   --->   Operation 758 'mux' 'tmp_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 759 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_7 = icmp_slt  i16 %accu_V_17, i16 %tmp_8"   --->   Operation 759 'icmp' 'icmp_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 760 [1/1] (0.97ns)   --->   "%result_V_2 = xor i1 %icmp_ln1039_7, i1 1"   --->   Operation 760 'xor' 'result_V_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i1 %result_V_2" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 761 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_8)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 920, i16 64301, i16 238, i16 4433, i2 %trunc_ln218"   --->   Operation 762 'mux' 'tmp_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 763 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_8 = icmp_slt  i16 %accu_V_17, i16 %tmp_9"   --->   Operation 763 'icmp' 'icmp_ln1039_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 764 [1/1] (0.97ns)   --->   "%xor_ln1039_7 = xor i1 %icmp_ln1039_8, i1 1"   --->   Operation 764 'xor' 'xor_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln1039_5 = zext i1 %xor_ln1039_7"   --->   Operation 765 'zext' 'zext_ln1039_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_9)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1356, i16 64642, i16 800, i16 4766, i2 %trunc_ln218"   --->   Operation 766 'mux' 'tmp_s' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 767 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_9 = icmp_slt  i16 %accu_V_17, i16 %tmp_s"   --->   Operation 767 'icmp' 'icmp_ln1039_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 768 [1/1] (0.97ns)   --->   "%xor_ln1039_8 = xor i1 %icmp_ln1039_9, i1 1"   --->   Operation 768 'xor' 'xor_ln1039_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln1039_6 = zext i1 %xor_ln1039_8"   --->   Operation 769 'zext' 'zext_ln1039_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_10)   --->   "%tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1792, i16 64982, i16 1362, i16 5099, i2 %trunc_ln218"   --->   Operation 770 'mux' 'tmp_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 771 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_10 = icmp_slt  i16 %accu_V_17, i16 %tmp_10"   --->   Operation 771 'icmp' 'icmp_ln1039_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_80)   --->   "%xor_ln1039_9 = xor i1 %icmp_ln1039_10, i1 1"   --->   Operation 772 'xor' 'xor_ln1039_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_80)   --->   "%zext_ln1039_7 = zext i1 %xor_ln1039_9"   --->   Operation 773 'zext' 'zext_ln1039_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_11)   --->   "%tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2229, i16 65323, i16 1923, i16 5432, i2 %trunc_ln218"   --->   Operation 774 'mux' 'tmp_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 775 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_11 = icmp_slt  i16 %accu_V_17, i16 %tmp_11"   --->   Operation 775 'icmp' 'icmp_ln1039_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_80)   --->   "%xor_ln1039_10 = xor i1 %icmp_ln1039_11, i1 1"   --->   Operation 776 'xor' 'xor_ln1039_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_80)   --->   "%zext_ln1039_8 = zext i1 %xor_ln1039_10"   --->   Operation 777 'zext' 'zext_ln1039_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_12)   --->   "%tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2665, i16 128, i16 2485, i16 5765, i2 %trunc_ln218"   --->   Operation 778 'mux' 'tmp_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 779 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_12 = icmp_slt  i16 %accu_V_17, i16 %tmp_12"   --->   Operation 779 'icmp' 'icmp_ln1039_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%xor_ln1039_11 = xor i1 %icmp_ln1039_12, i1 1"   --->   Operation 780 'xor' 'xor_ln1039_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%zext_ln1039_9 = zext i1 %xor_ln1039_11"   --->   Operation 781 'zext' 'zext_ln1039_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_13)   --->   "%tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 3102, i16 468, i16 3047, i16 6098, i2 %trunc_ln218"   --->   Operation 782 'mux' 'tmp_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 783 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_13 = icmp_slt  i16 %accu_V_17, i16 %tmp_13"   --->   Operation 783 'icmp' 'icmp_ln1039_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%xor_ln1039_12 = xor i1 %icmp_ln1039_13, i1 1"   --->   Operation 784 'xor' 'xor_ln1039_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_81)   --->   "%zext_ln840_4 = zext i1 %xor_ln1039_12"   --->   Operation 785 'zext' 'zext_ln840_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_78 = add i2 %zext_ln215_1, i2 %zext_ln1039_6"   --->   Operation 786 'add' 'add_ln840_78' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 787 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_79 = add i2 %add_ln840_78, i2 %zext_ln1039_5"   --->   Operation 787 'add' 'add_ln840_79' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln840_5 = zext i2 %add_ln840_79"   --->   Operation 788 'zext' 'zext_ln840_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 789 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_80 = add i2 %zext_ln1039_7, i2 %zext_ln1039_8"   --->   Operation 789 'add' 'add_ln840_80' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln840_6 = zext i2 %add_ln840_80"   --->   Operation 790 'zext' 'zext_ln840_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 791 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_81 = add i2 %zext_ln1039_9, i2 %zext_ln840_4"   --->   Operation 791 'add' 'add_ln840_81' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln840_7 = zext i2 %add_ln840_81"   --->   Operation 792 'zext' 'zext_ln840_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_82 = add i3 %zext_ln840_7, i3 %zext_ln840_6"   --->   Operation 793 'add' 'add_ln840_82' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 794 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_3 = add i3 %add_ln840_82, i3 %zext_ln840_5"   --->   Operation 794 'add' 'result_V_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_14)   --->   "%tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 23, i16 328, i16 187, i16 628, i2 %trunc_ln218"   --->   Operation 795 'mux' 'tmp_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 796 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_14 = icmp_slt  i16 %accu_V_18, i16 %tmp_14"   --->   Operation 796 'icmp' 'icmp_ln1039_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 797 [1/1] (0.97ns)   --->   "%result_V_4 = xor i1 %icmp_ln1039_14, i1 1"   --->   Operation 797 'xor' 'result_V_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i1 %result_V_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 798 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_15)   --->   "%tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 255, i16 678, i16 490, i16 946, i2 %trunc_ln218"   --->   Operation 799 'mux' 'tmp_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 800 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_15 = icmp_slt  i16 %accu_V_18, i16 %tmp_15"   --->   Operation 800 'icmp' 'icmp_ln1039_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 801 [1/1] (0.97ns)   --->   "%xor_ln1039_14 = xor i1 %icmp_ln1039_15, i1 1"   --->   Operation 801 'xor' 'xor_ln1039_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln1039_10 = zext i1 %xor_ln1039_14"   --->   Operation 802 'zext' 'zext_ln1039_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_16)   --->   "%tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 486, i16 1028, i16 793, i16 1264, i2 %trunc_ln218"   --->   Operation 803 'mux' 'tmp_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 804 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_16 = icmp_slt  i16 %accu_V_18, i16 %tmp_16"   --->   Operation 804 'icmp' 'icmp_ln1039_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 805 [1/1] (0.97ns)   --->   "%xor_ln1039_15 = xor i1 %icmp_ln1039_16, i1 1"   --->   Operation 805 'xor' 'xor_ln1039_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln1039_11 = zext i1 %xor_ln1039_15"   --->   Operation 806 'zext' 'zext_ln1039_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_17)   --->   "%tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 718, i16 1378, i16 1096, i16 1581, i2 %trunc_ln218"   --->   Operation 807 'mux' 'tmp_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 808 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_17 = icmp_slt  i16 %accu_V_18, i16 %tmp_17"   --->   Operation 808 'icmp' 'icmp_ln1039_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_86)   --->   "%xor_ln1039_16 = xor i1 %icmp_ln1039_17, i1 1"   --->   Operation 809 'xor' 'xor_ln1039_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_86)   --->   "%zext_ln1039_12 = zext i1 %xor_ln1039_16"   --->   Operation 810 'zext' 'zext_ln1039_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_18)   --->   "%tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 950, i16 1728, i16 1399, i16 1899, i2 %trunc_ln218"   --->   Operation 811 'mux' 'tmp_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 812 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_18 = icmp_slt  i16 %accu_V_18, i16 %tmp_18"   --->   Operation 812 'icmp' 'icmp_ln1039_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_86)   --->   "%xor_ln1039_17 = xor i1 %icmp_ln1039_18, i1 1"   --->   Operation 813 'xor' 'xor_ln1039_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_86)   --->   "%zext_ln1039_13 = zext i1 %xor_ln1039_17"   --->   Operation 814 'zext' 'zext_ln1039_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_19)   --->   "%tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1182, i16 2079, i16 1702, i16 2217, i2 %trunc_ln218"   --->   Operation 815 'mux' 'tmp_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 816 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_19 = icmp_slt  i16 %accu_V_18, i16 %tmp_19"   --->   Operation 816 'icmp' 'icmp_ln1039_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_87)   --->   "%xor_ln1039_18 = xor i1 %icmp_ln1039_19, i1 1"   --->   Operation 817 'xor' 'xor_ln1039_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_87)   --->   "%zext_ln1039_14 = zext i1 %xor_ln1039_18"   --->   Operation 818 'zext' 'zext_ln1039_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_20)   --->   "%tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1414, i16 2429, i16 2005, i16 2535, i2 %trunc_ln218"   --->   Operation 819 'mux' 'tmp_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 820 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_20 = icmp_slt  i16 %accu_V_18, i16 %tmp_20"   --->   Operation 820 'icmp' 'icmp_ln1039_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_87)   --->   "%xor_ln1039_19 = xor i1 %icmp_ln1039_20, i1 1"   --->   Operation 821 'xor' 'xor_ln1039_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_87)   --->   "%zext_ln840_8 = zext i1 %xor_ln1039_19"   --->   Operation 822 'zext' 'zext_ln840_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_84 = add i2 %zext_ln215_2, i2 %zext_ln1039_11"   --->   Operation 823 'add' 'add_ln840_84' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 824 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_85 = add i2 %add_ln840_84, i2 %zext_ln1039_10"   --->   Operation 824 'add' 'add_ln840_85' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln840_9 = zext i2 %add_ln840_85"   --->   Operation 825 'zext' 'zext_ln840_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 826 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_86 = add i2 %zext_ln1039_12, i2 %zext_ln1039_13"   --->   Operation 826 'add' 'add_ln840_86' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln840_10 = zext i2 %add_ln840_86"   --->   Operation 827 'zext' 'zext_ln840_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 828 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_87 = add i2 %zext_ln1039_14, i2 %zext_ln840_8"   --->   Operation 828 'add' 'add_ln840_87' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln840_11 = zext i2 %add_ln840_87"   --->   Operation 829 'zext' 'zext_ln840_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_88 = add i3 %zext_ln840_11, i3 %zext_ln840_10"   --->   Operation 830 'add' 'add_ln840_88' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 831 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_5 = add i3 %add_ln840_88, i3 %zext_ln840_9"   --->   Operation 831 'add' 'result_V_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_21)   --->   "%tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 289, i16 65016, i16 590, i16 523, i2 %trunc_ln218"   --->   Operation 832 'mux' 'tmp_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 833 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_21 = icmp_slt  i16 %accu_V_19, i16 %tmp_21"   --->   Operation 833 'icmp' 'icmp_ln1039_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 834 [1/1] (0.97ns)   --->   "%result_V_6 = xor i1 %icmp_ln1039_21, i1 1"   --->   Operation 834 'xor' 'result_V_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i1 %result_V_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 835 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_22)   --->   "%tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 423, i16 65364, i16 989, i16 971, i2 %trunc_ln218"   --->   Operation 836 'mux' 'tmp_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 837 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_22 = icmp_slt  i16 %accu_V_19, i16 %tmp_22"   --->   Operation 837 'icmp' 'icmp_ln1039_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 838 [1/1] (0.97ns)   --->   "%xor_ln1039_21 = xor i1 %icmp_ln1039_22, i1 1"   --->   Operation 838 'xor' 'xor_ln1039_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln1039_15 = zext i1 %xor_ln1039_21"   --->   Operation 839 'zext' 'zext_ln1039_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_23)   --->   "%tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 557, i16 177, i16 1387, i16 1419, i2 %trunc_ln218"   --->   Operation 840 'mux' 'tmp_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 841 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_23 = icmp_slt  i16 %accu_V_19, i16 %tmp_23"   --->   Operation 841 'icmp' 'icmp_ln1039_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 842 [1/1] (0.97ns)   --->   "%xor_ln1039_22 = xor i1 %icmp_ln1039_23, i1 1"   --->   Operation 842 'xor' 'xor_ln1039_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln1039_16 = zext i1 %xor_ln1039_22"   --->   Operation 843 'zext' 'zext_ln1039_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_24)   --->   "%tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 690, i16 526, i16 1786, i16 1867, i2 %trunc_ln218"   --->   Operation 844 'mux' 'tmp_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 845 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_24 = icmp_slt  i16 %accu_V_19, i16 %tmp_24"   --->   Operation 845 'icmp' 'icmp_ln1039_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%xor_ln1039_23 = xor i1 %icmp_ln1039_24, i1 1"   --->   Operation 846 'xor' 'xor_ln1039_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%zext_ln1039_17 = zext i1 %xor_ln1039_23"   --->   Operation 847 'zext' 'zext_ln1039_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_25)   --->   "%tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 824, i16 874, i16 2185, i16 2315, i2 %trunc_ln218"   --->   Operation 848 'mux' 'tmp_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 849 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_25 = icmp_slt  i16 %accu_V_19, i16 %tmp_25"   --->   Operation 849 'icmp' 'icmp_ln1039_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%xor_ln1039_24 = xor i1 %icmp_ln1039_25, i1 1"   --->   Operation 850 'xor' 'xor_ln1039_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_92)   --->   "%zext_ln1039_18 = zext i1 %xor_ln1039_24"   --->   Operation 851 'zext' 'zext_ln1039_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_26)   --->   "%tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 958, i16 1223, i16 2584, i16 2763, i2 %trunc_ln218"   --->   Operation 852 'mux' 'tmp_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 853 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_26 = icmp_slt  i16 %accu_V_19, i16 %tmp_26"   --->   Operation 853 'icmp' 'icmp_ln1039_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%xor_ln1039_25 = xor i1 %icmp_ln1039_26, i1 1"   --->   Operation 854 'xor' 'xor_ln1039_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%zext_ln1039_19 = zext i1 %xor_ln1039_25"   --->   Operation 855 'zext' 'zext_ln1039_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_27)   --->   "%tmp_27 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1091, i16 1571, i16 2983, i16 3211, i2 %trunc_ln218"   --->   Operation 856 'mux' 'tmp_27' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 857 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_27 = icmp_slt  i16 %accu_V_19, i16 %tmp_27"   --->   Operation 857 'icmp' 'icmp_ln1039_27' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%xor_ln1039_26 = xor i1 %icmp_ln1039_27, i1 1"   --->   Operation 858 'xor' 'xor_ln1039_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_93)   --->   "%zext_ln840_12 = zext i1 %xor_ln1039_26"   --->   Operation 859 'zext' 'zext_ln840_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_90 = add i2 %zext_ln215_3, i2 %zext_ln1039_16"   --->   Operation 860 'add' 'add_ln840_90' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 861 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_91 = add i2 %add_ln840_90, i2 %zext_ln1039_15"   --->   Operation 861 'add' 'add_ln840_91' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln840_13 = zext i2 %add_ln840_91"   --->   Operation 862 'zext' 'zext_ln840_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 863 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_92 = add i2 %zext_ln1039_17, i2 %zext_ln1039_18"   --->   Operation 863 'add' 'add_ln840_92' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln840_14 = zext i2 %add_ln840_92"   --->   Operation 864 'zext' 'zext_ln840_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 865 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_93 = add i2 %zext_ln1039_19, i2 %zext_ln840_12"   --->   Operation 865 'add' 'add_ln840_93' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln840_15 = zext i2 %add_ln840_93"   --->   Operation 866 'zext' 'zext_ln840_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_94 = add i3 %zext_ln840_15, i3 %zext_ln840_14"   --->   Operation 867 'add' 'add_ln840_94' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 868 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_7 = add i3 %add_ln840_94, i3 %zext_ln840_13"   --->   Operation 868 'add' 'result_V_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_28)   --->   "%tmp_28 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 340, i16 824, i16 291, i16 157, i2 %trunc_ln218"   --->   Operation 869 'mux' 'tmp_28' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 870 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_28 = icmp_slt  i16 %accu_V_20, i16 %tmp_28"   --->   Operation 870 'icmp' 'icmp_ln1039_28' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 871 [1/1] (0.97ns)   --->   "%result_V_8 = xor i1 %icmp_ln1039_28, i1 1"   --->   Operation 871 'xor' 'result_V_8' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 872 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i1 %result_V_8" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 872 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_29)   --->   "%tmp_29 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 667, i16 979, i16 538, i16 295, i2 %trunc_ln218"   --->   Operation 873 'mux' 'tmp_29' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 874 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_29 = icmp_slt  i16 %accu_V_20, i16 %tmp_29"   --->   Operation 874 'icmp' 'icmp_ln1039_29' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 875 [1/1] (0.97ns)   --->   "%xor_ln1039_28 = xor i1 %icmp_ln1039_29, i1 1"   --->   Operation 875 'xor' 'xor_ln1039_28' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln1039_20 = zext i1 %xor_ln1039_28"   --->   Operation 876 'zext' 'zext_ln1039_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_30)   --->   "%tmp_30 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 995, i16 1133, i16 785, i16 434, i2 %trunc_ln218"   --->   Operation 877 'mux' 'tmp_30' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 878 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_30 = icmp_slt  i16 %accu_V_20, i16 %tmp_30"   --->   Operation 878 'icmp' 'icmp_ln1039_30' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 879 [1/1] (0.97ns)   --->   "%xor_ln1039_29 = xor i1 %icmp_ln1039_30, i1 1"   --->   Operation 879 'xor' 'xor_ln1039_29' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln1039_21 = zext i1 %xor_ln1039_29"   --->   Operation 880 'zext' 'zext_ln1039_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_31)   --->   "%tmp_31 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1322, i16 1288, i16 1032, i16 573, i2 %trunc_ln218"   --->   Operation 881 'mux' 'tmp_31' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 882 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_31 = icmp_slt  i16 %accu_V_20, i16 %tmp_31"   --->   Operation 882 'icmp' 'icmp_ln1039_31' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_98)   --->   "%xor_ln1039_30 = xor i1 %icmp_ln1039_31, i1 1"   --->   Operation 883 'xor' 'xor_ln1039_30' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_98)   --->   "%zext_ln1039_22 = zext i1 %xor_ln1039_30"   --->   Operation 884 'zext' 'zext_ln1039_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_32)   --->   "%tmp_32 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1649, i16 1443, i16 1279, i16 712, i2 %trunc_ln218"   --->   Operation 885 'mux' 'tmp_32' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 886 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_32 = icmp_slt  i16 %accu_V_20, i16 %tmp_32"   --->   Operation 886 'icmp' 'icmp_ln1039_32' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_98)   --->   "%xor_ln1039_31 = xor i1 %icmp_ln1039_32, i1 1"   --->   Operation 887 'xor' 'xor_ln1039_31' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_98)   --->   "%zext_ln1039_23 = zext i1 %xor_ln1039_31"   --->   Operation 888 'zext' 'zext_ln1039_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_33)   --->   "%tmp_33 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1977, i16 1597, i16 1526, i16 851, i2 %trunc_ln218"   --->   Operation 889 'mux' 'tmp_33' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 890 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_33 = icmp_slt  i16 %accu_V_20, i16 %tmp_33"   --->   Operation 890 'icmp' 'icmp_ln1039_33' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_99)   --->   "%xor_ln1039_32 = xor i1 %icmp_ln1039_33, i1 1"   --->   Operation 891 'xor' 'xor_ln1039_32' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_99)   --->   "%zext_ln1039_24 = zext i1 %xor_ln1039_32"   --->   Operation 892 'zext' 'zext_ln1039_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_34)   --->   "%tmp_34 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 2304, i16 1752, i16 1773, i16 990, i2 %trunc_ln218"   --->   Operation 893 'mux' 'tmp_34' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 894 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_34 = icmp_slt  i16 %accu_V_20, i16 %tmp_34"   --->   Operation 894 'icmp' 'icmp_ln1039_34' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_99)   --->   "%xor_ln1039_33 = xor i1 %icmp_ln1039_34, i1 1"   --->   Operation 895 'xor' 'xor_ln1039_33' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_99)   --->   "%zext_ln840_16 = zext i1 %xor_ln1039_33"   --->   Operation 896 'zext' 'zext_ln840_16' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_96 = add i2 %zext_ln215_4, i2 %zext_ln1039_21"   --->   Operation 897 'add' 'add_ln840_96' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 898 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_97 = add i2 %add_ln840_96, i2 %zext_ln1039_20"   --->   Operation 898 'add' 'add_ln840_97' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln840_17 = zext i2 %add_ln840_97"   --->   Operation 899 'zext' 'zext_ln840_17' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 900 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_98 = add i2 %zext_ln1039_22, i2 %zext_ln1039_23"   --->   Operation 900 'add' 'add_ln840_98' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln840_18 = zext i2 %add_ln840_98"   --->   Operation 901 'zext' 'zext_ln840_18' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 902 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_99 = add i2 %zext_ln1039_24, i2 %zext_ln840_16"   --->   Operation 902 'add' 'add_ln840_99' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln840_19 = zext i2 %add_ln840_99"   --->   Operation 903 'zext' 'zext_ln840_19' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_100 = add i3 %zext_ln840_19, i3 %zext_ln840_18"   --->   Operation 904 'add' 'add_ln840_100' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 905 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_9 = add i3 %add_ln840_100, i3 %zext_ln840_17"   --->   Operation 905 'add' 'result_V_9' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_35)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 65484, i16 104, i16 65031, i16 388, i2 %trunc_ln218"   --->   Operation 906 'mux' 'tmp_35' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 907 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_35 = icmp_slt  i16 %accu_V_21, i16 %tmp_35"   --->   Operation 907 'icmp' 'icmp_ln1039_35' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 908 [1/1] (0.97ns)   --->   "%result_V_10 = xor i1 %icmp_ln1039_35, i1 1"   --->   Operation 908 'xor' 'result_V_10' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i1 %result_V_10" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 909 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_36)   --->   "%tmp_36 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 265, i16 433, i16 65380, i16 631, i2 %trunc_ln218"   --->   Operation 910 'mux' 'tmp_36' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 911 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_36 = icmp_slt  i16 %accu_V_21, i16 %tmp_36"   --->   Operation 911 'icmp' 'icmp_ln1039_36' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 912 [1/1] (0.97ns)   --->   "%xor_ln1039_35 = xor i1 %icmp_ln1039_36, i1 1"   --->   Operation 912 'xor' 'xor_ln1039_35' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln1039_25 = zext i1 %xor_ln1039_35"   --->   Operation 913 'zext' 'zext_ln1039_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_37)   --->   "%tmp_37 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 582, i16 761, i16 194, i16 875, i2 %trunc_ln218"   --->   Operation 914 'mux' 'tmp_37' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 915 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_37 = icmp_slt  i16 %accu_V_21, i16 %tmp_37"   --->   Operation 915 'icmp' 'icmp_ln1039_37' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 916 [1/1] (0.97ns)   --->   "%xor_ln1039_36 = xor i1 %icmp_ln1039_37, i1 1"   --->   Operation 916 'xor' 'xor_ln1039_36' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln1039_26 = zext i1 %xor_ln1039_36"   --->   Operation 917 'zext' 'zext_ln1039_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_38)   --->   "%tmp_38 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 898, i16 1090, i16 543, i16 1119, i2 %trunc_ln218"   --->   Operation 918 'mux' 'tmp_38' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 919 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_38 = icmp_slt  i16 %accu_V_21, i16 %tmp_38"   --->   Operation 919 'icmp' 'icmp_ln1039_38' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_104)   --->   "%xor_ln1039_37 = xor i1 %icmp_ln1039_38, i1 1"   --->   Operation 920 'xor' 'xor_ln1039_37' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_104)   --->   "%zext_ln1039_27 = zext i1 %xor_ln1039_37"   --->   Operation 921 'zext' 'zext_ln1039_27' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_39)   --->   "%tmp_39 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1215, i16 1418, i16 893, i16 1362, i2 %trunc_ln218"   --->   Operation 922 'mux' 'tmp_39' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 923 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_39 = icmp_slt  i16 %accu_V_21, i16 %tmp_39"   --->   Operation 923 'icmp' 'icmp_ln1039_39' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_104)   --->   "%xor_ln1039_38 = xor i1 %icmp_ln1039_39, i1 1"   --->   Operation 924 'xor' 'xor_ln1039_38' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_104)   --->   "%zext_ln1039_28 = zext i1 %xor_ln1039_38"   --->   Operation 925 'zext' 'zext_ln1039_28' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_40)   --->   "%tmp_40 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1532, i16 1746, i16 1243, i16 1606, i2 %trunc_ln218"   --->   Operation 926 'mux' 'tmp_40' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 927 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_40 = icmp_slt  i16 %accu_V_21, i16 %tmp_40"   --->   Operation 927 'icmp' 'icmp_ln1039_40' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_105)   --->   "%xor_ln1039_39 = xor i1 %icmp_ln1039_40, i1 1"   --->   Operation 928 'xor' 'xor_ln1039_39' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_105)   --->   "%zext_ln1039_29 = zext i1 %xor_ln1039_39"   --->   Operation 929 'zext' 'zext_ln1039_29' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_41)   --->   "%tmp_41 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1849, i16 2075, i16 1592, i16 1850, i2 %trunc_ln218"   --->   Operation 930 'mux' 'tmp_41' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 931 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_41 = icmp_slt  i16 %accu_V_21, i16 %tmp_41"   --->   Operation 931 'icmp' 'icmp_ln1039_41' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_105)   --->   "%xor_ln1039_40 = xor i1 %icmp_ln1039_41, i1 1"   --->   Operation 932 'xor' 'xor_ln1039_40' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_105)   --->   "%zext_ln840_20 = zext i1 %xor_ln1039_40"   --->   Operation 933 'zext' 'zext_ln840_20' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_102 = add i2 %zext_ln215_5, i2 %zext_ln1039_26"   --->   Operation 934 'add' 'add_ln840_102' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 935 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_103 = add i2 %add_ln840_102, i2 %zext_ln1039_25"   --->   Operation 935 'add' 'add_ln840_103' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln840_21 = zext i2 %add_ln840_103"   --->   Operation 936 'zext' 'zext_ln840_21' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 937 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_104 = add i2 %zext_ln1039_27, i2 %zext_ln1039_28"   --->   Operation 937 'add' 'add_ln840_104' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln840_22 = zext i2 %add_ln840_104"   --->   Operation 938 'zext' 'zext_ln840_22' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 939 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_105 = add i2 %zext_ln1039_29, i2 %zext_ln840_20"   --->   Operation 939 'add' 'add_ln840_105' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln840_23 = zext i2 %add_ln840_105"   --->   Operation 940 'zext' 'zext_ln840_23' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_106 = add i3 %zext_ln840_23, i3 %zext_ln840_22"   --->   Operation 941 'add' 'add_ln840_106' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 942 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_11 = add i3 %add_ln840_106, i3 %zext_ln840_21"   --->   Operation 942 'add' 'result_V_11' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_42)   --->   "%tmp_42 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 362, i16 65026, i16 413, i16 96, i2 %trunc_ln218"   --->   Operation 943 'mux' 'tmp_42' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 944 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_42 = icmp_slt  i16 %accu_V_22, i16 %tmp_42"   --->   Operation 944 'icmp' 'icmp_ln1039_42' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 945 [1/1] (0.97ns)   --->   "%result_V_12 = xor i1 %icmp_ln1039_42, i1 1"   --->   Operation 945 'xor' 'result_V_12' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i1 %result_V_12" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 946 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_43)   --->   "%tmp_43 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 580, i16 65456, i16 783, i16 426, i2 %trunc_ln218"   --->   Operation 947 'mux' 'tmp_43' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 948 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_43 = icmp_slt  i16 %accu_V_22, i16 %tmp_43"   --->   Operation 948 'icmp' 'icmp_ln1039_43' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 949 [1/1] (0.97ns)   --->   "%xor_ln1039_42 = xor i1 %icmp_ln1039_43, i1 1"   --->   Operation 949 'xor' 'xor_ln1039_42' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1039_30 = zext i1 %xor_ln1039_42"   --->   Operation 950 'zext' 'zext_ln1039_30' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_44)   --->   "%tmp_44 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 799, i16 349, i16 1153, i16 756, i2 %trunc_ln218"   --->   Operation 951 'mux' 'tmp_44' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 952 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_44 = icmp_slt  i16 %accu_V_22, i16 %tmp_44"   --->   Operation 952 'icmp' 'icmp_ln1039_44' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 953 [1/1] (0.97ns)   --->   "%xor_ln1039_43 = xor i1 %icmp_ln1039_44, i1 1"   --->   Operation 953 'xor' 'xor_ln1039_43' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln1039_31 = zext i1 %xor_ln1039_43"   --->   Operation 954 'zext' 'zext_ln1039_31' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_45)   --->   "%tmp_45 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1017, i16 779, i16 1523, i16 1086, i2 %trunc_ln218"   --->   Operation 955 'mux' 'tmp_45' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 956 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_45 = icmp_slt  i16 %accu_V_22, i16 %tmp_45"   --->   Operation 956 'icmp' 'icmp_ln1039_45' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%xor_ln1039_44 = xor i1 %icmp_ln1039_45, i1 1"   --->   Operation 957 'xor' 'xor_ln1039_44' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%zext_ln1039_32 = zext i1 %xor_ln1039_44"   --->   Operation 958 'zext' 'zext_ln1039_32' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_46)   --->   "%tmp_46 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1235, i16 1208, i16 1893, i16 1416, i2 %trunc_ln218"   --->   Operation 959 'mux' 'tmp_46' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 960 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_46 = icmp_slt  i16 %accu_V_22, i16 %tmp_46"   --->   Operation 960 'icmp' 'icmp_ln1039_46' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%xor_ln1039_45 = xor i1 %icmp_ln1039_46, i1 1"   --->   Operation 961 'xor' 'xor_ln1039_45' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_110)   --->   "%zext_ln1039_33 = zext i1 %xor_ln1039_45"   --->   Operation 962 'zext' 'zext_ln1039_33' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_47)   --->   "%tmp_47 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1454, i16 1638, i16 2263, i16 1746, i2 %trunc_ln218"   --->   Operation 963 'mux' 'tmp_47' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 964 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_47 = icmp_slt  i16 %accu_V_22, i16 %tmp_47"   --->   Operation 964 'icmp' 'icmp_ln1039_47' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_111)   --->   "%xor_ln1039_46 = xor i1 %icmp_ln1039_47, i1 1"   --->   Operation 965 'xor' 'xor_ln1039_46' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_111)   --->   "%zext_ln1039_34 = zext i1 %xor_ln1039_46"   --->   Operation 966 'zext' 'zext_ln1039_34' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_48)   --->   "%tmp_48 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1672, i16 2067, i16 2633, i16 2077, i2 %trunc_ln218"   --->   Operation 967 'mux' 'tmp_48' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 968 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_48 = icmp_slt  i16 %accu_V_22, i16 %tmp_48"   --->   Operation 968 'icmp' 'icmp_ln1039_48' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_111)   --->   "%xor_ln1039_47 = xor i1 %icmp_ln1039_48, i1 1"   --->   Operation 969 'xor' 'xor_ln1039_47' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_111)   --->   "%zext_ln840_24 = zext i1 %xor_ln1039_47"   --->   Operation 970 'zext' 'zext_ln840_24' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_108 = add i2 %zext_ln215_6, i2 %zext_ln1039_31"   --->   Operation 971 'add' 'add_ln840_108' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 972 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_109 = add i2 %add_ln840_108, i2 %zext_ln1039_30"   --->   Operation 972 'add' 'add_ln840_109' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln840_25 = zext i2 %add_ln840_109"   --->   Operation 973 'zext' 'zext_ln840_25' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 974 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_110 = add i2 %zext_ln1039_32, i2 %zext_ln1039_33"   --->   Operation 974 'add' 'add_ln840_110' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln840_26 = zext i2 %add_ln840_110"   --->   Operation 975 'zext' 'zext_ln840_26' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 976 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_111 = add i2 %zext_ln1039_34, i2 %zext_ln840_24"   --->   Operation 976 'add' 'add_ln840_111' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln840_27 = zext i2 %add_ln840_111"   --->   Operation 977 'zext' 'zext_ln840_27' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_112 = add i3 %zext_ln840_27, i3 %zext_ln840_26"   --->   Operation 978 'add' 'add_ln840_112' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 979 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_13 = add i3 %add_ln840_112, i3 %zext_ln840_25"   --->   Operation 979 'add' 'result_V_13' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_49)   --->   "%tmp_49 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 64476, i16 64842, i16 65089, i16 64552, i2 %trunc_ln218"   --->   Operation 980 'mux' 'tmp_49' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 981 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_49 = icmp_slt  i16 %accu_V_23, i16 %tmp_49"   --->   Operation 981 'icmp' 'icmp_ln1039_49' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 982 [1/1] (0.97ns)   --->   "%result_V_14 = xor i1 %icmp_ln1039_49, i1 1"   --->   Operation 982 'xor' 'result_V_14' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i1 %result_V_14" [/media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:215]   --->   Operation 983 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_50)   --->   "%tmp_50 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 64891, i16 65224, i16 65482, i16 64993, i2 %trunc_ln218"   --->   Operation 984 'mux' 'tmp_50' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 985 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_50 = icmp_slt  i16 %accu_V_23, i16 %tmp_50"   --->   Operation 985 'icmp' 'icmp_ln1039_50' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 986 [1/1] (0.97ns)   --->   "%xor_ln1039_49 = xor i1 %icmp_ln1039_50, i1 1"   --->   Operation 986 'xor' 'xor_ln1039_49' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln1039_35 = zext i1 %xor_ln1039_49"   --->   Operation 987 'zext' 'zext_ln1039_35' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_51)   --->   "%tmp_51 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 65306, i16 70, i16 340, i16 65433, i2 %trunc_ln218"   --->   Operation 988 'mux' 'tmp_51' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 989 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_51 = icmp_slt  i16 %accu_V_23, i16 %tmp_51"   --->   Operation 989 'icmp' 'icmp_ln1039_51' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 990 [1/1] (0.97ns)   --->   "%xor_ln1039_50 = xor i1 %icmp_ln1039_51, i1 1"   --->   Operation 990 'xor' 'xor_ln1039_50' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln1039_36 = zext i1 %xor_ln1039_50"   --->   Operation 991 'zext' 'zext_ln1039_36' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_52)   --->   "%tmp_52 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 185, i16 452, i16 733, i16 338, i2 %trunc_ln218"   --->   Operation 992 'mux' 'tmp_52' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 993 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_52 = icmp_slt  i16 %accu_V_23, i16 %tmp_52"   --->   Operation 993 'icmp' 'icmp_ln1039_52' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%xor_ln1039_51 = xor i1 %icmp_ln1039_52, i1 1"   --->   Operation 994 'xor' 'xor_ln1039_51' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%zext_ln1039_37 = zext i1 %xor_ln1039_51"   --->   Operation 995 'zext' 'zext_ln1039_37' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_53)   --->   "%tmp_53 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 601, i16 834, i16 1126, i16 778, i2 %trunc_ln218"   --->   Operation 996 'mux' 'tmp_53' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 997 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_53 = icmp_slt  i16 %accu_V_23, i16 %tmp_53"   --->   Operation 997 'icmp' 'icmp_ln1039_53' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%xor_ln1039_52 = xor i1 %icmp_ln1039_53, i1 1"   --->   Operation 998 'xor' 'xor_ln1039_52' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_116)   --->   "%zext_ln1039_38 = zext i1 %xor_ln1039_52"   --->   Operation 999 'zext' 'zext_ln1039_38' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_54)   --->   "%tmp_54 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1016, i16 1216, i16 1519, i16 1219, i2 %trunc_ln218"   --->   Operation 1000 'mux' 'tmp_54' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1001 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_54 = icmp_slt  i16 %accu_V_23, i16 %tmp_54"   --->   Operation 1001 'icmp' 'icmp_ln1039_54' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%xor_ln1039_53 = xor i1 %icmp_ln1039_54, i1 1"   --->   Operation 1002 'xor' 'xor_ln1039_53' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%zext_ln1039_39 = zext i1 %xor_ln1039_53"   --->   Operation 1003 'zext' 'zext_ln1039_39' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1039_55)   --->   "%tmp_55 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 1431, i16 1597, i16 1913, i16 1660, i2 %trunc_ln218"   --->   Operation 1004 'mux' 'tmp_55' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1005 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1039_55 = icmp_slt  i16 %accu_V_23, i16 %tmp_55"   --->   Operation 1005 'icmp' 'icmp_ln1039_55' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%xor_ln1039_54 = xor i1 %icmp_ln1039_55, i1 1"   --->   Operation 1006 'xor' 'xor_ln1039_54' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_117)   --->   "%zext_ln840_28 = zext i1 %xor_ln1039_54"   --->   Operation 1007 'zext' 'zext_ln840_28' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_114 = add i2 %zext_ln215_7, i2 %zext_ln1039_36"   --->   Operation 1008 'add' 'add_ln840_114' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1009 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln840_115 = add i2 %add_ln840_114, i2 %zext_ln1039_35"   --->   Operation 1009 'add' 'add_ln840_115' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln840_29 = zext i2 %add_ln840_115"   --->   Operation 1010 'zext' 'zext_ln840_29' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_116 = add i2 %zext_ln1039_37, i2 %zext_ln1039_38"   --->   Operation 1011 'add' 'add_ln840_116' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln840_30 = zext i2 %add_ln840_116"   --->   Operation 1012 'zext' 'zext_ln840_30' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1013 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln840_117 = add i2 %zext_ln1039_39, i2 %zext_ln840_28"   --->   Operation 1013 'add' 'add_ln840_117' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1014 [1/1] (0.00ns)   --->   "%zext_ln840_31 = zext i2 %add_ln840_117"   --->   Operation 1014 'zext' 'zext_ln840_31' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_118 = add i3 %zext_ln840_31, i3 %zext_ln840_30"   --->   Operation 1015 'add' 'add_ln840_118' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1016 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%result_V_15 = add i3 %add_ln840_118, i3 %zext_ln840_29"   --->   Operation 1016 'add' 'result_V_15' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 2.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i3.i3.i3.i3.i3.i3.i3, i3 %result_V_15, i3 %result_V_13, i3 %result_V_11, i3 %result_V_9, i3 %result_V_7, i3 %result_V_5, i3 %result_V_3, i3 %result_V_1"   --->   Operation 1017 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1018 [1/1] (0.00ns)   --->   "%write_ln298 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_V, i24 %p_Result_s" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:298]   --->   Operation 1018 'write' 'write_ln298' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 1019 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc90" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306]   --->   Operation 1019 'br' 'br_ln306' <Predicate = (!icmp_ln249 & icmp_ln290)> <Delay = 0.00>
ST_8 : Operation 1020 [1/1] (0.00ns)   --->   "%ret_ln308 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:308]   --->   Operation 1020 'ret' 'ret_ln308' <Predicate = (icmp_ln249)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.59ns
The critical path consists of the following:
	'alloca' operation ('nf') [30]  (0 ns)
	'load' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/activations.hpp:218) on local variable 'nf' [41]  (0 ns)
	'add' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [876]  (2.55 ns)
	'icmp' operation ('icmp_ln302', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [877]  (2.47 ns)
	'select' operation ('nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302) [878]  (0.698 ns)
	'store' operation ('store_ln306', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:306) of variable 'nf', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:302 on local variable 'nf' [879]  (1.59 ns)
	blocking operation 0.28 ns on control path)

 <State 2>: 1.05ns
The critical path consists of the following:
	'phi' operation ('inputBuf.V') with incoming values : ('tmp', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:261) ('inElem', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:255) [125]  (0 ns)
	'mul' operation of DSP[204] ('ret.V') [156]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[204] ('ret.V') [156]  (1.05 ns)

 <State 4>: 6.27ns
The critical path consists of the following:
	'mul' operation ('ret.V') [181]  (4.17 ns)
	'add' operation of DSP[199] ('add_ln840_1') [199]  (2.1 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[199] ('add_ln840_1') [199]  (2.1 ns)
	'add' operation of DSP[201] ('add_ln840_2') [201]  (2.1 ns)

 <State 6>: 3.78ns
The critical path consists of the following:
	'add' operation of DSP[208] ('add_ln840_6') [208]  (2.1 ns)
	'add' operation ('add_ln840_7') [210]  (1.68 ns)

 <State 7>: 6ns
The critical path consists of the following:
	'add' operation of DSP[555] ('add_ln840_63') [555]  (2.1 ns)
	'add' operation ('add_ln840_66') [560]  (0 ns)
	'add' operation ('accu.V') [569]  (3.9 ns)
	'store' operation ('store_ln249', /media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:249) of variable 'accu.V' on local variable 'accu.V' [883]  (0 ns)

 <State 8>: 8.17ns
The critical path consists of the following:
	'mux' operation ('tmp_1') [578]  (0 ns)
	'icmp' operation ('icmp_ln1039') [579]  (2.43 ns)
	'xor' operation ('result.V') [580]  (0.978 ns)
	'add' operation ('add_ln840_72') [606]  (0 ns)
	'add' operation ('add_ln840_73') [607]  (2.07 ns)
	'add' operation ('result.V') [614]  (2.69 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
