INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/1_Communication/UARTcoms/UARTcoms.srcs/sources_1/new/UARTreceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTreceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/1_Communication/UARTcoms/UARTcoms.srcs/sources_1/new/UARTtransmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTtransmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/phoenix8899/ECE/Spring2019/ECE3700/1_Communication/UARTcoms/UARTcoms.srcs/sim_1/new/UARTtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTtest
