============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 04 2022  09:41:12 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-194 ps) Late External Delay Assertion at pin address_pins__RC_CG_HIER_INST5/g6/B
          Group: CLK
     Startpoint: (R) address_pins__RC_CG_HIER_INST5/enl_reg/G
          Clock: (R) CLK
       Endpoint: (F) address_pins__RC_CG_HIER_INST5/g6/B
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1194                  
             Slack:=    -194                  

#--------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                     (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------
  address_pins__RC_CG_HIER_INST5/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                                        -       -     R     latch_d_arrival      -    -     -     -     912 
  address_pins__RC_CG_HIER_INST5/enl_reg/Q -       -     R     DLHQX1               1 16.8   181  1154    1154 
  address_pins__RC_CG_HIER_INST5/g8/Q      -       A->Q  F     INX2                 1  9.2    54    40    1194 
  address_pins__RC_CG_HIER_INST5/g6/B      (b)     -     F     OR2X1                -    -     -     0    1194 
#--------------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

