{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453981197990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453981197990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 03:39:57 2016 " "Processing started: Thu Jan 28 03:39:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453981197990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453981197990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453981197990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1453981198926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file inputhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputHandler " "Found entity 1: inputHandler" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981199019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limit_pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file limit_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 limit_pressure " "Found entity 1: limit_pressure" {  } { { "limit_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981199019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interlock.v 3 3 " "Found 3 design units, including 3 entities, in source file interlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 interlock " "Found entity 1: interlock" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199035 ""} { "Info" "ISGN_ENTITY_NAME" "2 interlock_testBench " "Found entity 2: interlock_testBench" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199035 ""} { "Info" "ISGN_ENTITY_NAME" "3 interlock_tester " "Found entity 3: interlock_tester" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981199035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file diff_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_pressure " "Found entity 1: diff_pressure" {  } { { "diff_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981199035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DFlipFlop.v(23) " "Verilog HDL information at DFlipFlop.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453981199050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981199050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981199066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981199066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453981200392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:time_flip " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:time_flip\"" {  } { { "DE1_SoC.v" "time_flip" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453981200392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interlock interlock:i_lock " "Elaborating entity \"interlock\" for hierarchy \"interlock:i_lock\"" {  } { { "DE1_SoC.v" "i_lock" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453981200392 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "arrive interlock.v(328) " "Verilog HDL Always Construct warning at interlock.v(328): variable \"arrive\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "depart interlock.v(332) " "Verilog HDL Always Construct warning at interlock.v(332): variable \"depart\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED interlock.v(313) " "Verilog HDL Always Construct warning at interlock.v(313): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] interlock.v(313) " "Inferred latch for \"LED\[0\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] interlock.v(313) " "Inferred latch for \"LED\[1\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] interlock.v(313) " "Inferred latch for \"LED\[2\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] interlock.v(313) " "Inferred latch for \"LED\[3\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] interlock.v(313) " "Inferred latch for \"LED\[4\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] interlock.v(313) " "Inferred latch for \"LED\[5\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] interlock.v(313) " "Inferred latch for \"LED\[6\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] interlock.v(313) " "Inferred latch for \"LED\[7\]\" at interlock.v(313)" {  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff_pressure interlock:i_lock\|diff_pressure:diff0 " "Elaborating entity \"diff_pressure\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\"" {  } { { "interlock.v" "diff0" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453981200408 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(13) " "Verilog HDL Always Construct warning at diff_pressure.v(13): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(17) " "Verilog HDL Always Construct warning at diff_pressure.v(17): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(18) " "Verilog HDL Always Construct warning at diff_pressure.v(18): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(23) " "Verilog HDL Always Construct warning at diff_pressure.v(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(24) " "Verilog HDL Always Construct warning at diff_pressure.v(24): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputHandler interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH " "Elaborating entity \"inputHandler\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\"" {  } { { "diff_pressure.v" "inputH" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453981200408 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(23) " "Verilog HDL Case Statement warning at inputHandler.v(23): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS inputHandler.v(22) " "Verilog HDL Always Construct warning at inputHandler.v(22): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453981200408 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(35) " "Verilog HDL Case Statement warning at inputHandler.v(35): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out inputHandler.v(34) " "Verilog HDL Always Construct warning at inputHandler.v(34): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out inputHandler.v(34) " "Inferred latch for \"out\" at inputHandler.v(34)" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] inputHandler.v(22) " "Inferred latch for \"NS\[0\]\" at inputHandler.v(22)" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] inputHandler.v(22) " "Inferred latch for \"NS\[1\]\" at inputHandler.v(22)" {  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limit_pressure interlock:i_lock\|limit_pressure:limit0 " "Elaborating entity \"limit_pressure\" for hierarchy \"interlock:i_lock\|limit_pressure:limit0\"" {  } { { "interlock.v" "limit0" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453981200423 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(13) " "Verilog HDL Always Construct warning at limit_pressure.v(13): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW limit_pressure.v(17) " "Verilog HDL Always Construct warning at limit_pressure.v(17): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(18) " "Verilog HDL Always Construct warning at limit_pressure.v(18): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW limit_pressure.v(23) " "Verilog HDL Always Construct warning at limit_pressure.v(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(24) " "Verilog HDL Always Construct warning at limit_pressure.v(24): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453981200423 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8784 " "Found entity 1: altsyncram_8784" {  } { { "db/altsyncram_8784.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/altsyncram_8784.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981202358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981202358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981202654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981202654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981202794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981202794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/cntr_t8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981203044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981203044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981203122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981203122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981203294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981203294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981203450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981203450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981203652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981203652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453981203746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453981203746 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981203871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[0\] " "Latch interlock:i_lock\|LED\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[1\] " "Latch interlock:i_lock\|LED\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[2\] " "Latch interlock:i_lock\|LED\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[3\] " "Latch interlock:i_lock\|LED\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip3\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip3\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[4\] " "Latch interlock:i_lock\|LED\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "interlock.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/interlock.v" 313 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|out " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[0\] " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[1\] " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453981205400 ""}  } { { "inputHandler.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453981205400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453981205431 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453981205431 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453981205431 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453981205431 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453981205431 "|DE1_SoC|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453981205431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981205571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453981205977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg " "Generated suppressed messages file C:/Users/Denny/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453981206133 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 73 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1453981206726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453981206772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981206772 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981207381 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981207381 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981207381 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981207381 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/Denny/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453981207381 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1453981207381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1014 " "Implemented 1014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453981207396 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453981207396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "922 " "Implemented 922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453981207396 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1453981207396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453981207396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453981207568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 03:40:07 2016 " "Processing ended: Thu Jan 28 03:40:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453981207568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453981207568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453981207568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453981207568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453981210891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453981210891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 03:40:10 2016 " "Processing started: Thu Jan 28 03:40:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453981210891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1453981210891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1453981210891 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1453981211125 ""}
{ "Info" "0" "" "Project  = interlockSystem" {  } {  } 0 0 "Project  = interlockSystem" 0 0 "Fitter" 0 0 1453981211125 ""}
{ "Info" "0" "" "Revision = interlockSystem" {  } {  } 0 0 "Revision = interlockSystem" 0 0 "Fitter" 0 0 1453981211125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1453981211468 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "interlockSystem 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"interlockSystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1453981211499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453981211562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453981211562 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1453981212638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1453981212669 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1453981212810 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1453981212841 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1453981221624 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 326 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 326 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1453981221889 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1453981221889 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453981222170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1453981222170 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453981222185 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453981222185 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1453981222185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1453981222185 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1453981222185 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1453981223901 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1453981223917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interlockSystem.sdc " "Synopsys Design Constraints File file not found: 'interlockSystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1453981223917 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DFlipFlop:time_flip\|q " "Node: DFlipFlop:time_flip\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register interlock:i_lock\|count\[0\] DFlipFlop:time_flip\|q " "Register interlock:i_lock\|count\[0\] is being clocked by DFlipFlop:time_flip\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|DFlipFlop:time_flip|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " "Node: interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] is being clocked by interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH|DFlipFlop:lsb|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " "Node: interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out is being clocked by interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0|inputHandler:inputL|DFlipFlop:lsb|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tBase\[13\] " "Node: tBase\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DFlipFlop:time_flip\|q tBase\[13\] " "Register DFlipFlop:time_flip\|q is being clocked by tBase\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|tBase[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tBase\[13\] CLOCK_50 " "Register tBase\[13\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch interlock:i_lock\|LED\[0\] SW\[0\] " "Latch interlock:i_lock\|LED\[0\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "interlock:i_lock\|DFlipFlop:flip0\|q " "Node: interlock:i_lock\|DFlipFlop:flip0\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch interlock:i_lock\|LED\[2\] interlock:i_lock\|DFlipFlop:flip0\|q " "Latch interlock:i_lock\|LED\[2\] is being clocked by interlock:i_lock\|DFlipFlop:flip0\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|interlock:i_lock|DFlipFlop:flip0|q"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "interlock:i_lock\|DFlipFlop:flip2\|q " "Node: interlock:i_lock\|DFlipFlop:flip2\|q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch interlock:i_lock\|LED\[3\] interlock:i_lock\|DFlipFlop:flip2\|q " "Latch interlock:i_lock\|LED\[3\] is being clocked by interlock:i_lock\|DFlipFlop:flip2\|q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1453981223917 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1453981223917 "|DE1_SoC|interlock:i_lock|DFlipFlop:flip2|q"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1453981223948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1453981223948 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1453981223948 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453981223948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453981223948 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1453981223948 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1453981223948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1453981224042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1453981224042 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1453981224042 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453981224276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1453981238550 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1453981239376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:04:15 " "Fitter placement preparation operations ending: elapsed time is 00:04:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453981494187 ""}
