{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575944392813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575944392814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 10:19:52 2019 " "Processing started: Tue Dec 10 10:19:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575944392814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575944392814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_w9825g6kh -c sdram_w9825g6kh " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_w9825g6kh -c sdram_w9825g6kh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575944392814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575944393207 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(971) " "Verilog HDL warning at sdr.v(971): extended using \"x\" or \"z\"" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575944393270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(974) " "Verilog HDL warning at sdr.v(974): extended using \"x\" or \"z\"" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575944393270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(187) " "Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575944393270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/testbench/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/my_sdram/testbench/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575944393272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575944393272 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "INIT_DONE sdram_w9825g6kh.v(75) " "Verilog HDL Declaration error at sdram_w9825g6kh.v(75): identifier \"INIT_DONE\" is already declared in the present scope" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 75 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1575944393276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_200US init_200us sdram_w9825g6kh.v(44) " "Verilog HDL Declaration information at sdram_w9825g6kh.v(44): object \"INIT_200US\" differs only in case from object \"init_200us\" in the same scope" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575944393276 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sdram_w9825g6kh sdram_w9825g6kh.v(2) " "Ignored design unit \"sdram_w9825g6kh\" at sdram_w9825g6kh.v(2) due to previous errors" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1575944393276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/rtl/sdram_w9825g6kh.v 0 0 " "Found 0 design units, including 0 entities, in source file /gitwork/fpfa_exc/my_sdram/rtl/sdram_w9825g6kh.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575944393277 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdram_init_tb.v(62) " "Verilog HDL Module Instantiation warning at sdram_init_tb.v(62): ignored dangling comma in List of Port Connections" {  } { { "../testbench/sdram_init_tb.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdram_init_tb.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575944393280 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdram_init_tb.v(76) " "Verilog HDL Module Instantiation warning at sdram_init_tb.v(76): ignored dangling comma in List of Port Connections" {  } { { "../testbench/sdram_init_tb.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdram_init_tb.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575944393280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/testbench/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/my_sdram/testbench/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "../testbench/sdram_init_tb.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdram_init_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575944393281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575944393281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitwork/FPFA_EXC/my_sdram/prj/output_files/sdram_w9825g6kh.map.smsg " "Generated suppressed messages file D:/gitwork/FPFA_EXC/my_sdram/prj/output_files/sdram_w9825g6kh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575944393305 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575944393366 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 10 10:19:53 2019 " "Processing ended: Tue Dec 10 10:19:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575944393366 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575944393366 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575944393366 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575944393366 ""}
