Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 14:19:47 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_119/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                 3057        0.007        0.000                      0                 3057        2.146        0.000                       0                  3058  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.421}        4.842           206.526         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.053        0.000                      0                 3057        0.007        0.000                      0                 3057        2.146        0.000                       0                  3058  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.842ns  (vclock rise@4.842ns - vclock rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.071ns (43.664%)  route 2.672ns (56.336%))
  Logic Levels:           16  (CARRY8=9 LUT2=2 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 6.548 - 4.842 ) 
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.195ns (routing 0.171ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.155ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3057, routed)        1.195     2.156    demux/CLK
    SLICE_X120Y504       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y504       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.235 r  demux/sel_reg[1]/Q
                         net (fo=129, routed)         0.221     2.456    demux/sel[1]
    SLICE_X120Y501       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     2.695 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, routed)          0.289     2.984    p_1_in[8]
    SLICE_X117Y498       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.070     3.054 r  sel[8]_i_219/O
                         net (fo=2, routed)           0.171     3.225    sel[8]_i_219_n_0
    SLICE_X117Y498       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.323 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.022     3.345    demux/S[1]
    SLICE_X117Y498       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.504 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.530    demux/sel_reg[8]_i_191_n_0
    SLICE_X117Y499       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.607 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.274     3.881    demux_n_10
    SLICE_X117Y504       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     3.953 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.292     4.245    demux/sel[8]_i_64[1]
    SLICE_X117Y502       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     4.431 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.242     4.673    demux_n_86
    SLICE_X118Y503       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.138     4.811 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.191     5.002    sel[8]_i_36_n_0
    SLICE_X118Y503       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     5.126 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.009     5.135    demux/sel[8]_i_28_0[1]
    SLICE_X118Y503       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.321 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.347    demux/sel_reg[8]_i_20_n_0
    SLICE_X118Y504       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.403 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.367     5.770    demux/O[0]
    SLICE_X119Y505       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.976 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.247     6.223    demux_n_106
    SLICE_X119Y502       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.262 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.277    demux/sel_reg[6]_0[6]
    SLICE_X119Y502       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.394 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.420    demux/sel_reg[8]_i_4_n_0
    SLICE_X119Y503       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.496 r  demux/sel_reg[8]_i_3/O[1]
                         net (fo=9, routed)           0.206     6.702    demux/sel_reg[8]_i_3_n_14
    SLICE_X120Y505       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.149     6.851 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.048     6.899    demux/sel20_in[3]
    SLICE_X120Y505       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.842     4.842 r  
    AR14                                              0.000     4.842 r  clk (IN)
                         net (fo=0)                   0.000     4.842    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.201 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.201    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.201 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.488    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.512 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3057, routed)        1.036     6.548    demux/CLK
    SLICE_X120Y505       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.414     6.963    
                         clock uncertainty           -0.035     6.927    
    SLICE_X120Y505       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.952    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[35].z_reg[35][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Destination:            genblk1[35].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.083ns (routing 0.155ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.171ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3057, routed)        1.083     1.753    demux/CLK
    SLICE_X124Y492       FDRE                                         r  demux/genblk1[35].z_reg[35][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y492       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.811 r  demux/genblk1[35].z_reg[35][2]/Q
                         net (fo=1, routed)           0.066     1.877    genblk1[35].reg_in/D[2]
    SLICE_X124Y491       FDRE                                         r  genblk1[35].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3057, routed)        1.263     2.224    genblk1[35].reg_in/CLK
    SLICE_X124Y491       FDRE                                         r  genblk1[35].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.416     1.808    
    SLICE_X124Y491       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.870    genblk1[35].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.421 }
Period(ns):         4.842
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.842       3.552      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.421       2.146      SLICE_X130Y446  demux/genblk1[299].z_reg[299][4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.421       2.146      SLICE_X128Y445  demux/genblk1[299].z_reg[299][6]/C



