module counter_RX (
  
  input CLK,
  input RST,
  input enable,
  output bit_cnt,
  output edge_cnt
  
   );





endmodule