
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1650B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500100 heartbeat IPC: 3.99984 cumulative IPC: 3.99984 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500100 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 12137577 heartbeat IPC: 1.03762 cumulative IPC: 1.03762 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 21774170 heartbeat IPC: 1.03771 cumulative IPC: 1.03766 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 31416543 heartbeat IPC: 1.03709 cumulative IPC: 1.03747 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 47226549 heartbeat IPC: 0.632511 cumulative IPC: 0.894325 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 59220017 heartbeat IPC: 0.833787 cumulative IPC: 0.881525 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 74993803 heartbeat IPC: 0.633963 cumulative IPC: 0.827658 (Simulation time: 0 hr 8 min 55 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 90756472 heartbeat IPC: 0.63441 cumulative IPC: 0.793144 (Simulation time: 0 hr 10 min 33 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 106630876 heartbeat IPC: 0.629945 cumulative IPC: 0.768265 (Simulation time: 0 hr 12 min 12 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 126843718 heartbeat IPC: 0.494735 cumulative IPC: 0.723801 (Simulation time: 0 hr 14 min 19 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 145671380 heartbeat IPC: 0.531133 cumulative IPC: 0.698464 (Simulation time: 0 hr 16 min 15 sec) 
Finished CPU 0 instructions: 100000003 cycles: 143171280 cumulative IPC: 0.698464 (Simulation time: 0 hr 16 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.698464 instructions: 100000003 cycles: 143171280
cpu0_DTLB TOTAL     ACCESS:   16092383  HIT:   16061579  MISS:      30804
cpu0_DTLB LOAD      ACCESS:   14676883  HIT:   14652824  MISS:      24059
cpu0_DTLB RFO       ACCESS:    1415500  HIT:    1408755  MISS:       6745
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 144.846 cycles
cpu0_ITLB TOTAL     ACCESS:    6814501  HIT:    6814474  MISS:         27
cpu0_ITLB LOAD      ACCESS:    6814501  HIT:    6814474  MISS:         27
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 224.556 cycles
cpu0_L1I TOTAL     ACCESS:    1672357  HIT:    1671813  MISS:        544
cpu0_L1I LOAD      ACCESS:    1672357  HIT:    1671813  MISS:        544
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 343.853 cycles
cpu0_STLB TOTAL     ACCESS:      30831  HIT:      16601  MISS:      14230
cpu0_STLB LOAD      ACCESS:      24086  HIT:      13046  MISS:      11040
cpu0_STLB RFO       ACCESS:       6745  HIT:       3555  MISS:       3190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.478 cycles
cpu0_L1D TOTAL     ACCESS:   14604610  HIT:   13572452  MISS:    1032158
cpu0_L1D LOAD      ACCESS:   12315410  HIT:   11497940  MISS:     817470
cpu0_L1D RFO       ACCESS:    2276331  HIT:    2062217  MISS:     214114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      12869  HIT:      12295  MISS:        574
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 228.902 cycles
cpu0_L2C TOTAL     ACCESS:    1279003  HIT:     490163  MISS:     788840
cpu0_L2C LOAD      ACCESS:     818006  HIT:     229601  MISS:     588405
cpu0_L2C RFO       ACCESS:     214112  HIT:      13803  MISS:     200309
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     246311  HIT:     246229  MISS:         82
cpu0_L2C TRANSLATION ACCESS:        574  HIT:        530  MISS:         44
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 285.336 cycles
LLC TOTAL     ACCESS:    1004450  HIT:      97492  MISS:     906958
LLC LOAD      ACCESS:     588404  HIT:      34639  MISS:     553765
LLC RFO       ACCESS:     200309  HIT:         70  MISS:     200239
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     215693  HIT:      62755  MISS:     152938
LLC TRANSLATION ACCESS:         44  HIT:         28  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 229.912 cycles
Insertion Distribution: 
	LOAD 7177 0 0 0 0 0 79989 477365 
	RFO 0 0 0 0 0 0 45121 159294 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 152938 
	 1 0 0 0 0 0 29 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      26915  ROW_BUFFER_MISS:     727089
 DBUS AVG_CONGESTED_CYCLE:    3.92442
 WQ ROW_BUFFER_HIT:      38392  ROW_BUFFER_MISS:     163118  FULL:        165


CPU 0 Branch Prediction Accuracy: 83.2596% MPKI: 18.9931 Average ROB Occupancy at Mispredict: 253.447
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0005
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.9921
BRANCH_DIRECT_CALL: 0.00023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00022

