/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_rfm_sysclk.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:27a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:54:38 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_rfm_sysclk.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:27a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_RFM_SYSCLK_H__
#define BCHP_RFM_SYSCLK_H__

/***************************************************************************
 *RFM_SYSCLK - RFM Registers on Sys Clk Domain
 ***************************************************************************/
#define BCHP_RFM_SYSCLK_CLKCTL                   0x00280000 /* RF Modulator clock control */
#define BCHP_RFM_SYSCLK_RESET                    0x00280004 /* RF modulator soft reset */
#define BCHP_RFM_SYSCLK_NCOINVID                 0x00280008 /* Audio Input VID - NCO control word */
#define BCHP_RFM_SYSCLK_VIDCNTL                  0x0028000c /* Audio BTSC VID - Delayed start control */
#define BCHP_RFM_SYSCLK_VIDPHASE                 0x00280010 /* Audio BTSC VID - Initial values of NCOs */
#define BCHP_RFM_SYSCLK_NCOINT                   0x00280014 /* Audio BTSC VID - Integer numerator for internal NCO */
#define BCHP_RFM_SYSCLK_NCOREM                   0x00280018 /* Audio BTSC VID - Remainder for internal NCO */
#define BCHP_RFM_SYSCLK_NCODEN                   0x0028001c /* Audio BTSC VID - Denominator for internal NCO */
#define BCHP_RFM_SYSCLK_DACCTL                   0x00280020 /* RF modulator DAC control */
#define BCHP_RFM_SYSCLK_AMFREQ                   0x00280024 /* Frequency control word for the RF carrier DDFS */
#define BCHP_RFM_SYSCLK_MODBYP                   0x00280028 /* Bypass control for the sub-blocks in the amplitude modulator portion of the RF Modulator */
#define BCHP_RFM_SYSCLK_MODTST                   0x0028002c /* Testability control for the amplitude modulator */
#define BCHP_RFM_SYSCLK_TPRATE                   0x00280030 /* Control for the testport output decimation ratio of amplitude modulator */
#define BCHP_RFM_SYSCLK_OUTSCL                   0x00280034 /* Control for the scaler at the output of the RF Modulator block */
#define BCHP_RFM_SYSCLK_LINEFCW                  0x00280038 /* Line sync frequency control word for artificial line sync */
#define BCHP_RFM_SYSCLK_VCLK1                    0x0028003c /* Video input FIFO freezing control */
#define BCHP_RFM_SYSCLK_BISTCNTL                 0x00280060 /* RF modulator logic BIST control */
#define BCHP_RFM_SYSCLK_BISTSTAT                 0x00280064 /* Read-only RF modulator logic BIST test status */
#define BCHP_RFM_SYSCLK_AUCRC1                   0x00280068 /* Read-only RF modulator audio channel 1 pre-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC2                   0x0028006c /* Read-only RF modulator audio channel 2 pre-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC3                   0x00280070 /* Read-only RF modulator audio channel 1 post-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC4                   0x00280074 /* Read-only RF modulator audio channel 2 post-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC5                   0x00280078 /* Read-only RF modulator audio L+R channel output Cauer filter CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC6                   0x0028007c /* Read-only RF modulator audio L-R channel output Cauer filter CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC7                   0x00280080 /* Read-only RF modulator audio spectral gain logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_AUCRC8                   0x00280084 /* Read-only RF modulator audio wide-band gain logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_VICRC1                   0x00280088 /* Read-only RF modulator video pre-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_VICRC2                   0x0028008c /* Read-only RF modulator video post-FIFO data CRC signature */
#define BCHP_RFM_SYSCLK_AVCRC                    0x00280090 /* Read-only RF modulator audio/video logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_AMCRC                    0x00280094 /* Read-only RF modulator amplitude modulator logic BIST CRC signature */
#define BCHP_RFM_SYSCLK_TPCRC1                   0x00280098 /* Read-only RF modulator audio 27MHz testport output CRC signature */
#define BCHP_RFM_SYSCLK_TPCRC2                   0x0028009c /* Read-only RF modulator video 27MHz testport output CRC signature */
#define BCHP_RFM_SYSCLK_STATUS                   0x002800a4 /* Read-only RFM status register for interrupt conditions */
#define BCHP_RFM_SYSCLK_MISC                     0x002800ac /* Miscellaneous register */
#define BCHP_RFM_SYSCLK_REVID                    0x002800b0 /* Read-only RF Modulator REVID register */
#define BCHP_RFM_SYSCLK_TSTCNTL                  0x002800b4 /* General control for the RF Modulator testport IOs */
#define BCHP_RFM_SYSCLK_TPOUT                    0x002800b8 /* TP_OUT bus value */
#define BCHP_RFM_SYSCLK_PLL_DIV1                 0x002800bc /* Phase Lock Loop Divider Control Register 1 */
#define BCHP_RFM_SYSCLK_PLL_DIV2                 0x002800c0 /* Phase Lock Loop Divider Control Register 2 */
#define BCHP_RFM_SYSCLK_PLL_MISC1                0x002800d0 /* Phase Lock Loop Misc Control Register 1 */
#define BCHP_RFM_SYSCLK_PLL_MISC2                0x002800d4 /* Phase Lock Loop Misc Control Register 2 */
#define BCHP_RFM_SYSCLK_PLL_MISC3                0x002800d8 /* Phase Lock Loop Misc Control Register 3 */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL         0x002800dc /* RFM Phase Interpolator Control Register */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2        0x002800e0 /* RFM Phase Interpolator Control Register 2 */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL          0x002800e4 /* RFMPHY Logic BIST Control Register */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS            0x002800e8 /* Read-only RFMPHY CRC Register */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL          0x002800ec /* RFMPHY Bias Control Register */
#define BCHP_RFM_SYSCLK_RFMPHY_DAC2_CRC          0x002800f0 /* Read-only RFMPHY CRC Register for Second DAC */
#define BCHP_RFM_SYSCLK_RESERVED1                0x002800f4 /* Reserved register */

/***************************************************************************
 *CLKCTL - RF Modulator clock control
 ***************************************************************************/
/* RFM_SYSCLK :: CLKCTL :: reserved0 [31:30] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved0_MASK                      0xc0000000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved0_SHIFT                     30

/* RFM_SYSCLK :: CLKCTL :: CKBYP [29:29] */
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_MASK                          0x20000000
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_SHIFT                         29

/* RFM_SYSCLK :: CLKCTL :: CKBYP_EN [28:28] */
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_EN_MASK                       0x10000000
#define BCHP_RFM_SYSCLK_CLKCTL_CKBYP_EN_SHIFT                      28

/* RFM_SYSCLK :: CLKCTL :: reserved1 [27:26] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved1_MASK                      0x0c000000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved1_SHIFT                     26

/* RFM_SYSCLK :: CLKCTL :: PLL_TSTDIV [25:24] */
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_TSTDIV_MASK                     0x03000000
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_TSTDIV_SHIFT                    24

/* RFM_SYSCLK :: CLKCTL :: PLL_MN_OVERRIDE [23:23] */
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MN_OVERRIDE_MASK                0x00800000
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MN_OVERRIDE_SHIFT               23

/* RFM_SYSCLK :: CLKCTL :: reserved2 [22:18] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved2_MASK                      0x007c0000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved2_SHIFT                     18

/* RFM_SYSCLK :: CLKCTL :: RFMCLK_OFF [17:17] */
#define BCHP_RFM_SYSCLK_CLKCTL_RFMCLK_OFF_MASK                     0x00020000
#define BCHP_RFM_SYSCLK_CLKCTL_RFMCLK_OFF_SHIFT                    17

/* RFM_SYSCLK :: CLKCTL :: CLK_OFF [16:16] */
#define BCHP_RFM_SYSCLK_CLKCTL_CLK_OFF_MASK                        0x00010000
#define BCHP_RFM_SYSCLK_CLKCTL_CLK_OFF_SHIFT                       16

/* RFM_SYSCLK :: CLKCTL :: reserved3 [15:12] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved3_MASK                      0x0000f000
#define BCHP_RFM_SYSCLK_CLKCTL_reserved3_SHIFT                     12

/* RFM_SYSCLK :: CLKCTL :: VREG_OFF [11:11] */
#define BCHP_RFM_SYSCLK_CLKCTL_VREG_OFF_MASK                       0x00000800
#define BCHP_RFM_SYSCLK_CLKCTL_VREG_OFF_SHIFT                      11

/* RFM_SYSCLK :: CLKCTL :: BGCORE_OFF [10:10] */
#define BCHP_RFM_SYSCLK_CLKCTL_BGCORE_OFF_MASK                     0x00000400
#define BCHP_RFM_SYSCLK_CLKCTL_BGCORE_OFF_SHIFT                    10

/* RFM_SYSCLK :: CLKCTL :: reserved_for_eco4 [09:08] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved_for_eco4_MASK              0x00000300
#define BCHP_RFM_SYSCLK_CLKCTL_reserved_for_eco4_SHIFT             8

/* RFM_SYSCLK :: CLKCTL :: reserved5 [07:07] */
#define BCHP_RFM_SYSCLK_CLKCTL_reserved5_MASK                      0x00000080
#define BCHP_RFM_SYSCLK_CLKCTL_reserved5_SHIFT                     7

/* RFM_SYSCLK :: CLKCTL :: BYP_PLL [06:06] */
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_PLL_MASK                        0x00000040
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_PLL_SHIFT                       6

/* RFM_SYSCLK :: CLKCTL :: BYP_SEL [05:05] */
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_SEL_MASK                        0x00000020
#define BCHP_RFM_SYSCLK_CLKCTL_BYP_SEL_SHIFT                       5

/* RFM_SYSCLK :: CLKCTL :: PLL_MULT [04:00] */
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MULT_MASK                       0x0000001f
#define BCHP_RFM_SYSCLK_CLKCTL_PLL_MULT_SHIFT                      0

/***************************************************************************
 *RESET - RF modulator soft reset
 ***************************************************************************/
/* RFM_SYSCLK :: RESET :: reserved0 [31:08] */
#define BCHP_RFM_SYSCLK_RESET_reserved0_MASK                       0xffffff00
#define BCHP_RFM_SYSCLK_RESET_reserved0_SHIFT                      8

/* RFM_SYSCLK :: RESET :: NICAM_SFT_RST [07:07] */
#define BCHP_RFM_SYSCLK_RESET_NICAM_SFT_RST_MASK                   0x00000080
#define BCHP_RFM_SYSCLK_RESET_NICAM_SFT_RST_SHIFT                  7

/* RFM_SYSCLK :: RESET :: reserved1 [06:06] */
#define BCHP_RFM_SYSCLK_RESET_reserved1_MASK                       0x00000040
#define BCHP_RFM_SYSCLK_RESET_reserved1_SHIFT                      6

/* RFM_SYSCLK :: RESET :: VFIFO_SFT_RST [05:05] */
#define BCHP_RFM_SYSCLK_RESET_VFIFO_SFT_RST_MASK                   0x00000020
#define BCHP_RFM_SYSCLK_RESET_VFIFO_SFT_RST_SHIFT                  5

/* RFM_SYSCLK :: RESET :: AFIFO_SFT_RST [04:04] */
#define BCHP_RFM_SYSCLK_RESET_AFIFO_SFT_RST_MASK                   0x00000010
#define BCHP_RFM_SYSCLK_RESET_AFIFO_SFT_RST_SHIFT                  4

/* RFM_SYSCLK :: RESET :: CLKGEN_SFT_RST [03:03] */
#define BCHP_RFM_SYSCLK_RESET_CLKGEN_SFT_RST_MASK                  0x00000008
#define BCHP_RFM_SYSCLK_RESET_CLKGEN_SFT_RST_SHIFT                 3

/* RFM_SYSCLK :: RESET :: AM_SFT_RST [02:02] */
#define BCHP_RFM_SYSCLK_RESET_AM_SFT_RST_MASK                      0x00000004
#define BCHP_RFM_SYSCLK_RESET_AM_SFT_RST_SHIFT                     2

/* RFM_SYSCLK :: RESET :: VIDEO_SFT_RST [01:01] */
#define BCHP_RFM_SYSCLK_RESET_VIDEO_SFT_RST_MASK                   0x00000002
#define BCHP_RFM_SYSCLK_RESET_VIDEO_SFT_RST_SHIFT                  1

/* RFM_SYSCLK :: RESET :: AUDIO_SFT_RST [00:00] */
#define BCHP_RFM_SYSCLK_RESET_AUDIO_SFT_RST_MASK                   0x00000001
#define BCHP_RFM_SYSCLK_RESET_AUDIO_SFT_RST_SHIFT                  0

/***************************************************************************
 *NCOINVID - Audio Input VID - NCO control word
 ***************************************************************************/
/* RFM_SYSCLK :: NCOINVID :: NCOFRAC [31:16] */
#define BCHP_RFM_SYSCLK_NCOINVID_NCOFRAC_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCOINVID_NCOFRAC_SHIFT                     16

/* RFM_SYSCLK :: NCOINVID :: reserved0 [15:08] */
#define BCHP_RFM_SYSCLK_NCOINVID_reserved0_MASK                    0x0000ff00
#define BCHP_RFM_SYSCLK_NCOINVID_reserved0_SHIFT                   8

/* RFM_SYSCLK :: NCOINVID :: NCOINT [07:00] */
#define BCHP_RFM_SYSCLK_NCOINVID_NCOINT_MASK                       0x000000ff
#define BCHP_RFM_SYSCLK_NCOINVID_NCOINT_SHIFT                      0

/***************************************************************************
 *VIDCNTL - Audio BTSC VID - Delayed start control
 ***************************************************************************/
/* RFM_SYSCLK :: VIDCNTL :: ONESHOT_MODE [31:31] */
#define BCHP_RFM_SYSCLK_VIDCNTL_ONESHOT_MODE_MASK                  0x80000000
#define BCHP_RFM_SYSCLK_VIDCNTL_ONESHOT_MODE_SHIFT                 31

/* RFM_SYSCLK :: VIDCNTL :: reserved0 [30:17] */
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved0_MASK                     0x7ffe0000
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved0_SHIFT                    17

/* RFM_SYSCLK :: VIDCNTL :: NCO_ALWAYSON [16:16] */
#define BCHP_RFM_SYSCLK_VIDCNTL_NCO_ALWAYSON_MASK                  0x00010000
#define BCHP_RFM_SYSCLK_VIDCNTL_NCO_ALWAYSON_SHIFT                 16

/* RFM_SYSCLK :: VIDCNTL :: reserved1 [15:08] */
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved1_MASK                     0x0000ff00
#define BCHP_RFM_SYSCLK_VIDCNTL_reserved1_SHIFT                    8

/* RFM_SYSCLK :: VIDCNTL :: INIT_DLY [07:00] */
#define BCHP_RFM_SYSCLK_VIDCNTL_INIT_DLY_MASK                      0x000000ff
#define BCHP_RFM_SYSCLK_VIDCNTL_INIT_DLY_SHIFT                     0

/***************************************************************************
 *VIDPHASE - Audio BTSC VID - Initial values of NCOs
 ***************************************************************************/
/* RFM_SYSCLK :: VIDPHASE :: PHASE_FRAC [31:16] */
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_FRAC_MASK                   0xffff0000
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_FRAC_SHIFT                  16

/* RFM_SYSCLK :: VIDPHASE :: PHASE_INT [15:00] */
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_INT_MASK                    0x0000ffff
#define BCHP_RFM_SYSCLK_VIDPHASE_PHASE_INT_SHIFT                   0

/***************************************************************************
 *NCOINT - Audio BTSC VID - Integer numerator for internal NCO
 ***************************************************************************/
/* RFM_SYSCLK :: NCOINT :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_NCOINT_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCOINT_reserved0_SHIFT                     16

/* RFM_SYSCLK :: NCOINT :: NCOINT [15:00] */
#define BCHP_RFM_SYSCLK_NCOINT_NCOINT_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_NCOINT_NCOINT_SHIFT                        0

/***************************************************************************
 *NCOREM - Audio BTSC VID - Remainder for internal NCO
 ***************************************************************************/
/* RFM_SYSCLK :: NCOREM :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_NCOREM_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCOREM_reserved0_SHIFT                     16

/* RFM_SYSCLK :: NCOREM :: NCOREM [15:00] */
#define BCHP_RFM_SYSCLK_NCOREM_NCOREM_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_NCOREM_NCOREM_SHIFT                        0

/***************************************************************************
 *NCODEN - Audio BTSC VID - Denominator for internal NCO
 ***************************************************************************/
/* RFM_SYSCLK :: NCODEN :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_NCODEN_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_NCODEN_reserved0_SHIFT                     16

/* RFM_SYSCLK :: NCODEN :: NCODEN [15:00] */
#define BCHP_RFM_SYSCLK_NCODEN_NCODEN_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_NCODEN_NCODEN_SHIFT                        0

/***************************************************************************
 *DACCTL - RF modulator DAC control
 ***************************************************************************/
/* RFM_SYSCLK :: DACCTL :: reserved0 [31:30] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved0_MASK                      0xc0000000
#define BCHP_RFM_SYSCLK_DACCTL_reserved0_SHIFT                     30

/* RFM_SYSCLK :: DACCTL :: DAC_LEVEL [29:24] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_LEVEL_MASK                      0x3f000000
#define BCHP_RFM_SYSCLK_DACCTL_DAC_LEVEL_SHIFT                     24

/* RFM_SYSCLK :: DACCTL :: DAC_VCSC [23:20] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_VCSC_MASK                       0x00f00000
#define BCHP_RFM_SYSCLK_DACCTL_DAC_VCSC_SHIFT                      20

/* RFM_SYSCLK :: DACCTL :: reserved1 [19:19] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved1_MASK                      0x00080000
#define BCHP_RFM_SYSCLK_DACCTL_reserved1_SHIFT                     19

/* RFM_SYSCLK :: DACCTL :: BIAS50U_OFF [18:18] */
#define BCHP_RFM_SYSCLK_DACCTL_BIAS50U_OFF_MASK                    0x00040000
#define BCHP_RFM_SYSCLK_DACCTL_BIAS50U_OFF_SHIFT                   18

/* RFM_SYSCLK :: DACCTL :: BIASLOG_OFF [17:17] */
#define BCHP_RFM_SYSCLK_DACCTL_BIASLOG_OFF_MASK                    0x00020000
#define BCHP_RFM_SYSCLK_DACCTL_BIASLOG_OFF_SHIFT                   17

/* RFM_SYSCLK :: DACCTL :: DAC_PWRDN [16:16] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_MASK                      0x00010000
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_SHIFT                     16

/* RFM_SYSCLK :: DACCTL :: CLK_INV [15:15] */
#define BCHP_RFM_SYSCLK_DACCTL_CLK_INV_MASK                        0x00008000
#define BCHP_RFM_SYSCLK_DACCTL_CLK_INV_SHIFT                       15

/* RFM_SYSCLK :: DACCTL :: reserved2 [14:14] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved2_MASK                      0x00004000
#define BCHP_RFM_SYSCLK_DACCTL_reserved2_SHIFT                     14

/* RFM_SYSCLK :: DACCTL :: DAC_SEL [13:12] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_SEL_MASK                        0x00003000
#define BCHP_RFM_SYSCLK_DACCTL_DAC_SEL_SHIFT                       12

/* RFM_SYSCLK :: DACCTL :: reserved3 [11:10] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved3_MASK                      0x00000c00
#define BCHP_RFM_SYSCLK_DACCTL_reserved3_SHIFT                     10

/* RFM_SYSCLK :: DACCTL :: DAC_VCSC_2 [09:06] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_VCSC_2_MASK                     0x000003c0
#define BCHP_RFM_SYSCLK_DACCTL_DAC_VCSC_2_SHIFT                    6

/* RFM_SYSCLK :: DACCTL :: DAC_PWRDN_2 [05:05] */
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_2_MASK                    0x00000020
#define BCHP_RFM_SYSCLK_DACCTL_DAC_PWRDN_2_SHIFT                   5

/* RFM_SYSCLK :: DACCTL :: CLK_INV_2 [04:04] */
#define BCHP_RFM_SYSCLK_DACCTL_CLK_INV_2_MASK                      0x00000010
#define BCHP_RFM_SYSCLK_DACCTL_CLK_INV_2_SHIFT                     4

/* RFM_SYSCLK :: DACCTL :: TC_OBB_2 [03:03] */
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_2_MASK                       0x00000008
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_2_SHIFT                      3

/* RFM_SYSCLK :: DACCTL :: reserved4 [02:01] */
#define BCHP_RFM_SYSCLK_DACCTL_reserved4_MASK                      0x00000006
#define BCHP_RFM_SYSCLK_DACCTL_reserved4_SHIFT                     1

/* RFM_SYSCLK :: DACCTL :: TC_OBB [00:00] */
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_MASK                         0x00000001
#define BCHP_RFM_SYSCLK_DACCTL_TC_OBB_SHIFT                        0

/***************************************************************************
 *AMFREQ - Frequency control word for the RF carrier DDFS
 ***************************************************************************/
/* RFM_SYSCLK :: AMFREQ :: DDFSCNTL [31:00] */
#define BCHP_RFM_SYSCLK_AMFREQ_DDFSCNTL_MASK                       0xffffffff
#define BCHP_RFM_SYSCLK_AMFREQ_DDFSCNTL_SHIFT                      0

/***************************************************************************
 *MODBYP - Bypass control for the sub-blocks in the amplitude modulator portion of the RF Modulator
 ***************************************************************************/
/* RFM_SYSCLK :: MODBYP :: reserved0 [31:05] */
#define BCHP_RFM_SYSCLK_MODBYP_reserved0_MASK                      0xffffffe0
#define BCHP_RFM_SYSCLK_MODBYP_reserved0_SHIFT                     5

/* RFM_SYSCLK :: MODBYP :: BYP_FILT [04:04] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_FILT_MASK                       0x00000010
#define BCHP_RFM_SYSCLK_MODBYP_BYP_FILT_SHIFT                      4

/* RFM_SYSCLK :: MODBYP :: SEL_MIX [03:03] */
#define BCHP_RFM_SYSCLK_MODBYP_SEL_MIX_MASK                        0x00000008
#define BCHP_RFM_SYSCLK_MODBYP_SEL_MIX_SHIFT                       3

/* RFM_SYSCLK :: MODBYP :: BYP_VID [02:02] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_VID_MASK                        0x00000004
#define BCHP_RFM_SYSCLK_MODBYP_BYP_VID_SHIFT                       2

/* RFM_SYSCLK :: MODBYP :: BYP_MIX [01:01] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_MIX_MASK                        0x00000002
#define BCHP_RFM_SYSCLK_MODBYP_BYP_MIX_SHIFT                       1

/* RFM_SYSCLK :: MODBYP :: BYP_SINC [00:00] */
#define BCHP_RFM_SYSCLK_MODBYP_BYP_SINC_MASK                       0x00000001
#define BCHP_RFM_SYSCLK_MODBYP_BYP_SINC_SHIFT                      0

/***************************************************************************
 *MODTST - Testability control for the amplitude modulator
 ***************************************************************************/
/* RFM_SYSCLK :: MODTST :: reserved0 [31:03] */
#define BCHP_RFM_SYSCLK_MODTST_reserved0_MASK                      0xfffffff8
#define BCHP_RFM_SYSCLK_MODTST_reserved0_SHIFT                     3

/* RFM_SYSCLK :: MODTST :: CRC_SRC [02:00] */
#define BCHP_RFM_SYSCLK_MODTST_CRC_SRC_MASK                        0x00000007
#define BCHP_RFM_SYSCLK_MODTST_CRC_SRC_SHIFT                       0

/***************************************************************************
 *TPRATE - Control for the testport output decimation ratio of amplitude modulator
 ***************************************************************************/
/* RFM_SYSCLK :: TPRATE :: reserved0 [31:03] */
#define BCHP_RFM_SYSCLK_TPRATE_reserved0_MASK                      0xfffffff8
#define BCHP_RFM_SYSCLK_TPRATE_reserved0_SHIFT                     3

/* RFM_SYSCLK :: TPRATE :: TP_RATE [02:00] */
#define BCHP_RFM_SYSCLK_TPRATE_TP_RATE_MASK                        0x00000007
#define BCHP_RFM_SYSCLK_TPRATE_TP_RATE_SHIFT                       0

/***************************************************************************
 *OUTSCL - Control for the scaler at the output of the RF Modulator block
 ***************************************************************************/
/* RFM_SYSCLK :: OUTSCL :: reserved0 [31:08] */
#define BCHP_RFM_SYSCLK_OUTSCL_reserved0_MASK                      0xffffff00
#define BCHP_RFM_SYSCLK_OUTSCL_reserved0_SHIFT                     8

/* RFM_SYSCLK :: OUTSCL :: SCLOUT [07:00] */
#define BCHP_RFM_SYSCLK_OUTSCL_SCLOUT_MASK                         0x000000ff
#define BCHP_RFM_SYSCLK_OUTSCL_SCLOUT_SHIFT                        0

/***************************************************************************
 *LINEFCW - Line sync frequency control word for artificial line sync
 ***************************************************************************/
/* RFM_SYSCLK :: LINEFCW :: reserved0 [31:24] */
#define BCHP_RFM_SYSCLK_LINEFCW_reserved0_MASK                     0xff000000
#define BCHP_RFM_SYSCLK_LINEFCW_reserved0_SHIFT                    24

/* RFM_SYSCLK :: LINEFCW :: LINEFCW [23:00] */
#define BCHP_RFM_SYSCLK_LINEFCW_LINEFCW_MASK                       0x00ffffff
#define BCHP_RFM_SYSCLK_LINEFCW_LINEFCW_SHIFT                      0

/***************************************************************************
 *VCLK1 - Video input FIFO freezing control
 ***************************************************************************/
/* RFM_SYSCLK :: VCLK1 :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_VCLK1_reserved0_MASK                       0xfff00000
#define BCHP_RFM_SYSCLK_VCLK1_reserved0_SHIFT                      20

/* RFM_SYSCLK :: VCLK1 :: FIFO_BZ [19:19] */
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_BZ_MASK                         0x00080000
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_BZ_SHIFT                        19

/* RFM_SYSCLK :: VCLK1 :: FIFO_RZ [18:18] */
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_RZ_MASK                         0x00040000
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_RZ_SHIFT                        18

/* RFM_SYSCLK :: VCLK1 :: FIFO_WZ [17:17] */
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_WZ_MASK                         0x00020000
#define BCHP_RFM_SYSCLK_VCLK1_FIFO_WZ_SHIFT                        17

/* RFM_SYSCLK :: VCLK1 :: reserved1 [16:00] */
#define BCHP_RFM_SYSCLK_VCLK1_reserved1_MASK                       0x0001ffff
#define BCHP_RFM_SYSCLK_VCLK1_reserved1_SHIFT                      0

/***************************************************************************
 *BISTCNTL - RF modulator logic BIST control
 ***************************************************************************/
/* RFM_SYSCLK :: BISTCNTL :: LIMIT [31:16] */
#define BCHP_RFM_SYSCLK_BISTCNTL_LIMIT_MASK                        0xffff0000
#define BCHP_RFM_SYSCLK_BISTCNTL_LIMIT_SHIFT                       16

/* RFM_SYSCLK :: BISTCNTL :: CRC_TPOUT [15:15] */
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_TPOUT_MASK                    0x00008000
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_TPOUT_SHIFT                   15

/* RFM_SYSCLK :: BISTCNTL :: reserved0 [14:14] */
#define BCHP_RFM_SYSCLK_BISTCNTL_reserved0_MASK                    0x00004000
#define BCHP_RFM_SYSCLK_BISTCNTL_reserved0_SHIFT                   14

/* RFM_SYSCLK :: BISTCNTL :: CRC_SPWB_GAIN [13:13] */
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_MASK                0x00002000
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_SPWB_GAIN_SHIFT               13

/* RFM_SYSCLK :: BISTCNTL :: CRC_AVCOMB [12:12] */
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_AVCOMB_MASK                   0x00001000
#define BCHP_RFM_SYSCLK_BISTCNTL_CRC_AVCOMB_SHIFT                  12

/* RFM_SYSCLK :: BISTCNTL :: BIST_AM_BLK [11:11] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_BLK_MASK                  0x00000800
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_BLK_SHIFT                 11

/* RFM_SYSCLK :: BISTCNTL :: BIST_AM_ALL [10:10] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_ALL_MASK                  0x00000400
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AM_ALL_SHIFT                 10

/* RFM_SYSCLK :: BISTCNTL :: BIST_VIDEO_POSTFIFO [09:08] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_POSTFIFO_MASK          0x00000300
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_POSTFIFO_SHIFT         8

/* RFM_SYSCLK :: BISTCNTL :: BIST_VIDEO_PREFIFO [07:06] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_PREFIFO_MASK           0x000000c0
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_VIDEO_PREFIFO_SHIFT          6

/* RFM_SYSCLK :: BISTCNTL :: BIST_AUDIO_OCF [05:04] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_MASK               0x00000030
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_OCF_SHIFT              4

/* RFM_SYSCLK :: BISTCNTL :: BIST_AUDIO_POSTFIFO [03:02] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_MASK          0x0000000c
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_POSTFIFO_SHIFT         2

/* RFM_SYSCLK :: BISTCNTL :: BIST_AUDIO_PREFIFO [01:00] */
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_MASK           0x00000003
#define BCHP_RFM_SYSCLK_BISTCNTL_BIST_AUDIO_PREFIFO_SHIFT          0

/***************************************************************************
 *BISTSTAT - Read-only RF modulator logic BIST test status
 ***************************************************************************/
/* RFM_SYSCLK :: BISTSTAT :: reserved0 [31:01] */
#define BCHP_RFM_SYSCLK_BISTSTAT_reserved0_MASK                    0xfffffffe
#define BCHP_RFM_SYSCLK_BISTSTAT_reserved0_SHIFT                   1

/* RFM_SYSCLK :: BISTSTAT :: STATUS [00:00] */
#define BCHP_RFM_SYSCLK_BISTSTAT_STATUS_MASK                       0x00000001
#define BCHP_RFM_SYSCLK_BISTSTAT_STATUS_SHIFT                      0

/***************************************************************************
 *AUCRC1 - Read-only RF modulator audio channel 1 pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC1 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC1_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC1_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC1 :: AUDIO_PREFIFO_CRC1 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_MASK             0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC1_AUDIO_PREFIFO_CRC1_SHIFT            0

/***************************************************************************
 *AUCRC2 - Read-only RF modulator audio channel 2 pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC2 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC2_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC2_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC2 :: AUDIO_PREFIFO_CRC2 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_MASK             0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC2_AUDIO_PREFIFO_CRC2_SHIFT            0

/***************************************************************************
 *AUCRC3 - Read-only RF modulator audio channel 1 post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC3 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC3_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC3_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC3 :: AUDIO_POSTFIFO_CRC1 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_MASK            0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC3_AUDIO_POSTFIFO_CRC1_SHIFT           0

/***************************************************************************
 *AUCRC4 - Read-only RF modulator audio channel 2 post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC4 :: reserved0 [31:18] */
#define BCHP_RFM_SYSCLK_AUCRC4_reserved0_MASK                      0xfffc0000
#define BCHP_RFM_SYSCLK_AUCRC4_reserved0_SHIFT                     18

/* RFM_SYSCLK :: AUCRC4 :: AUDIO_POSTFIFO_CRC2 [17:00] */
#define BCHP_RFM_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_MASK            0x0003ffff
#define BCHP_RFM_SYSCLK_AUCRC4_AUDIO_POSTFIFO_CRC2_SHIFT           0

/***************************************************************************
 *AUCRC5 - Read-only RF modulator audio L+R channel output Cauer filter CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC5 :: reserved0 [31:21] */
#define BCHP_RFM_SYSCLK_AUCRC5_reserved0_MASK                      0xffe00000
#define BCHP_RFM_SYSCLK_AUCRC5_reserved0_SHIFT                     21

/* RFM_SYSCLK :: AUCRC5 :: OCFCRC1 [20:00] */
#define BCHP_RFM_SYSCLK_AUCRC5_OCFCRC1_MASK                        0x001fffff
#define BCHP_RFM_SYSCLK_AUCRC5_OCFCRC1_SHIFT                       0

/***************************************************************************
 *AUCRC6 - Read-only RF modulator audio L-R channel output Cauer filter CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC6 :: reserved0 [31:21] */
#define BCHP_RFM_SYSCLK_AUCRC6_reserved0_MASK                      0xffe00000
#define BCHP_RFM_SYSCLK_AUCRC6_reserved0_SHIFT                     21

/* RFM_SYSCLK :: AUCRC6 :: OCFCRC2 [20:00] */
#define BCHP_RFM_SYSCLK_AUCRC6_OCFCRC2_MASK                        0x001fffff
#define BCHP_RFM_SYSCLK_AUCRC6_OCFCRC2_SHIFT                       0

/***************************************************************************
 *AUCRC7 - Read-only RF modulator audio spectral gain logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC7 :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_AUCRC7_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_AUCRC7_reserved0_SHIFT                     16

/* RFM_SYSCLK :: AUCRC7 :: SP_CRC [15:00] */
#define BCHP_RFM_SYSCLK_AUCRC7_SP_CRC_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_AUCRC7_SP_CRC_SHIFT                        0

/***************************************************************************
 *AUCRC8 - Read-only RF modulator audio wide-band gain logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AUCRC8 :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_AUCRC8_reserved0_MASK                      0xffff0000
#define BCHP_RFM_SYSCLK_AUCRC8_reserved0_SHIFT                     16

/* RFM_SYSCLK :: AUCRC8 :: WB_CRC [15:00] */
#define BCHP_RFM_SYSCLK_AUCRC8_WB_CRC_MASK                         0x0000ffff
#define BCHP_RFM_SYSCLK_AUCRC8_WB_CRC_SHIFT                        0

/***************************************************************************
 *VICRC1 - Read-only RF modulator video pre-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: VICRC1 :: reserved0 [31:11] */
#define BCHP_RFM_SYSCLK_VICRC1_reserved0_MASK                      0xfffff800
#define BCHP_RFM_SYSCLK_VICRC1_reserved0_SHIFT                     11

/* RFM_SYSCLK :: VICRC1 :: VIDEO_PREFIFO_CRC [10:00] */
#define BCHP_RFM_SYSCLK_VICRC1_VIDEO_PREFIFO_CRC_MASK              0x000007ff
#define BCHP_RFM_SYSCLK_VICRC1_VIDEO_PREFIFO_CRC_SHIFT             0

/***************************************************************************
 *VICRC2 - Read-only RF modulator video post-FIFO data CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: VICRC2 :: reserved0 [31:11] */
#define BCHP_RFM_SYSCLK_VICRC2_reserved0_MASK                      0xfffff800
#define BCHP_RFM_SYSCLK_VICRC2_reserved0_SHIFT                     11

/* RFM_SYSCLK :: VICRC2 :: VIDEO_POSTFIFO_CRC [10:00] */
#define BCHP_RFM_SYSCLK_VICRC2_VIDEO_POSTFIFO_CRC_MASK             0x000007ff
#define BCHP_RFM_SYSCLK_VICRC2_VIDEO_POSTFIFO_CRC_SHIFT            0

/***************************************************************************
 *AVCRC - Read-only RF modulator audio/video logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AVCRC :: reserved0 [31:30] */
#define BCHP_RFM_SYSCLK_AVCRC_reserved0_MASK                       0xc0000000
#define BCHP_RFM_SYSCLK_AVCRC_reserved0_SHIFT                      30

/* RFM_SYSCLK :: AVCRC :: AV_CRC [29:16] */
#define BCHP_RFM_SYSCLK_AVCRC_AV_CRC_MASK                          0x3fff0000
#define BCHP_RFM_SYSCLK_AVCRC_AV_CRC_SHIFT                         16

/* RFM_SYSCLK :: AVCRC :: reserved1 [15:00] */
#define BCHP_RFM_SYSCLK_AVCRC_reserved1_MASK                       0x0000ffff
#define BCHP_RFM_SYSCLK_AVCRC_reserved1_SHIFT                      0

/***************************************************************************
 *AMCRC - Read-only RF modulator amplitude modulator logic BIST CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: AMCRC :: AM_CRC [31:16] */
#define BCHP_RFM_SYSCLK_AMCRC_AM_CRC_MASK                          0xffff0000
#define BCHP_RFM_SYSCLK_AMCRC_AM_CRC_SHIFT                         16

/* RFM_SYSCLK :: AMCRC :: reserved0 [15:00] */
#define BCHP_RFM_SYSCLK_AMCRC_reserved0_MASK                       0x0000ffff
#define BCHP_RFM_SYSCLK_AMCRC_reserved0_SHIFT                      0

/***************************************************************************
 *TPCRC1 - Read-only RF modulator audio 27MHz testport output CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: TPCRC1 :: reserved0 [31:19] */
#define BCHP_RFM_SYSCLK_TPCRC1_reserved0_MASK                      0xfff80000
#define BCHP_RFM_SYSCLK_TPCRC1_reserved0_SHIFT                     19

/* RFM_SYSCLK :: TPCRC1 :: AUDIO_27_CRC [18:00] */
#define BCHP_RFM_SYSCLK_TPCRC1_AUDIO_27_CRC_MASK                   0x0007ffff
#define BCHP_RFM_SYSCLK_TPCRC1_AUDIO_27_CRC_SHIFT                  0

/***************************************************************************
 *TPCRC2 - Read-only RF modulator video 27MHz testport output CRC signature
 ***************************************************************************/
/* RFM_SYSCLK :: TPCRC2 :: reserved0 [31:19] */
#define BCHP_RFM_SYSCLK_TPCRC2_reserved0_MASK                      0xfff80000
#define BCHP_RFM_SYSCLK_TPCRC2_reserved0_SHIFT                     19

/* RFM_SYSCLK :: TPCRC2 :: VIDEO_27_CRC [18:00] */
#define BCHP_RFM_SYSCLK_TPCRC2_VIDEO_27_CRC_MASK                   0x0007ffff
#define BCHP_RFM_SYSCLK_TPCRC2_VIDEO_27_CRC_SHIFT                  0

/***************************************************************************
 *STATUS - Read-only RFM status register for interrupt conditions
 ***************************************************************************/
/* RFM_SYSCLK :: STATUS :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_STATUS_reserved0_MASK                      0xfff00000
#define BCHP_RFM_SYSCLK_STATUS_reserved0_SHIFT                     20

/* RFM_SYSCLK :: STATUS :: NICAM_FIFO_OF_STAT [19:19] */
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_OF_STAT_MASK             0x00080000
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_OF_STAT_SHIFT            19

/* RFM_SYSCLK :: STATUS :: NICAM_FIFO_UF_STAT [18:18] */
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_UF_STAT_MASK             0x00040000
#define BCHP_RFM_SYSCLK_STATUS_NICAM_FIFO_UF_STAT_SHIFT            18

/* RFM_SYSCLK :: STATUS :: AUDIO_VID_FIFO_OF_STAT [17:17] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_MASK         0x00020000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_OF_STAT_SHIFT        17

/* RFM_SYSCLK :: STATUS :: AUDIO_VID_FIFO_UF_STAT [16:16] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_MASK         0x00010000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VID_FIFO_UF_STAT_SHIFT        16

/* RFM_SYSCLK :: STATUS :: reserved1 [15:14] */
#define BCHP_RFM_SYSCLK_STATUS_reserved1_MASK                      0x0000c000
#define BCHP_RFM_SYSCLK_STATUS_reserved1_SHIFT                     14

/* RFM_SYSCLK :: STATUS :: AUDIO_COMP_CLIP_STAT [13:13] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_MASK           0x00002000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_COMP_CLIP_STAT_SHIFT          13

/* RFM_SYSCLK :: STATUS :: AUDIO_SUMDIFF_CLIP_STAT [12:12] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_MASK        0x00001000
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUMDIFF_CLIP_STAT_SHIFT       12

/* RFM_SYSCLK :: STATUS :: AUDIO_DIFF_CLIP_STAT [11:11] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_MASK           0x00000800
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_DIFF_CLIP_STAT_SHIFT          11

/* RFM_SYSCLK :: STATUS :: AUDIO_SUM_CLIP_STAT [10:10] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_MASK            0x00000400
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_SUM_CLIP_STAT_SHIFT           10

/* RFM_SYSCLK :: STATUS :: AUDIO_LINE_LOSS_STAT [09:09] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_MASK           0x00000200
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LINE_LOSS_STAT_SHIFT          9

/* RFM_SYSCLK :: STATUS :: AUDIO_RATE_CLIP_STAT [08:08] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_MASK           0x00000100
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RATE_CLIP_STAT_SHIFT          8

/* RFM_SYSCLK :: STATUS :: AUDIO_RIGHT_CLIP_STAT [07:07] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_MASK          0x00000080
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_RIGHT_CLIP_STAT_SHIFT         7

/* RFM_SYSCLK :: STATUS :: AUDIO_LEFT_CLIP_STAT [06:06] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_MASK           0x00000040
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_LEFT_CLIP_STAT_SHIFT          6

/* RFM_SYSCLK :: STATUS :: AUDIO_VIDEO_CLIP_STAT [05:05] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_MASK          0x00000020
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_VIDEO_CLIP_STAT_SHIFT         5

/* RFM_SYSCLK :: STATUS :: VIDEO_FIFO_OF_STAT [04:04] */
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_OF_STAT_MASK             0x00000010
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_OF_STAT_SHIFT            4

/* RFM_SYSCLK :: STATUS :: VIDEO_FIFO_UF_STAT [03:03] */
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_UF_STAT_MASK             0x00000008
#define BCHP_RFM_SYSCLK_STATUS_VIDEO_FIFO_UF_STAT_SHIFT            3

/* RFM_SYSCLK :: STATUS :: AUDIO_FIFO_OF_STAT [02:02] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_MASK             0x00000004
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_OF_STAT_SHIFT            2

/* RFM_SYSCLK :: STATUS :: AUDIO_FIFO_UF_STAT [01:01] */
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_MASK             0x00000002
#define BCHP_RFM_SYSCLK_STATUS_AUDIO_FIFO_UF_STAT_SHIFT            1

/* RFM_SYSCLK :: STATUS :: reserved2 [00:00] */
#define BCHP_RFM_SYSCLK_STATUS_reserved2_MASK                      0x00000001
#define BCHP_RFM_SYSCLK_STATUS_reserved2_SHIFT                     0

/***************************************************************************
 *MISC - Miscellaneous register
 ***************************************************************************/
/* RFM_SYSCLK :: MISC :: reserved0 [31:08] */
#define BCHP_RFM_SYSCLK_MISC_reserved0_MASK                        0xffffff00
#define BCHP_RFM_SYSCLK_MISC_reserved0_SHIFT                       8

/* RFM_SYSCLK :: MISC :: PLLDRESET_OVR [07:07] */
#define BCHP_RFM_SYSCLK_MISC_PLLDRESET_OVR_MASK                    0x00000080
#define BCHP_RFM_SYSCLK_MISC_PLLDRESET_OVR_SHIFT                   7

/* RFM_SYSCLK :: MISC :: PLLARESET_OVR [06:06] */
#define BCHP_RFM_SYSCLK_MISC_PLLARESET_OVR_MASK                    0x00000040
#define BCHP_RFM_SYSCLK_MISC_PLLARESET_OVR_SHIFT                   6

/* RFM_SYSCLK :: MISC :: AUDCAR_COMP_EN [05:05] */
#define BCHP_RFM_SYSCLK_MISC_AUDCAR_COMP_EN_MASK                   0x00000020
#define BCHP_RFM_SYSCLK_MISC_AUDCAR_COMP_EN_SHIFT                  5

/* RFM_SYSCLK :: MISC :: MEM_BYPASS_EN [04:04] */
#define BCHP_RFM_SYSCLK_MISC_MEM_BYPASS_EN_MASK                    0x00000010
#define BCHP_RFM_SYSCLK_MISC_MEM_BYPASS_EN_SHIFT                   4

/* RFM_SYSCLK :: MISC :: reserved_for_eco1 [03:03] */
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco1_MASK                0x00000008
#define BCHP_RFM_SYSCLK_MISC_reserved_for_eco1_SHIFT               3

/* RFM_SYSCLK :: MISC :: VIRF_EDGE [02:02] */
#define BCHP_RFM_SYSCLK_MISC_VIRF_EDGE_MASK                        0x00000004
#define BCHP_RFM_SYSCLK_MISC_VIRF_EDGE_SHIFT                       2

/* RFM_SYSCLK :: MISC :: IFDRF_EDGE [01:01] */
#define BCHP_RFM_SYSCLK_MISC_IFDRF_EDGE_MASK                       0x00000002
#define BCHP_RFM_SYSCLK_MISC_IFDRF_EDGE_SHIFT                      1

/* RFM_SYSCLK :: MISC :: HIRF_EDGE [00:00] */
#define BCHP_RFM_SYSCLK_MISC_HIRF_EDGE_MASK                        0x00000001
#define BCHP_RFM_SYSCLK_MISC_HIRF_EDGE_SHIFT                       0

/***************************************************************************
 *REVID - Read-only RF Modulator REVID register
 ***************************************************************************/
/* RFM_SYSCLK :: REVID :: RFMPHY_TYPE [31:28] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_TYPE_MASK                     0xf0000000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_TYPE_SHIFT                    28

/* RFM_SYSCLK :: REVID :: RFMPHY_MAJOR [27:22] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MAJOR_MASK                    0x0fc00000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MAJOR_SHIFT                   22

/* RFM_SYSCLK :: REVID :: RFMPHY_MINOR [21:16] */
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MINOR_MASK                    0x003f0000
#define BCHP_RFM_SYSCLK_REVID_RFMPHY_MINOR_SHIFT                   16

/* RFM_SYSCLK :: REVID :: MAJOR [15:08] */
#define BCHP_RFM_SYSCLK_REVID_MAJOR_MASK                           0x0000ff00
#define BCHP_RFM_SYSCLK_REVID_MAJOR_SHIFT                          8

/* RFM_SYSCLK :: REVID :: MINOR [07:00] */
#define BCHP_RFM_SYSCLK_REVID_MINOR_MASK                           0x000000ff
#define BCHP_RFM_SYSCLK_REVID_MINOR_SHIFT                          0

/***************************************************************************
 *TSTCNTL - General control for the RF Modulator testport IOs
 ***************************************************************************/
/* RFM_SYSCLK :: TSTCNTL :: reserved0 [31:23] */
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved0_MASK                     0xff800000
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved0_SHIFT                    23

/* RFM_SYSCLK :: TSTCNTL :: TPOUT_SEL_OVR [22:22] */
#define BCHP_RFM_SYSCLK_TSTCNTL_TPOUT_SEL_OVR_MASK                 0x00400000
#define BCHP_RFM_SYSCLK_TSTCNTL_TPOUT_SEL_OVR_SHIFT                22

/* RFM_SYSCLK :: TSTCNTL :: TPOUT_SEL_VAL [21:20] */
#define BCHP_RFM_SYSCLK_TSTCNTL_TPOUT_SEL_VAL_MASK                 0x00300000
#define BCHP_RFM_SYSCLK_TSTCNTL_TPOUT_SEL_VAL_SHIFT                20

/* RFM_SYSCLK :: TSTCNTL :: BTSC_TEST_EN [19:19] */
#define BCHP_RFM_SYSCLK_TSTCNTL_BTSC_TEST_EN_MASK                  0x00080000
#define BCHP_RFM_SYSCLK_TSTCNTL_BTSC_TEST_EN_SHIFT                 19

/* RFM_SYSCLK :: TSTCNTL :: BT_MODE [18:18] */
#define BCHP_RFM_SYSCLK_TSTCNTL_BT_MODE_MASK                       0x00040000
#define BCHP_RFM_SYSCLK_TSTCNTL_BT_MODE_SHIFT                      18

/* RFM_SYSCLK :: TSTCNTL :: OUT_CLK_SEL [17:16] */
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_CLK_SEL_MASK                   0x00030000
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_CLK_SEL_SHIFT                  16

/* RFM_SYSCLK :: TSTCNTL :: reserved1 [15:14] */
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved1_MASK                     0x0000c000
#define BCHP_RFM_SYSCLK_TSTCNTL_reserved1_SHIFT                    14

/* RFM_SYSCLK :: TSTCNTL :: OUT_SEL [13:08] */
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_SEL_MASK                       0x00003f00
#define BCHP_RFM_SYSCLK_TSTCNTL_OUT_SEL_SHIFT                      8

/* RFM_SYSCLK :: TSTCNTL :: AM_IN [07:06] */
#define BCHP_RFM_SYSCLK_TSTCNTL_AM_IN_MASK                         0x000000c0
#define BCHP_RFM_SYSCLK_TSTCNTL_AM_IN_SHIFT                        6

/* RFM_SYSCLK :: TSTCNTL :: VEC_IN [05:04] */
#define BCHP_RFM_SYSCLK_TSTCNTL_VEC_IN_MASK                        0x00000030
#define BCHP_RFM_SYSCLK_TSTCNTL_VEC_IN_SHIFT                       4

/* RFM_SYSCLK :: TSTCNTL :: AUD_IN [03:00] */
#define BCHP_RFM_SYSCLK_TSTCNTL_AUD_IN_MASK                        0x0000000f
#define BCHP_RFM_SYSCLK_TSTCNTL_AUD_IN_SHIFT                       0

/***************************************************************************
 *TPOUT - TP_OUT bus value
 ***************************************************************************/
/* RFM_SYSCLK :: TPOUT :: reserved0 [31:20] */
#define BCHP_RFM_SYSCLK_TPOUT_reserved0_MASK                       0xfff00000
#define BCHP_RFM_SYSCLK_TPOUT_reserved0_SHIFT                      20

/* RFM_SYSCLK :: TPOUT :: TPOUT_VAL [19:00] */
#define BCHP_RFM_SYSCLK_TPOUT_TPOUT_VAL_MASK                       0x000fffff
#define BCHP_RFM_SYSCLK_TPOUT_TPOUT_VAL_SHIFT                      0

/***************************************************************************
 *PLL_DIV1 - Phase Lock Loop Divider Control Register 1
 ***************************************************************************/
/* RFM_SYSCLK :: PLL_DIV1 :: reserved_for_eco0 [31:25] */
#define BCHP_RFM_SYSCLK_PLL_DIV1_reserved_for_eco0_MASK            0xfe000000
#define BCHP_RFM_SYSCLK_PLL_DIV1_reserved_for_eco0_SHIFT           25

/* RFM_SYSCLK :: PLL_DIV1 :: NDIV_INT [24:16] */
#define BCHP_RFM_SYSCLK_PLL_DIV1_NDIV_INT_MASK                     0x01ff0000
#define BCHP_RFM_SYSCLK_PLL_DIV1_NDIV_INT_SHIFT                    16

/* RFM_SYSCLK :: PLL_DIV1 :: reserved_for_eco1 [15:12] */
#define BCHP_RFM_SYSCLK_PLL_DIV1_reserved_for_eco1_MASK            0x0000f000
#define BCHP_RFM_SYSCLK_PLL_DIV1_reserved_for_eco1_SHIFT           12

/* RFM_SYSCLK :: PLL_DIV1 :: P2DIV [11:08] */
#define BCHP_RFM_SYSCLK_PLL_DIV1_P2DIV_MASK                        0x00000f00
#define BCHP_RFM_SYSCLK_PLL_DIV1_P2DIV_SHIFT                       8

/* RFM_SYSCLK :: PLL_DIV1 :: reserved_for_eco2 [07:04] */
#define BCHP_RFM_SYSCLK_PLL_DIV1_reserved_for_eco2_MASK            0x000000f0
#define BCHP_RFM_SYSCLK_PLL_DIV1_reserved_for_eco2_SHIFT           4

/* RFM_SYSCLK :: PLL_DIV1 :: P1DIV [03:00] */
#define BCHP_RFM_SYSCLK_PLL_DIV1_P1DIV_MASK                        0x0000000f
#define BCHP_RFM_SYSCLK_PLL_DIV1_P1DIV_SHIFT                       0

/***************************************************************************
 *PLL_DIV2 - Phase Lock Loop Divider Control Register 2
 ***************************************************************************/
/* RFM_SYSCLK :: PLL_DIV2 :: reserved_for_eco0 [31:24] */
#define BCHP_RFM_SYSCLK_PLL_DIV2_reserved_for_eco0_MASK            0xff000000
#define BCHP_RFM_SYSCLK_PLL_DIV2_reserved_for_eco0_SHIFT           24

/* RFM_SYSCLK :: PLL_DIV2 :: NDIV_FRAC [23:00] */
#define BCHP_RFM_SYSCLK_PLL_DIV2_NDIV_FRAC_MASK                    0x00ffffff
#define BCHP_RFM_SYSCLK_PLL_DIV2_NDIV_FRAC_SHIFT                   0

/***************************************************************************
 *PLL_MISC1 - Phase Lock Loop Misc Control Register 1
 ***************************************************************************/
/* RFM_SYSCLK :: PLL_MISC1 :: reserved_for_eco0 [31:29] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco0_MASK           0xe0000000
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco0_SHIFT          29

/* RFM_SYSCLK :: PLL_MISC1 :: NDIV_DITHER_MFB [28:28] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_NDIV_DITHER_MFB_MASK             0x10000000
#define BCHP_RFM_SYSCLK_PLL_MISC1_NDIV_DITHER_MFB_SHIFT            28

/* RFM_SYSCLK :: PLL_MISC1 :: reserved_for_eco1 [27:27] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco1_MASK           0x08000000
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco1_SHIFT          27

/* RFM_SYSCLK :: PLL_MISC1 :: NDIV_MODE [26:24] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_NDIV_MODE_MASK                   0x07000000
#define BCHP_RFM_SYSCLK_PLL_MISC1_NDIV_MODE_SHIFT                  24

/* RFM_SYSCLK :: PLL_MISC1 :: reserved_for_eco2 [23:22] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco2_MASK           0x00c00000
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco2_SHIFT          22

/* RFM_SYSCLK :: PLL_MISC1 :: VCO_RNG [21:20] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_VCO_RNG_MASK                     0x00300000
#define BCHP_RFM_SYSCLK_PLL_MISC1_VCO_RNG_SHIFT                    20

/* RFM_SYSCLK :: PLL_MISC1 :: VREG_DBG [19:19] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_VREG_DBG_MASK                    0x00080000
#define BCHP_RFM_SYSCLK_PLL_MISC1_VREG_DBG_SHIFT                   19

/* RFM_SYSCLK :: PLL_MISC1 :: TEST_SEL [18:16] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_TEST_SEL_MASK                    0x00070000
#define BCHP_RFM_SYSCLK_PLL_MISC1_TEST_SEL_SHIFT                   16

/* RFM_SYSCLK :: PLL_MISC1 :: TEST_EN [15:15] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_TEST_EN_MASK                     0x00008000
#define BCHP_RFM_SYSCLK_PLL_MISC1_TEST_EN_SHIFT                    15

/* RFM_SYSCLK :: PLL_MISC1 :: NDIV_PWRDN [14:14] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_NDIV_PWRDN_MASK                  0x00004000
#define BCHP_RFM_SYSCLK_PLL_MISC1_NDIV_PWRDN_SHIFT                 14

/* RFM_SYSCLK :: PLL_MISC1 :: REFCOMP_PWRDN [13:13] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_REFCOMP_PWRDN_MASK               0x00002000
#define BCHP_RFM_SYSCLK_PLL_MISC1_REFCOMP_PWRDN_SHIFT              13

/* RFM_SYSCLK :: PLL_MISC1 :: PWRDN [12:12] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_PWRDN_MASK                       0x00001000
#define BCHP_RFM_SYSCLK_PLL_MISC1_PWRDN_SHIFT                      12

/* RFM_SYSCLK :: PLL_MISC1 :: reserved_for_eco3 [11:10] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco3_MASK           0x00000c00
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco3_SHIFT          10

/* RFM_SYSCLK :: PLL_MISC1 :: DISABLE_CLKOUT [09:09] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_DISABLE_CLKOUT_MASK              0x00000200
#define BCHP_RFM_SYSCLK_PLL_MISC1_DISABLE_CLKOUT_SHIFT             9

/* RFM_SYSCLK :: PLL_MISC1 :: INPSEL [08:08] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_INPSEL_MASK                      0x00000100
#define BCHP_RFM_SYSCLK_PLL_MISC1_INPSEL_SHIFT                     8

/* RFM_SYSCLK :: PLL_MISC1 :: reserved_for_eco4 [07:06] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco4_MASK           0x000000c0
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco4_SHIFT          6

/* RFM_SYSCLK :: PLL_MISC1 :: BYPASS_SDMOD [05:05] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_BYPASS_SDMOD_MASK                0x00000020
#define BCHP_RFM_SYSCLK_PLL_MISC1_BYPASS_SDMOD_SHIFT               5

/* RFM_SYSCLK :: PLL_MISC1 :: BYPEN [04:04] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_BYPEN_MASK                       0x00000010
#define BCHP_RFM_SYSCLK_PLL_MISC1_BYPEN_SHIFT                      4

/* RFM_SYSCLK :: PLL_MISC1 :: reserved_for_eco5 [03:02] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco5_MASK           0x0000000c
#define BCHP_RFM_SYSCLK_PLL_MISC1_reserved_for_eco5_SHIFT          2

/* RFM_SYSCLK :: PLL_MISC1 :: DRESET [01:01] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_DRESET_MASK                      0x00000002
#define BCHP_RFM_SYSCLK_PLL_MISC1_DRESET_SHIFT                     1

/* RFM_SYSCLK :: PLL_MISC1 :: ARESET [00:00] */
#define BCHP_RFM_SYSCLK_PLL_MISC1_ARESET_MASK                      0x00000001
#define BCHP_RFM_SYSCLK_PLL_MISC1_ARESET_SHIFT                     0

/***************************************************************************
 *PLL_MISC2 - Phase Lock Loop Misc Control Register 2
 ***************************************************************************/
/* RFM_SYSCLK :: PLL_MISC2 :: PLL_CTRL_31_00 [31:00] */
#define BCHP_RFM_SYSCLK_PLL_MISC2_PLL_CTRL_31_00_MASK              0xffffffff
#define BCHP_RFM_SYSCLK_PLL_MISC2_PLL_CTRL_31_00_SHIFT             0

/***************************************************************************
 *PLL_MISC3 - Phase Lock Loop Misc Control Register 3
 ***************************************************************************/
/* RFM_SYSCLK :: PLL_MISC3 :: reserved_for_eco0 [31:06] */
#define BCHP_RFM_SYSCLK_PLL_MISC3_reserved_for_eco0_MASK           0xffffffc0
#define BCHP_RFM_SYSCLK_PLL_MISC3_reserved_for_eco0_SHIFT          6

/* RFM_SYSCLK :: PLL_MISC3 :: PLL_CTRL_37_32 [05:00] */
#define BCHP_RFM_SYSCLK_PLL_MISC3_PLL_CTRL_37_32_MASK              0x0000003f
#define BCHP_RFM_SYSCLK_PLL_MISC3_PLL_CTRL_37_32_SHIFT             0

/***************************************************************************
 *RFM_PHASEITP_CTL - RFM Phase Interpolator Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_PWRDN [31:31] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_PWRDN_MASK       0x80000000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_PWRDN_SHIFT      31

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_RESET_VAL [30:30] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RESET_VAL_MASK   0x40000000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RESET_VAL_SHIFT  30

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_RESET_OVR [29:29] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RESET_OVR_MASK   0x20000000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RESET_OVR_SHIFT  29

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: reserved0 [28:22] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_reserved0_MASK            0x1fc00000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_reserved0_SHIFT           22

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_READ1CLK_QUAD [21:20] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_READ1CLK_QUAD_MASK 0x00300000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_READ1CLK_QUAD_SHIFT 20

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_READ1CLK [19:15] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_READ1CLK_MASK    0x000f8000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_READ1CLK_SHIFT   15

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_INVMSB [14:14] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_INVMSB_MASK      0x00004000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_INVMSB_SHIFT     14

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_RFMCLK_QUAD [13:12] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RFMCLK_QUAD_MASK 0x00003000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RFMCLK_QUAD_SHIFT 12

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_DAC1CLK_QUAD [11:10] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_DAC1CLK_QUAD_MASK 0x00000c00
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_DAC1CLK_QUAD_SHIFT 10

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_RFMCLK [09:05] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RFMCLK_MASK      0x000003e0
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_RFMCLK_SHIFT     5

/* RFM_SYSCLK :: RFM_PHASEITP_CTL :: PHASEITP_DAC1CLK [04:00] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_DAC1CLK_MASK     0x0000001f
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL_PHASEITP_DAC1CLK_SHIFT    0

/***************************************************************************
 *RFM_PHASEITP_CTL2 - RFM Phase Interpolator Control Register 2
 ***************************************************************************/
/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: reserved0 [31:22] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_reserved0_MASK           0xffc00000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_reserved0_SHIFT          22

/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: PHASEITP_READ2CLK_QUAD [21:20] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_READ2CLK_QUAD_MASK 0x00300000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_READ2CLK_QUAD_SHIFT 20

/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: PHASEITP_READ2CLK [19:15] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_READ2CLK_MASK   0x000f8000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_READ2CLK_SHIFT  15

/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: reserved1 [14:12] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_reserved1_MASK           0x00007000
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_reserved1_SHIFT          12

/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: PHASEITP_DAC2CLK_QUAD [11:10] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_DAC2CLK_QUAD_MASK 0x00000c00
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_DAC2CLK_QUAD_SHIFT 10

/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: reserved2 [09:05] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_reserved2_MASK           0x000003e0
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_reserved2_SHIFT          5

/* RFM_SYSCLK :: RFM_PHASEITP_CTL2 :: PHASEITP_DAC2CLK [04:00] */
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_DAC2CLK_MASK    0x0000001f
#define BCHP_RFM_SYSCLK_RFM_PHASEITP_CTL2_PHASEITP_DAC2CLK_SHIFT   0

/***************************************************************************
 *RFMPHY_BISTCNTL - RFMPHY Logic BIST Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: reserved0 [31:25] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_reserved0_MASK             0xfe000000
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_reserved0_SHIFT            25

/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: BIST_EN_2 [24:24] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_2_MASK             0x01000000
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_2_SHIFT            24

/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: reserved1 [23:17] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_reserved1_MASK             0x00fe0000
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_reserved1_SHIFT            17

/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: BIST_EN [16:16] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_MASK               0x00010000
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_EN_SHIFT              16

/* RFM_SYSCLK :: RFMPHY_BISTCNTL :: BIST_LIM [15:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_LIM_MASK              0x0000ffff
#define BCHP_RFM_SYSCLK_RFMPHY_BISTCNTL_BIST_LIM_SHIFT             0

/***************************************************************************
 *RFMPHY_STATUS - Read-only RFMPHY CRC Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_STATUS :: RFM_PLL_LOCK [31:31] */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFM_PLL_LOCK_MASK            0x80000000
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFM_PLL_LOCK_SHIFT           31

/* RFM_SYSCLK :: RFMPHY_STATUS :: reserved0 [30:16] */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_reserved0_MASK               0x7fff0000
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_reserved0_SHIFT              16

/* RFM_SYSCLK :: RFMPHY_STATUS :: RFMPHY_CRC [15:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFMPHY_CRC_MASK              0x0000ffff
#define BCHP_RFM_SYSCLK_RFMPHY_STATUS_RFMPHY_CRC_SHIFT             0

/***************************************************************************
 *RFMPHY_BIASCNTL - RFMPHY Bias Control Register
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: reserved0 [31:13] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_reserved0_MASK             0xffffe000
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_reserved0_SHIFT            13

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: BIAS_CNTLA [12:10] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_BIAS_CNTLA_MASK            0x00001c00
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_BIAS_CNTLA_SHIFT           10

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: BIAS_CNTLB [09:07] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_BIAS_CNTLB_MASK            0x00000380
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_BIAS_CNTLB_SHIFT           7

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: BIAS_CNTLC [06:04] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_BIAS_CNTLC_MASK            0x00000070
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_BIAS_CNTLC_SHIFT           4

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: SELREF_LOG [03:01] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_SELREF_LOG_MASK            0x0000000e
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_SELREF_LOG_SHIFT           1

/* RFM_SYSCLK :: RFMPHY_BIASCNTL :: SELREF_50U [00:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_SELREF_50U_MASK            0x00000001
#define BCHP_RFM_SYSCLK_RFMPHY_BIASCNTL_SELREF_50U_SHIFT           0

/***************************************************************************
 *RFMPHY_DAC2_CRC - Read-only RFMPHY CRC Register for Second DAC
 ***************************************************************************/
/* RFM_SYSCLK :: RFMPHY_DAC2_CRC :: reserved0 [31:16] */
#define BCHP_RFM_SYSCLK_RFMPHY_DAC2_CRC_reserved0_MASK             0xffff0000
#define BCHP_RFM_SYSCLK_RFMPHY_DAC2_CRC_reserved0_SHIFT            16

/* RFM_SYSCLK :: RFMPHY_DAC2_CRC :: RFMPHY_CRC_2 [15:00] */
#define BCHP_RFM_SYSCLK_RFMPHY_DAC2_CRC_RFMPHY_CRC_2_MASK          0x0000ffff
#define BCHP_RFM_SYSCLK_RFMPHY_DAC2_CRC_RFMPHY_CRC_2_SHIFT         0

/***************************************************************************
 *RESERVED1 - Reserved register
 ***************************************************************************/
/* RFM_SYSCLK :: RESERVED1 :: reserved_for_eco0 [31:00] */
#define BCHP_RFM_SYSCLK_RESERVED1_reserved_for_eco0_MASK           0xffffffff
#define BCHP_RFM_SYSCLK_RESERVED1_reserved_for_eco0_SHIFT          0

#endif /* #ifndef BCHP_RFM_SYSCLK_H__ */

/* End of File */
