{"vcs1":{"timestamp_begin":1680381734.576436378, "rt":0.72, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1680381735.323877880, "rt":0.90, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680381736.240868239, "rt":0.54, "ut":0.06, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680381734.271925568}
{"VCS_COMP_START_TIME": 1680381734.271925568}
{"VCS_COMP_END_TIME": 1680381737.938272829}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338392}}
{"stitch_vcselab": {"peak_mem": 239012}}
