// Seed: 2940118070
module module_0;
  id_1(
      id_1, {id_1}
  );
  if (id_2) begin : LABEL_0
    wire id_4;
  end
  wor  id_5 = 1;
  wire id_6;
  id_7(
      (id_8)
  );
  integer id_9, id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_13;
  initial #1 if (1) id_13 <= id_3;
  always_latch
    if (id_3) id_2 = 1'b0;
    else id_2 <= #1 1'b0;
  module_0 modCall_1 ();
  always id_12 <= id_4;
  rtran (1);
endmodule
