// Seed: 1587906651
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output tri id_11,
    input tri1 id_12,
    input tri id_13,
    input supply1 id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_10 = 1;
  assign id_1  = id_14;
  module_0(
      id_4,
      id_9,
      id_6,
      id_14,
      id_2,
      id_13,
      id_6,
      id_13,
      id_11,
      id_10,
      id_12,
      id_12,
      id_1,
      id_12,
      id_10
  );
endmodule
