{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711388914672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711388914672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:48:34 2024 " "Processing started: Mon Mar 25 20:48:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711388914672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711388914672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestBench03 -c TestBench03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestBench03 -c TestBench03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711388914672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711388914850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench03.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench03.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench03 " "Found entity 1: TestBench03" {  } { { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711388914880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711388914880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_03.v(54) " "Verilog HDL information at tb_03.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "tb_03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/tb_03.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1711388914881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_03.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_03.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_03 " "Found entity 1: tb_03" {  } { { "tb_03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/tb_03.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711388914882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711388914882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestBench03 " "Elaborating entity \"TestBench03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711388914901 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "TestBench03.v" "memory" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1711388915030 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1711388915030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711388915310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/TestBench04/output_files/TestBench03.map.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/TestBench04/output_files/TestBench03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711388915978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711388916050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711388916050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711388916110 "|TestBench03|write_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1711388916110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "493 " "Implemented 493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711388916110 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711388916110 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711388916110 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711388916110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711388916121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:48:36 2024 " "Processing ended: Mon Mar 25 20:48:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711388916121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711388916121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711388916121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711388916121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711388917513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711388917513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:48:37 2024 " "Processing started: Mon Mar 25 20:48:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711388917513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711388917513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TestBench03 -c TestBench03 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TestBench03 -c TestBench03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711388917513 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711388917560 ""}
{ "Info" "0" "" "Project  = TestBench03" {  } {  } 0 0 "Project  = TestBench03" 0 0 "Fitter" 0 0 1711388917561 ""}
{ "Info" "0" "" "Revision = TestBench03" {  } {  } 0 0 "Revision = TestBench03" 0 0 "Fitter" 0 0 1711388917561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1711388917603 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TestBench03 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"TestBench03\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711388917614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711388917644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711388917645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711388917645 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711388917712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711388917848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711388917848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711388917848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711388917848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 565 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711388917850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711388917850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 569 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711388917850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711388917850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711388917850 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711388917850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711388917851 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_enable " "Pin write_enable not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { write_enable } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 11 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[0\] " "Pin data_read\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[0] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[1\] " "Pin data_read\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[1] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[2\] " "Pin data_read\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[2] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[3\] " "Pin data_read\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[3] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[4\] " "Pin data_read\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[4] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[5\] " "Pin data_read\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[5] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[6\] " "Pin data_read\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[6] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[7\] " "Pin data_read\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[7] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[8\] " "Pin data_read\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[8] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[9\] " "Pin data_read\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[9] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[10\] " "Pin data_read\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[10] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[11\] " "Pin data_read\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[11] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[12\] " "Pin data_read\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[12] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[13\] " "Pin data_read\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[13] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[14\] " "Pin data_read\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[14] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_read\[15\] " "Pin data_read\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_read[15] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 24 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_read[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_read\[1\] " "Pin address_read\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_read[1] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 14 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_read\[0\] " "Pin address_read\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_read[0] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 14 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_read\[3\] " "Pin address_read\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_read[3] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 14 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_read[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_read\[2\] " "Pin address_read\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_read[2] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 14 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_read[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { clk } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 5 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_read " "Pin en_read not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { en_read } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 13 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_write " "Pin en_write not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { en_write } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 8 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[0\] " "Pin data_write\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[0] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_write\[0\] " "Pin address_write\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_write[0] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 9 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_write\[1\] " "Pin address_write\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_write[1] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 9 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_write\[2\] " "Pin address_write\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_write[2] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 9 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_write[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address_write\[3\] " "Pin address_write\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { address_write[3] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 9 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address_write[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[1\] " "Pin data_write\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[1] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[2\] " "Pin data_write\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[2] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[3\] " "Pin data_write\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[3] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[4\] " "Pin data_write\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[4] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[5\] " "Pin data_write\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[5] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[6\] " "Pin data_write\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[6] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[7\] " "Pin data_write\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[7] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[8\] " "Pin data_write\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[8] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[9\] " "Pin data_write\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[9] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[10\] " "Pin data_write\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[10] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[11\] " "Pin data_write\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[11] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[12\] " "Pin data_write\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[12] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[13\] " "Pin data_write\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[13] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[14\] " "Pin data_write\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[14] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_write\[15\] " "Pin data_write\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13/quartus/bin64/pin_planner.ppl" { data_write[15] } } } { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 10 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_write[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1711388918050 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1711388918050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TestBench03.sdc " "Synopsys Design Constraints File file not found: 'TestBench03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711388918240 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711388918240 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711388918244 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1711388918244 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711388918244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1711388918269 ""}  } { { "TestBench03.v" "" { Text "D:/GITEA/GitHub/ES/pcbteach/TestBench04/TestBench03.v" 5 0 0 } } { "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711388918269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711388918499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711388918500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711388918500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711388918501 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711388918502 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711388918502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711388918502 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711388918503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711388918527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1711388918527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711388918527 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 27 16 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 27 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1711388918529 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1711388918529 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711388918529 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1711388918530 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1711388918530 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711388918530 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711388918569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711388919000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711388919089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711388919097 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711388920033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711388920033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711388920275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/TestBench04/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1711388920632 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711388920632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711388921033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1711388921033 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711388921033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1711388921043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711388921094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711388921224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711388921269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711388921411 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711388921722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/TestBench04/output_files/TestBench03.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/TestBench04/output_files/TestBench03.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711388921987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5546 " "Peak virtual memory: 5546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711388922252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:48:42 2024 " "Processing ended: Mon Mar 25 20:48:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711388922252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711388922252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711388922252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711388922252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711388923548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711388923548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:48:43 2024 " "Processing started: Mon Mar 25 20:48:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711388923548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711388923548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TestBench03 -c TestBench03 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TestBench03 -c TestBench03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711388923548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711388923959 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711388923972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711388924145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:48:44 2024 " "Processing ended: Mon Mar 25 20:48:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711388924145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711388924145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711388924145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711388924145 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711388924698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711388925526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:48:45 2024 " "Processing started: Mon Mar 25 20:48:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711388925526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711388925526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TestBench03 -c TestBench03 " "Command: quartus_sta TestBench03 -c TestBench03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711388925527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1711388925577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711388925657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711388925657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711388925691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1711388925691 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TestBench03.sdc " "Synopsys Design Constraints File file not found: 'TestBench03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1711388925869 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1711388925869 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925870 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925870 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1711388925872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925872 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1711388925873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1711388925878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1711388925961 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1711388925961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.749 " "Worst-case setup slack is -2.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.749             -38.963 clk  " "   -2.749             -38.963 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388925962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.090 " "Worst-case hold slack is 1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 clk  " "    1.090               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388925965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711388925966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711388925968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -407.464 clk  " "   -3.000            -407.464 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388925969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388925969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711388926005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1711388926023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1711388926227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1711388926281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1711388926281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.628 " "Worst-case setup slack is -2.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628             -36.677 clk  " "   -2.628             -36.677 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388926286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.974 " "Worst-case hold slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 clk  " "    0.974               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388926289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711388926295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711388926297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -407.464 clk  " "   -3.000            -407.464 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388926302 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1711388926378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1711388926525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1711388926525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.590 " "Worst-case setup slack is -0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -7.882 clk  " "   -0.590              -7.882 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388926528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clk  " "    0.440               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388926533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711388926536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1711388926542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -292.114 clk  " "   -3.000            -292.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1711388926544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1711388926544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711388926858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1711388926859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711388926914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:48:46 2024 " "Processing ended: Mon Mar 25 20:48:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711388926914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711388926914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711388926914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711388926914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711388928275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711388928275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:48:48 2024 " "Processing started: Mon Mar 25 20:48:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711388928275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711388928275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TestBench03 -c TestBench03 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TestBench03 -c TestBench03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711388928275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_8_1200mv_85c_slow.vho D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_8_1200mv_85c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928555 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_8_1200mv_0c_slow.vho D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_8_1200mv_0c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_min_1200mv_0c_fast.vho D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_min_1200mv_0c_fast.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03.vho D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928686 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_8_1200mv_85c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928725 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_8_1200mv_0c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_min_1200mv_0c_vhd_fast.sdo D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TestBench03_vhd.sdo D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/ simulation " "Generated file TestBench03_vhd.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/TestBench04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1711388928838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711388928872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:48:48 2024 " "Processing ended: Mon Mar 25 20:48:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711388928872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711388928872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711388928872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711388928872 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711388929444 ""}
