<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>bnn</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.471</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>20701</Best-caseLatency>
            <Average-caseLatency>30901</Average-caseLatency>
            <Worst-caseLatency>41101</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.155 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.206 ms</Worst-caseRealTimeLatency>
            <Interval-min>20702</Interval-min>
            <Interval-max>41102</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_16_1>
                <Slack>3.65</Slack>
                <TripCount>100</TripCount>
                <Latency>
                    <range>
                        <min>20700</min>
                        <max>41100</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>103500</min>
                        <max>205500</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>207</min>
                        <max>411</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_16_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10~HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_16_1>
                    <Name>VITIS_LOOP_16_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16</SourceLocation>
                </VITIS_LOOP_16_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>3</DSP>
            <FF>640</FF>
            <LUT>942</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>addr_in_address0</name>
            <Object>addr_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_in_ce0</name>
            <Object>addr_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_in_q0</name>
            <Object>addr_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>alpha</name>
            <Object>alpha</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w_address0</name>
            <Object>w</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w_ce0</name>
            <Object>w</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>w_q0</name>
            <Object>w</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_out_address0</name>
            <Object>addr_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_out_ce0</name>
            <Object>addr_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>addr_out_q0</name>
            <Object>addr_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_we0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_d0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_address0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_ce0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_q0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_address0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_ce0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mean_q0</name>
            <Object>mean</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>bnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74</InstName>
                    <ModuleName>bnn_Pipeline_VITIS_LOOP_15_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>74</ID>
                    <BindInstances>add_ln15_fu_152_p2 add_ln16_fu_162_p2 mul_32s_32s_32_2_1_U1 data_d0</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88</InstName>
                    <ModuleName>bnn_Pipeline_VITIS_LOOP_15_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>88</ID>
                    <BindInstances>add_ln15_fu_119_p2 add_ln16_fu_129_p2 z_fu_181_p2 z_1_fu_186_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln16_fu_115_p2 add_ln16_1_fu_127_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bnn_Pipeline_VITIS_LOOP_15_1</Name>
            <Loops>
                <VITIS_LOOP_15_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.893</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>204</Best-caseLatency>
                    <Average-caseLatency>204</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>202</Latency>
                        <AbsoluteTimeLatency>1.010 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:13~HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_1>
                            <Name>VITIS_LOOP_15_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>2</IterationDistance>
                            <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15~HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17</SourceLocation>
                        </VITIS_LOOP_15_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>402</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_152_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_162_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_15_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="data_d0" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bnn_Pipeline_VITIS_LOOP_15_11</Name>
            <Loops>
                <VITIS_LOOP_15_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.471</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>203</Best-caseLatency>
                    <Average-caseLatency>203</Average-caseLatency>
                    <Worst-caseLatency>203</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.015 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.015 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.015 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>203</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_15_1>
                        <Name>VITIS_LOOP_15_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>201</Latency>
                        <AbsoluteTimeLatency>1.005 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_15_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:13~HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_15_1>
                            <Name>VITIS_LOOP_15_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>2</IterationDistance>
                            <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15~HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:28</SourceLocation>
                        </VITIS_LOOP_15_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>188</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_119_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_129_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="sub" PRAGMA="" RTLNAME="z_fu_181_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="z"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_1" OPTYPE="add" PRAGMA="" RTLNAME="z_1_fu_186_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/g2.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="z_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bnn</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.471</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20701</Best-caseLatency>
                    <Average-caseLatency>30901</Average-caseLatency>
                    <Worst-caseLatency>41101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.155 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.206 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20702 ~ 41102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>20700 ~ 41100</Latency>
                        <AbsoluteTimeLatency>0.103 ms ~ 0.205 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>207</min>
                                <max>411</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>207 ~ 411</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bnn_Pipeline_VITIS_LOOP_15_1_fu_74</Instance>
                            <Instance>grp_bnn_Pipeline_VITIS_LOOP_15_11_fu_88</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/g1.cpp:10~HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_1>
                            <Name>VITIS_LOOP_16_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>640</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>942</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_115_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_127_p2" SOURCE="HLS-benchmarks/DSS/BNNKernel/src/bnn.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="addr_in" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="addr_in_address0" name="addr_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="addr_in_ce0" name="addr_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="addr_in_q0" name="addr_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="alpha" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="alpha" name="alpha" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="w_address0" name="w_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="w_ce0" name="w_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="w_q0" name="w_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="addr_out" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="addr_out_address0" name="addr_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="addr_out_ce0" name="addr_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="addr_out_q0" name="addr_out_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_address0" name="data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce0" name="data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_we0" name="data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_d0" name="data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_q0" name="data_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_address1" name="data_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce1" name="data_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_q1" name="data_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in" index="5" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="in_r_address0" name="in_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_r_ce0" name="in_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_r_q0" name="in_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mean" index="6" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="mean_address0" name="mean_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="mean_ce0" name="mean_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="mean_q0" name="mean_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="addr_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="addr_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="addr_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="alpha" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="alpha">DATA</portMap>
            </portMaps>
            <ports>
                <port>alpha</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="alpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="w_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="w_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="w_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>w_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="w"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="addr_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="addr_out_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="addr_out_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>addr_out_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="addr_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="data_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="in_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="in_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="mean_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mean_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="mean_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mean_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mean"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="addr_in_address0">out, 14</column>
                    <column name="addr_in_q0">in, 32</column>
                    <column name="addr_out_address0">out, 14</column>
                    <column name="addr_out_q0">in, 32</column>
                    <column name="data_address0">out, 14</column>
                    <column name="data_address1">out, 14</column>
                    <column name="data_d0">out, 32</column>
                    <column name="data_q0">in, 32</column>
                    <column name="data_q1">in, 32</column>
                    <column name="in_r_address0">out, 14</column>
                    <column name="in_r_q0">in, 32</column>
                    <column name="mean_address0">out, 14</column>
                    <column name="mean_q0">in, 32</column>
                    <column name="w_address0">out, 14</column>
                    <column name="w_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="alpha">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="addr_in">in, int*</column>
                    <column name="alpha">in, int</column>
                    <column name="w">in, int*</column>
                    <column name="addr_out">in, int*</column>
                    <column name="data">inout, int*</column>
                    <column name="in">in, int*</column>
                    <column name="mean">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="addr_in">addr_in_address0, port, offset</column>
                    <column name="addr_in">addr_in_ce0, port, </column>
                    <column name="addr_in">addr_in_q0, port, </column>
                    <column name="alpha">alpha, port, </column>
                    <column name="w">w_address0, port, offset</column>
                    <column name="w">w_ce0, port, </column>
                    <column name="w">w_q0, port, </column>
                    <column name="addr_out">addr_out_address0, port, offset</column>
                    <column name="addr_out">addr_out_ce0, port, </column>
                    <column name="addr_out">addr_out_q0, port, </column>
                    <column name="data">data_address0, port, offset</column>
                    <column name="data">data_ce0, port, </column>
                    <column name="data">data_we0, port, </column>
                    <column name="data">data_d0, port, </column>
                    <column name="data">data_q0, port, </column>
                    <column name="data">data_address1, port, offset</column>
                    <column name="data">data_ce1, port, </column>
                    <column name="data">data_q1, port, </column>
                    <column name="in">in_r_address0, port, offset</column>
                    <column name="in">in_r_ce0, port, </column>
                    <column name="in">in_r_q0, port, </column>
                    <column name="mean">mean_address0, port, offset</column>
                    <column name="mean">mean_ce0, port, </column>
                    <column name="mean">mean_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

