t explor hypermedia processor design space a distribut hypermedia system support collabor import emerg tool creation discoveri manag deliveri inform system becom increasingli desir practic area inform technolog advanc framework develop effici explor hypermedia design space intellig capit tradeoff perform area focu categori processor programm yet optim hypermedia applicationth key compon framework present paper retarget instructionlevel parallel compil instruct level simul set complet media applic written high level languag media processor synthesi algorithm framework address need effici use silicon exploit instructionlevel parallel found media applic compil target multipleinstructionissu processorsus develop framework conduct extens explor design space hypermedia applic find enough instructionlevel parallel typic media commun applic achiev highli concurr execut throughput requir high hand throughput requir low littl valu multipleinstructionissu processor increas area improv perform enough justifi use multipleinstructionissu processor throughput requir lowth framework introduc paper valuabl make earli architectur design decis cach issu width tradeoff area constrain number branch unit instruct issu width b introduct last decad multimedia servic found increas use applic system educ train offic busi inform point sale recent year wide spread use world wide web produc fertil ground multimedia servic hypermedia repres combin hypertext multimedia technolog concept hypertext propos year ago v bush t nelson gener credit first use term hypertext two differ model hypermedia one model use hypermedia deliv rigidli constrain embed applic eg standalon cdrom base applic model distribut hypermedia widearea system inform discoveri manag eg world wide web hyperg common model distribut hypermedia inform system three distinct role support passiv particip informationservic provid activ particip last role emerg model collabor hypermedia processor design standpoint role hypermedia system must support present uniqu challeng sinc media task comput demand execut concurr yet requir reliabl predict oper exampl task video audio encodingdecod text process imag process authent encryptiondecrypt run parallel support hypermedia system collabor present approach distribut hypermedia system design space explor applic support collabor role focu categori processor programm yet optim run hypermedia applic approach util advanc compil technolog architectur enhanc advanc compil technolog instructionlevel parallel ilp significantli increas abil microprocessor exploit opportun parallel execut exist variou program written highlevel languag stateoftheart ilp compil technolog process migrat research lab product group time number new microprocessor architectur introduc devic hardwar structur well match ilp compil architectur enhanc found commerci product includ predic instruct execut vliw execut split regist file multigaug arithmet or variablewidth simd found famili mpact architectur chromat design microun multimedia extens programm processor also adopt architectur enhanc key compon framework present paper retarget ilp compil instruct level simul set complet media applic written high level languag media processor synthesi algorithm discuss relat work contribut section section present preliminari materi includ area model media applic set experi platform tool procedur measur applic characterist use tool section formul search problem establish complex base problem formul lay overal approach area effici hypermedia processor synthesi solut space explor strategi algorithm describ section tool algorithm extens studi experiment section final section draw conclus relat work contribut mani articl summar research effort hypermedia system common internetbas hypermedia technolog world wide web hyperg repres distribut hypermedia system wide avail concept distribut hypermedia system support collabor emerg import idea distribut hypermedia system becom increasingli desir practic area inform technolog advanc sinc earli s number effort relat design applicationspecif programm processor applicationspecif instruct set comprehens survey work computeraid design applic specif programm processor found literatur particular great deal effort made combin retarget compil technolog design instruct set sever research group publish result topic select design instruct set processor architectur particular applic domain potkonjak wolf introduc hard realtim multitask asic design methodolog combin techniqu hard realtim schedul behavior synthesi earli work area processor architectur synthesi tend employ ad hoc method small code kernel larg part due lack good retarget compil technolog cont mangionesmith present one first effort consid larg applic code written highlevel languag spec similar goal our ie evalu perform effici includ hardwar cost evalu approach substanti differ cont menez sathay refin approach consid power consumpt effort limit avail compil technolog use singl applic binari schedul scalar machin execut superscalar implement fisher faraboschi desoli studi variabl applicationsspecif vliw processor use highli advanc retarget compil howev studi consid small program kernel rather complet applic also focus find best possibl architectur specif applic workload rather understand differ best architectur across set applic unfortun howev know work address synthesi distribut hypermedia processor support collabor qualiti requir chang necessari take account time synchron requir also throughput requir design hypermedia processor benefit advanc compil technolog architectur also incorpor design hypermedia system lowlevel program increasingli less practic focu categori processor programm yet optim hypermedia applic vari degre throughput use stateoftheart ilp compil simul tool evalu perform media applic varieti multipleinstructionissu processor develop effici optim solut algorithm synthesi hypermedia processor although synthesi problem npcomplet find optim solut algorithm practic typic hypermedia scenario design space explor experi report paper includ dynam resourc alloc instanc media task arriv resourc dynam alloc arriv task main object studi viabil design space explor hypermedia processor use media applic written highlevel languag preliminari section provid definit term present exist foundat describ target architectur area model media workload introduc last subsect explain experiment platform includ tool procedur measur applic characterist use tool definit assumpt use term task individu applic media applic interchang refer task hypermedia applic assum integr circuit physic partit run differ task parallel henc partit complet processor processor machin machin configur use interchang throughout paper depend context use in refer either singl partit within processor hypermedia applic entir set processor hypermedia applic run time measur platform individu applic divid fix run time unit call quanta experi use one quantum length time taken encod decod mpeg frame typic throughput frame per second quantum size approxim second perform constraint use drive experi base number processor cycl equival least one quantum cjpeg rawcaudio pegwitenc pegwitdec djpeg rawdaudio video stream imag stream audio stream video stream imag stream audio stream ecod side decod side figur hypermedia scenario target architectur target architectur use resembl multiprocessor system share memori except processor given usag scenario laid singl die media task assign dedic processor one media applic assign processor given perform constraint guarante met ie media task processor must finish within given time limit share memori use data commun task processor maintain cach multipl media applic assign singl processor flush refil cach accur incorpor run time measur platform defin previous divid task quanta one benefit use notion quantum simplifi synchron sever applic run multipl processor hypermedia applic realtim perform characterist user receiv benefit perform exce specifi goal henc use quanta equival longest time frame task synchron give conveni task assign unit alloc resourc figur show one hypermedia scenario use evalu framework scenario consist media applic separ two distinct set media task encod group decod group figur illustr synchron boundari media task exampl first quantum video audio still imag encod next quantum encod data set encrypt new video audio still imag encod pipelin fashion area model use intel strongarm sa baselin architectur analysi devic singleissu processor classic five stage pipelin sa instruct issu unit integ execut unit integ multipli memori manag unit data instruct cach structur data instruct configur issu ialu branch mem cach total tabl processor configur exampl area estim mm configur consist issu width number alu number branch unit number memori unit size instruct cachekb size data cachekb addit unit phase lock loop pll fabric m threemet cmo process v threshold v nomin suppli voltag develop simpl area model base sa area chip mm mm theta mm approxim die area devot core mm issu unit branch unit occupi approxim die area mm integ alu loadstor unit consum roughli die area mm dmmu immu data instruct mmu occupi roughli mm area rest core area use unit write buffer bu interfac control assum area miscellan unit rel stabl sens chang increas issu width cach size assum vliw issu unit area model gener complex on model base area model use particular use partit regist file multiclust machin simplifi model consequ area compon datapath regist file gener superlinear complex assum linear complex chip area model linear cycl speed remain constant across variou machin configur multiclust machin use model may extrem accur may good enough demonstr framework without go detail build entir machin area arbitrarili configur vliw machin given branch branch nmemamem a misc term n issu issu nalu aalu n branch branch nmem amem misc issu width baselin issu unit area number alu area singl alu number branch unit branch unit area number memori unit area singl memori unit miscellan area respect includ floatingpoint unit machin configur applic use defin issu defin ialu defin branch defin model superscalar enumer resourc resourc declar mem issu end figur exampl highlevel machin descript hmde integ oper function unit multipli cach area calcul use cach design tool use cach paramet cach configur except size number readwrit port byte per line singl bank extern bu width bit latenc cycl assum number readwrit port number function unit set exampl area estim superscalar machin differ cach core configur shown tabl rest paper describ machin configur tupl shown tabl media applic set media applic use experi compos complet applic public avail code highlevel languag use applic cull avail imag process commun cryptographi dsp applic brief summari applic data use shown tabl detail descript applic found experi platform use impact tool suit measur run time media applic variou machin configura tion impact c compil retarget compil code optim phase especi develop multipleinstructionissu processor target machin impact c describ use highlevel machin descript languag hmde highlevel machin descript suppli user compil impact machin descript languag compil figur show exampl hmde file impact provid cyclelevel simul processor architectur implement optim code consum lsim simul simul time lsim take cach structur inform provid user figur show flow simul use impact tool sourc program written c impact compil simul result pcode hcode lcode highlevl machin descript hmde cycl time impact simul icach dcach configur limpactlsuperscalar execut impact hmde compil mde figur perform measur flow use impact tool configur area mm tabl illustr run time exampl machin configur consist issu width number alu number branch unit number memori unit size instruct cachekb size data cachekb applic instr sourc descript data file b data descript jpeg encod independ jpeg imag ppm bit map jpeg decod jpeg group encodingdecod jpeg compress mpeg encod mpeg simul mpeg movi yuv frame mpeg decod ation group encodingdecod mpeg httpwwwmpegd pegwit encrypt georg barwood encrypt plain ascii pegwit decrypt decrypt pegwit encrypt adpcm encod jack jansen speech compress adpcm decod decompress adpcm encod tabl brief descript applic data use experi dynam instruct count measur use spixtool sparc in million b byte problem formul inform problem state follow given set media applic perform constraint synthes area optim processor guarante time requir applic assumpt given section run time media task architectur consider measur mesaur run time organ tabl shown tabl one obviou albeit suboptim solut obtain directli tabl select best processor individu task subsequ individu task assign correspond processor guarante run time constraint exampl tabl choos processor media applic respect simplemind solut good enough cannot find much parallel across task run time applic select processor similar is cannot reduc run time applic increas resourc processor signific parallel present task multipleinstructionissu processor littl better singleinstructionissu processor word possibl reduc run time individu task assign one task multipleinstructionissu processor satisfi time requir resourc approach howev result grossli ineffici solut run time similar across task assum avail exampl mention solut optimum solut unfortun allud befor solut problem longer trivial need run one task processor situat result find enough parallel across task perform requir justifi use multipleinstructionissu processor thu requir merg one task singl processor exampl tabl choos sinc run turn without violat time requir sum area two processor mm smaller simplemind solut discuss abov case problem size much bigger simplemind case similar bin pack problem bpp fact transform bpp problem polynomi time shown next section scenario subset power set task set consid choos n processor n number task defin problem use formal gareyjohnson format select problem instanc given set n media applic m run time e ij media applic machin c j c e question multisubset subset one instanc processor includ k processor c p c max jm area machin c j j set task assign machin j theorem select problem npcomplet proof bin pack problem map special case select problem given task set integ k feje object exclud empti set power set k bin bpp map k processor note howev simul time measur run time task processor take well two week depend experi setup well worth tri devis effici algorithm obtain optimum solut follow section explain effici optim algorithm problem system synthesi section inform explor processor select space describ framework approach elabor effici algorithm optimum solut global design flow collect run time express number cycl media applic differ machin configur cach configur processor configur first build execut media applic seven differ architectur modifi applic way affect compil abil find avail ilp fact use applic out box except elimin graphic screen output compil done advanc schedul featur design multipleissuemachin turn on processor consid machin singl branch unit one one two four eightissu unit machin two branch unit one four eightissu unit machin four branch unit eightissu unit impact compil gener aggress optim code increas achiev ilp core optim code consum lsim simul simul applic number differ cach configur execut benchmark simul combin instruct cach data cach rang byte byte kb kb simul complet run effici select algorithm select machin configur set variou perform constraint figur show global flow design process synthesi algorithm follow section develop branch bound base algorithm select area minim hypermedia processor configur run time measur illustr tabl algorithm examin perform constraint machin model cach configur find minimum area configur element pa meet constraint comput run time element pa select algorithm compil simul measur run time figur global design flow e set run time pa power set given media task possibl combin media task run time find best processor configur enter branch bound loop algorithm find area optim processor element power set media applic step elimin processor suboptim term run partial task set size rang n n number media task if subset task cannot find processor satisfi given time constraint feasibl solut run particular subset task processor algorithm given figur run time algorithm depend two factor size given task set time constraint appar size given task set affect run time combin task exponenti respect number task lower time constraint number feasibl processor increas increas result limit prune possibl combin task earli stage algorithm experi run sparc machin report later run time algorithm rang less one second strictest time constraint approxim second least strict time constraint experiment result evalu framework present paper conduct experi set media applic shown figur rang perform constraint examin theta theta cycl maximum amount time allot finish process quantum worth comput experi quantum size equal second impli speed constraint processor rang mhz mhz experi tightest constraint million cycl six processor compon select allow cycl time finish quantum need less processor less cach memori note processor configur number eg st constraint million cycl st processor constraint millon cycl necessarili term issu unit width number branch unit forth figur tabl show chang number select processor overal area perform set media applic set processor set cach configur construct run time tabl a m c set gamma fg set time constraint time constraint branch bound t construct run time ablea mc gener execut c c time ij k cach return element find minimum area processor run task includ processor return figur synthesi hypermedia processor set branch bound t best node gener new nodess t stack best node while empti take node stack best cost node best els gener new nodess t stack best node return best node gener new nodess t stack best node best insert stack figur synthesi hypermedia processor continu peform constraint number cycl million area th processor th processor th processor rd processor nd processor st processor figur minimum area configur rang cycl time constrain perform constraint number cycl million issu width th processor th processor th processor rd processor nd processor st processor figur issu width minimum area configur rang cycl time constrain perform constraint number cycl milion number branch unit th processor th prcoessor th processor rd processor nd processor st processor figur branch width minimum area configur rang cycl time constrain constraint loosen looser time result reduct total number processor use also total area processor lower perform requir applic fit onto singl small processor rather separ multiissu processor phenomenon also seen figur show issu width processor perform constraint vari singl issu processor domin perform constraint rang theta theta number cycl reason singl issu machin give perform per area wider issu machin avail ilp applic compens increas area wider issu unit therefor wide issu machin appear viabl choic theta theta speed critic size branch unit also show similar characterist figur show extrem case avail would requir branch unit singl processor main reason result higher number branch unit appear wide issu machin machin avail ilp applic give equal amount speed up figur show total size instruct cach icach data cach dcach perform constraint vari seem vari randomli howev gener trend cach requir goe loosen constraint examin result reveal bump total size goe local minimum local maximum occur exactli number processor reduc area processor save reduc issu width transfer larger cach area applic run faster fit onto smaller number processor tabl summar instruct data cach size cycl st nd rd th th th sum tabl requir area mm meet perform constraint instruct cach size kbyte th processor th processor th processor rd processor nd processor st processor figur icach size minimum area configur rang cycl time constrain requir meet varieti cycl time constraint figur show requir cach amount encod group decod group see figur explan term respect see dcach size roughli encod decod sinc work set tempor local small case icach sinc encod applic comput intens bigger inner loop exampl mpegenc requir cycl encod number frame mpegdec decod processor configur thu higher icach area usag seen encod applic decod perform constraint figur show area use encod decod combin set encod set requir slightli area decod set sinc combin set includ applic configur combin choos from total area use less sum area separ encod decod set conclus distribut hypermedia system support collabor emerg tool creation discoveri manag deliveri inform distribut hypermedia system becom increasingli desir practic area inform technolog advanc advanc compil technolog architectur enhanc found commerci dsp motiv data cach size kbyte th processor th processor th processor rd processor nd processor st processor figur dcach size minimum area configur rang cycl time perform constraint number cycl million instruct cach size kbyte encod app decod app combin app figur requir cach amount minimum area configur encod task cycl st nd rd th th th sum tabl cach variat data cach size kbyte encod app decod app combin app figur requir cach amount minimum area configur decod task work thu approach present paper make use stateoftheart ilp compil simul notion multipleinstructionissu processor effici algorithm combin processor optim individu task set task minim area result hypermedia processor although select problem shown npcomplet found optim solut obtain reason run time practic size problem use develop framework conduct extens explor area optim system design space explor hypermedia applic found enough ilp typic media commun applic achiev highli concurr execut throughput requir high hand throughput requir low need use multipleinstructionissu processor provid desir benefit phenomenon due fact increas area produc enough perform gain justifi use multipleinstructionissu processor throughput requir low framework introduc paper valuabl make earli design decis architectur configur tradeoff includ cach issu width tradeoff area constraint number branch unit issu width r instruct set design optim address comput perform cost analysi execut stage superscalar microprocessor treegion schedul highli parallel processor world wide web inform univers world wide web may think impact architectur framework multipleinstructionissu processor vliw architectur trace schedul compil determin costeffect multipl issu processor design techniqu determin powereffici introduct algorithm trace schedul techniqu global microcod compact comput architectur pipelin parallel processor design comput intract guid theori npcomplet embed softwar realtim signal process system design technolog design issu dexterbas hypermedia system reflect notecard seven issu next gener hypermedia system microun mediaprocessor architectur amsterdam hypermedia model ad time context dexter model highli concurr scalar process univers hypermedia system distribut hypermedia heterogen builtin resili applic specif programm processor standard hypermedia inform object tool evalu synthes multimedia commun system media process new design target view dexter open eye retarget gener code selector hdl processor model instruct select use binat cover code size optim superblock effect techniqu vliw superscalar compil effect compil support predic execut use hyperblock filestructur complex embed softwar realtim signal process system applic architectur trend mmx technolog extens intel architectur cost optim asic implement period hard realtim system use behavior synthesi techniqu heurist techniqu synthesi hard realtim dsp applic specif system memori bank regist alloc softwar synthesi asip ti new evolut program approach multipl behavior design applic specif programm processor tr vliw architectur trace schedul compil reflect notecard seven issu next gener hypermedia system introduct algorithm impact effect compil support predic execut use hyperblock superblock design issu dexterbas hypermedia system amsterdam hypermedia model view dexter open eye worldwid web memori bank regist alloc softwar synthesi asip instruct select use binat cover code size optim cost optim asic implement period hardreal time system use behavior synthesi techniqu customfit processor mediabench comput aid design faulttoler applic specif programm processor comput architectur comput intract microun mediaprocessor architectur mmx technolog extens intel architectur hardwaresoftwar interact mpact treegion schedul highli parallel processor evolut program approach multipl behavior design applic specif programm processor retarget gener code selector hdl processor model techniqu determin powereffici highperform superscalar processor complex inform process instruct set design optim address comput dsp architectur