<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>infer</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>12.036</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>4054570</Best-caseLatency>
<Average-caseLatency>4054570</Average-caseLatency>
<Worst-caseLatency>4054570</Worst-caseLatency>
<Best-caseRealTimeLatency>48.801 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>48.801 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>48.801 ms</Worst-caseRealTimeLatency>
<Interval-min>4054571</Interval-min>
<Interval-max>4054571</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_197_1>
<TripCount>576</TripCount>
<Latency>581</Latency>
<AbsoluteTimeLatency>6992</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>7</PipelineDepth>
</VITIS_LOOP_197_1>
<VITIS_LOOP_31_1_VITIS_LOOP_33_2>
<TripCount>576</TripCount>
<Latency>587</Latency>
<AbsoluteTimeLatency>7065</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>13</PipelineDepth>
</VITIS_LOOP_31_1_VITIS_LOOP_33_2>
<VITIS_LOOP_22_1>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>770</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_22_1>
<VITIS_LOOP_157_1>
<TripCount>64</TripCount>
<Latency>9216</Latency>
<AbsoluteTimeLatency>110923</AbsoluteTimeLatency>
<IterationLatency>144</IterationLatency>
<VITIS_LOOP_159_2>
<TripCount>32</TripCount>
<Latency>140</Latency>
<AbsoluteTimeLatency>1685</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_159_2>
</VITIS_LOOP_157_1>
<VITIS_LOOP_22_1>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>385</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_22_1>
<VITIS_LOOP_157_1>
<TripCount>32</TripCount>
<Latency>8704</Latency>
<AbsoluteTimeLatency>104761</AbsoluteTimeLatency>
<IterationLatency>272</IterationLatency>
<VITIS_LOOP_159_2>
<TripCount>64</TripCount>
<Latency>268</Latency>
<AbsoluteTimeLatency>3225</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_159_2>
</VITIS_LOOP_157_1>
<VITIS_LOOP_22_1>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>192</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_22_1>
<VITIS_LOOP_157_1>
<TripCount>16</TripCount>
<Latency>2304</Latency>
<AbsoluteTimeLatency>27730</AbsoluteTimeLatency>
<IterationLatency>144</IterationLatency>
<VITIS_LOOP_159_2>
<TripCount>32</TripCount>
<Latency>140</Latency>
<AbsoluteTimeLatency>1685</AbsoluteTimeLatency>
<PipelineII>4</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_159_2>
</VITIS_LOOP_157_1>
<VITIS_LOOP_22_1>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>48</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_22_1>
<VITIS_LOOP_178_1>
<TripCount>4</TripCount>
<Latency>346</Latency>
<AbsoluteTimeLatency>4164</AbsoluteTimeLatency>
<PipelineII>84</PipelineII>
<PipelineDepth>90</PipelineDepth>
</VITIS_LOOP_178_1>
<VITIS_LOOP_302_2>
<TripCount>4</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>48</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_302_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>104</BRAM_18K>
<DSP>8</DSP>
<FF>6456</FF>
<LUT>11488</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP>360</DSP>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>infer</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>infer_input_V_dout</name>
<Object>infer_input_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_input_V_empty_n</name>
<Object>infer_input_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_input_V_read</name>
<Object>infer_input_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_output_V_din</name>
<Object>infer_output_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_output_V_full_n</name>
<Object>infer_output_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>infer_output_V_write</name>
<Object>infer_output_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
