<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1598</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1598-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1598.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-318&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:189px;left:416px;white-space:nowrap" class="ft05">Enhanced Intel&#160;SpeedStep Technology Enable&#160;(R/W)&#160;<br/>1 =&#160;&#160;Enhanced&#160;Intel SpeedStep Technology enabled.<br/>On the Pentium M processor,&#160;this bit&#160;may be&#160;configured&#160;to&#160;be&#160;read-only.</p>
<p style="position:absolute;top:253px;left:185px;white-space:nowrap" class="ft02">22:17</p>
<p style="position:absolute;top:253px;left:416px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:277px;left:185px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:277px;left:416px;white-space:nowrap" class="ft06">xTPR&#160;Message Disable (R/W)<br/>When&#160;set to&#160;1,&#160;xTPR messages are&#160;disabled. xTPR messages are&#160;optional&#160;</p>
<p style="position:absolute;top:315px;left:416px;white-space:nowrap" class="ft02">messages&#160;that&#160;allow&#160;the processor&#160;to&#160;inform&#160;the chipset of&#160;its priority.&#160;</p>
<p style="position:absolute;top:331px;left:416px;white-space:nowrap" class="ft02">The default is&#160;processor&#160;specific.</p>
<p style="position:absolute;top:355px;left:185px;white-space:nowrap" class="ft02">63:24</p>
<p style="position:absolute;top:355px;left:416px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:379px;left:80px;white-space:nowrap" class="ft02">1C9H</p>
<p style="position:absolute;top:379px;left:139px;white-space:nowrap" class="ft02">457</p>
<p style="position:absolute;top:379px;left:185px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_TOS</p>
<p style="position:absolute;top:379px;left:416px;white-space:nowrap" class="ft04">Last&#160;Branch Record&#160;Stack TOS (R/W)&#160;<br/>Contains an&#160;index (bits 0-3)&#160;that&#160;points to&#160;the MSR containing&#160;the most&#160;</p>
<p style="position:absolute;top:417px;left:416px;white-space:nowrap" class="ft04">recent&#160;branch&#160;record.&#160;See&#160;also:<br/>•&#160;MSR_LASTBRANCH_0_FROM_IP (at 40H)</p>
<p style="position:absolute;top:453px;left:416px;white-space:nowrap" class="ft02">•&#160;<a href="o_fe12b1e2a880e0ce-611.html">Section 17.13,&#160;“Last Branch, Interrupt,&#160;and Exception Recording&#160;</a></p>
<p style="position:absolute;top:468px;left:432px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-611.html">(Pentium M Processors)”</a></p>
<p style="position:absolute;top:492px;left:79px;white-space:nowrap" class="ft02">1D9H</p>
<p style="position:absolute;top:492px;left:139px;white-space:nowrap" class="ft02">473</p>
<p style="position:absolute;top:492px;left:185px;white-space:nowrap" class="ft02">MSR_DEBUGCTLB</p>
<p style="position:absolute;top:492px;left:416px;white-space:nowrap" class="ft04">Debug&#160;Control&#160;(R/W)&#160;<br/>Controls how&#160;several debug features&#160;are&#160;used.&#160;Bit definitions are&#160;</p>
<p style="position:absolute;top:529px;left:416px;white-space:nowrap" class="ft04">discussed&#160;in&#160;the referenced&#160;section.<br/>Se<a href="o_fe12b1e2a880e0ce-611.html">e Section 17.13,&#160;“Last Branch, Interrupt,&#160;and Exception&#160;Recording&#160;</a></p>
<p style="position:absolute;top:566px;left:416px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-611.html">(Pentium M Processors).”</a></p>
<p style="position:absolute;top:591px;left:79px;white-space:nowrap" class="ft02">1DDH</p>
<p style="position:absolute;top:591px;left:139px;white-space:nowrap" class="ft02">477</p>
<p style="position:absolute;top:591px;left:185px;white-space:nowrap" class="ft02">MSR_LER_TO_LIP&#160;</p>
<p style="position:absolute;top:591px;left:416px;white-space:nowrap" class="ft04">Last&#160;Exception&#160;Record&#160;To&#160;Linear&#160;IP&#160;(R)&#160;<br/>This&#160;area&#160;contains&#160;a pointer to&#160;the target&#160;of&#160;the last&#160;branch instruction&#160;</p>
<p style="position:absolute;top:628px;left:416px;white-space:nowrap" class="ft02">that&#160;the processor executed&#160;prior&#160;to&#160;the last&#160;exception that&#160;was&#160;</p>
<p style="position:absolute;top:645px;left:416px;white-space:nowrap" class="ft04">generated or the last&#160;interrupt&#160;that&#160;was handled.<br/>Se<a href="o_fe12b1e2a880e0ce-611.html">e Section 17.13,&#160;“Last Branch, Interrupt,&#160;and Exception&#160;Recording&#160;</a></p>
<p style="position:absolute;top:682px;left:416px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-611.html">(Pentium&#160;M&#160;Processors)” a</a>nd<a href="o_fe12b1e2a880e0ce-613.html">&#160;Section&#160;17.14.2, “Last Branch&#160;and Last&#160;</a></p>
<p style="position:absolute;top:699px;left:416px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-613.html">Exception MSRs.”</a></p>
<p style="position:absolute;top:723px;left:80px;white-space:nowrap" class="ft02">1DEH</p>
<p style="position:absolute;top:723px;left:139px;white-space:nowrap" class="ft02">478</p>
<p style="position:absolute;top:723px;left:185px;white-space:nowrap" class="ft02">MSR_LER_FROM_LIP</p>
<p style="position:absolute;top:723px;left:416px;white-space:nowrap" class="ft04">Last&#160;Exception&#160;Record&#160;From&#160;Linear&#160;IP&#160;(R)&#160;<br/>Contains a&#160;pointer&#160;to&#160;the last&#160;branch instruction that&#160;the processor&#160;</p>
<p style="position:absolute;top:760px;left:416px;white-space:nowrap" class="ft02">executed&#160;prior to the&#160;last&#160;exception that&#160;was generated or&#160;the last&#160;</p>
<p style="position:absolute;top:777px;left:416px;white-space:nowrap" class="ft04">interrupt&#160;that&#160;was handled.<br/>Se<a href="o_fe12b1e2a880e0ce-611.html">e Section 17.13,&#160;“Last Branch, Interrupt,&#160;and Exception&#160;Recording&#160;</a></p>
<p style="position:absolute;top:814px;left:416px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-611.html">(Pentium&#160;M&#160;Processors)” a</a>nd<a href="o_fe12b1e2a880e0ce-613.html">&#160;Section&#160;17.14.2, “Last Branch&#160;and Last&#160;</a></p>
<p style="position:absolute;top:831px;left:416px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-613.html">Exception MSRs.”</a></p>
<p style="position:absolute;top:854px;left:80px;white-space:nowrap" class="ft02">2FFH</p>
<p style="position:absolute;top:854px;left:139px;white-space:nowrap" class="ft02">767</p>
<p style="position:absolute;top:854px;left:185px;white-space:nowrap" class="ft02">IA32_MTRR_DEF_TYPE</p>
<p style="position:absolute;top:854px;left:416px;white-space:nowrap" class="ft06">Default&#160;Memory&#160;Types&#160;(R/W)&#160;<br/>Sets the memory&#160;type for&#160;the regions of&#160;physical memory that&#160;are not&#160;</p>
<p style="position:absolute;top:892px;left:416px;white-space:nowrap" class="ft04">mapped by&#160;the&#160;MTRRs.&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-434.html">e Section 11.11.2.1, “IA32_MTRR_DEF_TYPE MSR.”</a></p>
<p style="position:absolute;top:937px;left:79px;white-space:nowrap" class="ft02">400H</p>
<p style="position:absolute;top:937px;left:135px;white-space:nowrap" class="ft02">1024</p>
<p style="position:absolute;top:937px;left:185px;white-space:nowrap" class="ft02">IA32_MC0_CTL</p>
<p style="position:absolute;top:937px;left:416px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:961px;left:79px;white-space:nowrap" class="ft02">401H</p>
<p style="position:absolute;top:961px;left:135px;white-space:nowrap" class="ft02">1025</p>
<p style="position:absolute;top:961px;left:185px;white-space:nowrap" class="ft02">IA32_MC0_STATUS</p>
<p style="position:absolute;top:961px;left:416px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:985px;left:79px;white-space:nowrap" class="ft02">402H</p>
<p style="position:absolute;top:985px;left:135px;white-space:nowrap" class="ft02">1026</p>
<p style="position:absolute;top:985px;left:185px;white-space:nowrap" class="ft02">IA32_MC0_ADDR</p>
<p style="position:absolute;top:985px;left:416px;white-space:nowrap" class="ft06">See Section 14.3.2.3.,&#160;“IA32_MCi_ADDR&#160;MSRs”.&#160;<br/>The&#160;IA32_MC0_ADDR register&#160;is either not implemented&#160;or&#160;contains no&#160;</p>
<p style="position:absolute;top:1023px;left:416px;white-space:nowrap" class="ft02">address&#160;if&#160;the ADDRV&#160;flag&#160;in&#160;the&#160;IA32_MC0_STATUS register&#160;is&#160;clear.&#160;</p>
<p style="position:absolute;top:1039px;left:416px;white-space:nowrap" class="ft02">When&#160;not implemented in&#160;the processor,&#160;all reads and&#160;writes to&#160;this MSR&#160;</p>
<p style="position:absolute;top:1056px;left:416px;white-space:nowrap" class="ft02">will cause a&#160;general-protection&#160;exception.</p>
<p style="position:absolute;top:100px;left:274px;white-space:nowrap" class="ft03">Table 35-45. &#160;MSRs in Pentium&#160;M&#160;Processors (Contd.)</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:250px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:124px;left:578px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
