#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr  4 20:58:42 2021
# Process ID: 65227
# Current directory: /home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/vivado.log
# Journal file: /home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a35tcpg236-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/Hardware/gpio/gpio.v}
# read_verilog {/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a35tcpg236-1
Command: synth_design -directive default -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1360.789 ; gain = 0.000 ; free physical = 651 ; free virtual = 5764
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:7]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:502]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:502]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:503]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:503]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1634]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1654]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1674]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1686]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1395]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1429]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1453]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1508]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/Hardware/gpio/gpio.v:23]
	Parameter data_width bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register sw_reg_reg in module gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/Hardware/gpio/gpio.v:39]
WARNING: [Synth 8-5788] Register irq_reg in module gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/Hardware/gpio/gpio.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (2#1) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/Hardware/gpio/gpio.v:23]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1053]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2221]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:147]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:148]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:318]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:319]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:320]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (3#1) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:336]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:478]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:479]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:480]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:481]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:482]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:940]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:941]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:942]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:943]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:944]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:945]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:967]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:972]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:974]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (4#1) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:336]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3838]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3933]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3935]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5285]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5289]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5308]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1__io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4127]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_last_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4135]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5577]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5579]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3398]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3340]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3339]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5862]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (5#1) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1053]
INFO: [Synth 8-6157] synthesizing module 'FD' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (6#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (7#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
WARNING: [Synth 8-350] instance 'MMCME2_ADV' of module 'MMCME2_ADV' requires 33 connections, but only 6 given [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1825]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (8#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3911]
WARNING: [Synth 8-6014] Unused sequential element __main___LED_REG_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1416]
WARNING: [Synth 8-6014] Unused sequential element __main___SW_REG_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1417]
WARNING: [Synth 8-6014] Unused sequential element builder_status_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1418]
WARNING: [Synth 8-6014] Unused sequential element builder_enable_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1426]
WARNING: [Synth 8-6014] Unused sequential element __main___soccontroller_scratch_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1448]
WARNING: [Synth 8-6014] Unused sequential element __main___soccontroller_bus_errors_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1449]
WARNING: [Synth 8-6014] Unused sequential element __main___timer_load_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1483]
WARNING: [Synth 8-6014] Unused sequential element __main___timer_reload_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1487]
WARNING: [Synth 8-6014] Unused sequential element __main___timer_en_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1491]
WARNING: [Synth 8-6014] Unused sequential element __main___timer_value_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1496]
WARNING: [Synth 8-6014] Unused sequential element __main___timer_status_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1497]
WARNING: [Synth 8-6014] Unused sequential element __main___timer_enable_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1505]
WARNING: [Synth 8-6014] Unused sequential element __main___uart_txfull_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1535]
WARNING: [Synth 8-6014] Unused sequential element __main___uart_rxempty_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1536]
WARNING: [Synth 8-6014] Unused sequential element __main___uart_status_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1537]
WARNING: [Synth 8-6014] Unused sequential element __main___uart_enable_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1545]
WARNING: [Synth 8-6014] Unused sequential element __main___uart_txempty_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1546]
WARNING: [Synth 8-6014] Unused sequential element __main___uart_rxfull_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1547]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1695]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1712]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_busy
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1390.707 ; gain = 29.918 ; free physical = 632 ; free virtual = 5745
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cpu_reset with 1st driver pin 'cpu_reset' [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cpu_reset with 2nd driver pin 'FDPE_1/Q' [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1846]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.707 ; gain = 29.918 ; free physical = 641 ; free virtual = 5754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.707 ; gain = 29.918 ; free physical = 641 ; free virtual = 5754
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.xdc]
Finished Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.129 ; gain = 0.000 ; free physical = 380 ; free virtual = 5497
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.129 ; gain = 0.000 ; free physical = 381 ; free virtual = 5498
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FD => FDRE: 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1717.129 ; gain = 0.000 ; free physical = 381 ; free virtual = 5497
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1717.129 ; gain = 0.000 ; free physical = 381 ; free virtual = 5497
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1717.129 ; gain = 356.340 ; free physical = 477 ; free virtual = 5592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1717.129 ; gain = 356.340 ; free physical = 477 ; free virtual = 5592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1717.129 ; gain = 356.340 ; free physical = 476 ; free virtual = 5592
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "lineLoader_fire" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memory_DivPlugin_div_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_REGFILE_WRITE_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memory_DivPlugin_div_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_REGFILE_WRITE_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_zz_273_" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dBusWishbone_CTI0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_148_" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_decodeExceptionPort_payload_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DBusCachedPlugin_exceptionBus_payload_code0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_interrupt_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_aSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_bSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_to_memory_BRANCH_CALC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:681]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1700]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1717]
INFO: [Synth 8-5544] ROM "builder_rs232phytx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_rs232phyrx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1717.129 ; gain = 356.340 ; free physical = 460 ; free virtual = 5578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 52    
	               30 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 138   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 100   
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 154   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 14    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 22    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module gpio 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 76    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 98    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "lineLoader_fire" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3388]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3393]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-5544] ROM "builder_rs232phytx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_rs232phyrx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ways_0_datas_reg to conserve power
INFO: [Synth 8-3971] The signal RegFilePlugin_regFile_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD)
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[1]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[2]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[3]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[4]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[5]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[6]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[7]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[8]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[9]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[10]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[11]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[12]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[13]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[14]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[15]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[16]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[17]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[18]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[19]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[20]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[21]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[22]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[23]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[24]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[25]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[26]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[27]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[28]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[29]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3886] merging instance '__main___rx_tick_reg[30]' (FDR) to '__main___rx_tick_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\__main___rx_tick_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[4]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[5]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[6]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[7]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[8]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[8]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[9]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[9]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[10]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[10]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[11]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[11]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[12]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[12]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[13]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[13]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[14]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[14]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[15]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[15]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[16]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[16]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[17]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[17]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[18]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[18]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[19]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[19]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[20]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[20]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[21]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[21]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[22]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[22]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[23]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[24]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1_/stageB_mmuRsp_exception_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\__main___tx_tick_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_1)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/\decodeStage_mmuRsp_physicalAddress_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_68__reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_2)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_3)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_4)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_6)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_7)
WARNING: [Synth 8-3332] Sequential element (FD) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_1) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_3) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_4) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_5) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_6) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FD_7) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1717.129 ; gain = 356.340 ; free physical = 421 ; free virtual = 5545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | p_0_out    | 64x8          | LUT            | 
|top         | p_0_out    | 64x8          | LUT            | 
|top         | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | mem_1_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top               | mem_2_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_7/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_13/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1_/i_18/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_2/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_2/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_61/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_64/mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_64/mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_64/mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_64/mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1738.129 ; gain = 377.340 ; free physical = 264 ; free virtual = 5388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1858.137 ; gain = 497.348 ; free physical = 202 ; free virtual = 5330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg        | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | mem_1_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top               | mem_2_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1_/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 199 ; free virtual = 5323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 195 ; free virtual = 5320
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cpu_reset_IBUF with 1st driver pin 'cpu_reset_IBUF_inst/O' [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin cpu_reset_IBUF with 2nd driver pin 'FDPE_1/Q' [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.v:1846]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 195 ; free virtual = 5319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 194 ; free virtual = 5319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 194 ; free virtual = 5319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 194 ; free virtual = 5318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 194 ; free virtual = 5319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   129|
|3     |DSP48E1     |     1|
|4     |DSP48E1_2   |     3|
|5     |LUT1        |   129|
|6     |LUT2        |   265|
|7     |LUT3        |   335|
|8     |LUT4        |   397|
|9     |LUT5        |   593|
|10    |LUT6        |   982|
|11    |MMCME2_ADV  |     1|
|12    |RAM32M      |     4|
|13    |RAMB18E1    |     4|
|14    |RAMB18E1_2  |     4|
|15    |RAMB36E1    |     1|
|16    |RAMB36E1_1  |     2|
|17    |RAMB36E1_10 |     1|
|18    |RAMB36E1_2  |     4|
|19    |RAMB36E1_3  |     1|
|20    |RAMB36E1_4  |     1|
|21    |RAMB36E1_5  |     1|
|22    |RAMB36E1_6  |     1|
|23    |RAMB36E1_7  |     1|
|24    |RAMB36E1_8  |     1|
|25    |RAMB36E1_9  |     1|
|26    |FDCE        |     4|
|27    |FDPE        |     2|
|28    |FDRE        |  1704|
|29    |FDSE        |    25|
|30    |IBUF        |     7|
|31    |OBUF        |     5|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  4610|
|2     |  VexRiscv                 |VexRiscv         |  3831|
|3     |    IBusCachedPlugin_cache |InstructionCache |   846|
|4     |    dataCache_1_           |DataCache        |   789|
|5     |  gpio                     |gpio             |    12|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 1866.145 ; gain = 505.355 ; free physical = 194 ; free virtual = 5319
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1866.145 ; gain = 178.934 ; free physical = 262 ; free virtual = 5386
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 1866.152 ; gain = 505.355 ; free physical = 267 ; free virtual = 5392
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.xdc]
Finished Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTest2021/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1866.152 ; gain = 0.000 ; free physical = 211 ; free virtual = 5335
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
281 Infos, 162 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 1866.152 ; gain = 505.445 ; free physical = 315 ; free virtual = 5439
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net cpu_reset_IBUF has multiple drivers: cpu_reset_IBUF_inst/O, and FDPE_1/Q.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.203 ; gain = 44.016 ; free physical = 136 ; free virtual = 5177
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design -directive default"
    (file "top.tcl" line 39)
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 21:00:40 2021...
