$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module tb $end
  $var wire 1 # PCLK $end
  $var wire 1 $ PRESETn $end
  $var wire 1 % PSEL $end
  $var wire 1 & PENABLE $end
  $var wire 1 ' PWRITE $end
  $var wire 32 ( PADDR [31:0] $end
  $var wire 32 ) PWDATA [31:0] $end
  $var wire 32 * PRDATA [31:0] $end
  $var wire 1 + PREADY $end
  $var wire 1 , PSLVERR $end
  $scope module dut $end
   $var wire 1 - PCLK $end
   $var wire 1 . PRESETn $end
   $var wire 1 / PSEL $end
   $var wire 1 0 PENABLE $end
   $var wire 1 1 PWRITE $end
   $var wire 32 2 PADDR [31:0] $end
   $var wire 32 3 PWDATA [31:0] $end
   $var wire 32 4 PRDATA [31:0] $end
   $var wire 1 5 PREADY $end
   $var wire 1 6 PSLVERR $end
   $var wire 32 B MAX_WAIT_CYCLES [31:0] $end
   $var wire 32 C WAIT_CNT_W [31:0] $end
   $var wire 3 7 wait_cnt [2:0] $end
   $var wire 3 8 wait_target [2:0] $end
   $var wire 32 9 addr_latched [31:0] $end
   $var wire 32 : regfile[0] [31:0] $end
   $var wire 32 ; regfile[1] [31:0] $end
   $var wire 32 < regfile[2] [31:0] $end
   $var wire 32 = regfile[3] [31:0] $end
   $var wire 1 > xfer_done_next $end
   $var wire 1 ? xfer_active $end
   $var wire 1 @ pslverr_next $end
   $scope module unnamedblk1 $end
    $var wire 32 A rand_val [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
0+
0,
0-
0.
0/
00
01
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
05
06
b000 7
b000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
0>
0?
0@
b00000000000000000000000000000000 A
b00000000000000000000000000000101 B
b00000000000000000000000000000011 C
#12895000
