<profile>

<section name = "Vitis HLS Report for 'histogram_map3_Pipeline_VITIS_LOOP_10_2'" level="0">
<item name = "Date">Thu Jun  9 19:58:58 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Prefix</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.727 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">516, 516, 5.160 us, 5.160 us, 516, 516, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_10_2">514, 514, 4, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 91, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 116, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_2_fu_198_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln10_fu_140_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_store_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln10_fu_134_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="icmp_ln13_fu_168_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_54">14, 3, 32, 96</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_acc_load_3">14, 3, 32, 96</column>
<column name="ap_sig_allocacmp_acc_load_4">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i">9, 2, 10, 20</column>
<column name="i_1_fu_50">9, 2, 10, 20</column>
<column name="old_1_fu_46">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_54">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_1_fu_50">10, 0, 10, 0</column>
<column name="icmp_ln10_reg_237">1, 0, 1, 0</column>
<column name="icmp_ln10_reg_237_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_253">1, 0, 1, 0</column>
<column name="old_1_fu_46">32, 0, 32, 0</column>
<column name="old_5_reg_246">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, histogram_map3_Pipeline_VITIS_LOOP_10_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, histogram_map3_Pipeline_VITIS_LOOP_10_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, histogram_map3_Pipeline_VITIS_LOOP_10_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, histogram_map3_Pipeline_VITIS_LOOP_10_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, histogram_map3_Pipeline_VITIS_LOOP_10_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, histogram_map3_Pipeline_VITIS_LOOP_10_2, return value</column>
<column name="old">in, 32, ap_none, old, scalar</column>
<column name="inputA_address0">out, 9, ap_memory, inputA, array</column>
<column name="inputA_ce0">out, 1, ap_memory, inputA, array</column>
<column name="inputA_q0">in, 32, ap_memory, inputA, array</column>
<column name="hist_address0">out, 10, ap_memory, hist, array</column>
<column name="hist_ce0">out, 1, ap_memory, hist, array</column>
<column name="hist_we0">out, 1, ap_memory, hist, array</column>
<column name="hist_d0">out, 32, ap_memory, hist, array</column>
<column name="hist_address1">out, 10, ap_memory, hist, array</column>
<column name="hist_ce1">out, 1, ap_memory, hist, array</column>
<column name="hist_q1">in, 32, ap_memory, hist, array</column>
<column name="acc_out">out, 32, ap_vld, acc_out, pointer</column>
<column name="acc_out_ap_vld">out, 1, ap_vld, acc_out, pointer</column>
<column name="old_1_out">out, 10, ap_vld, old_1_out, pointer</column>
<column name="old_1_out_ap_vld">out, 1, ap_vld, old_1_out, pointer</column>
</table>
</item>
</section>
</profile>
