use super::{
    Cpu,
    instructions::{go, step},
};

use crate::mmu::Mmu;

use std::sync::atomic::{AtomicU8, AtomicU16, Ordering::Relaxed};

pub trait IO8<T: Copy> {
    fn read8(&mut self, bus: &Mmu, src: T) -> Option<u8>;
    fn write8(&mut self, bus: &mut Mmu, dst: T, val: u8) -> Option<()>;
}

pub trait IO16<T: Copy> {
    fn read16(&mut self, bus: &Mmu, src: T) -> Option<u16>;
    fn write16(&mut self, bus: &mut Mmu, dst: T, val: u16) -> Option<()>;
}

#[derive(Clone, Copy, Debug)]
pub enum Reg8 {
    A,
    B,
    C,
    D,
    E,
    H,
    L,
}

#[derive(Clone, Copy, Debug)]
pub enum Reg16 {
    AF,
    BC,
    DE,
    HL,
    SP,
}

#[derive(Clone, Copy, Debug)]
pub struct Imm8;

#[derive(Clone, Copy, Debug)]
pub struct Imm16;

#[derive(Clone, Copy, Debug)]
pub enum Indirect {
    BC,
    DE,
    HL,
    CFF,
    HLD,
    HLI,
}

#[derive(Clone, Copy, Debug)]
pub enum Direct8 {
    D,
    DFF,
}

#[derive(Clone, Copy, Debug)]
pub struct Direct16;

#[derive(Clone, Copy, Debug)]
pub enum Cond {
    NZ,
    Z,
    NC,
    C,
}

// レジスタのみの操作はcycleを消費しない
impl IO8<Reg8> for Cpu {
    fn read8(&mut self, _: &Mmu, src: Reg8) -> Option<u8> {
        match src {
            Reg8::A => Some(self.regs.a),
            Reg8::B => Some(self.regs.b),
            Reg8::C => Some(self.regs.c),
            Reg8::D => Some(self.regs.d),
            Reg8::E => Some(self.regs.e),
            Reg8::H => Some(self.regs.h),
            Reg8::L => Some(self.regs.l),
        }
    }

    fn write8(&mut self, _: &mut Mmu, dst: Reg8, val: u8) -> Option<()> {
        match dst {
            Reg8::A => Some(self.regs.a = val),
            Reg8::B => Some(self.regs.b = val),
            Reg8::C => Some(self.regs.c = val),
            Reg8::D => Some(self.regs.d = val),
            Reg8::E => Some(self.regs.e = val),
            Reg8::H => Some(self.regs.h = val),
            Reg8::L => Some(self.regs.l = val),
        }
    }
}

impl IO16<Reg16> for Cpu {
    fn read16(&mut self, _: &Mmu, src: Reg16) -> Option<u16> {
        match src {
            Reg16::AF => Some(self.regs.af()),
            Reg16::BC => Some(self.regs.bc()),
            Reg16::DE => Some(self.regs.de()),
            Reg16::HL => Some(self.regs.hl()),
            Reg16::SP => Some(self.regs.sp),
        }
    }

    fn write16(&mut self, _: &mut Mmu, dst: Reg16, val: u16) -> Option<()> {
        match dst {
            Reg16::AF => Some(self.regs.write_af(val)),
            Reg16::BC => Some(self.regs.write_bc(val)),
            Reg16::DE => Some(self.regs.write_de(val)),
            Reg16::HL => Some(self.regs.write_hl(val)),
            Reg16::SP => Some(self.regs.sp = val),
        }
    }
}

impl IO8<Imm8> for Cpu {
    fn read8(&mut self, bus: &Mmu, _: Imm8) -> Option<u8> {
        step!(None, {
            0: {
                VAL8.store(bus.read(self.regs.pc), Relaxed);
                self.regs.pc = self.regs.pc.wrapping_add(1);
                go!(1);
                return None;
            },
            1: {
                go!(0);
                return Some(VAL8.load(Relaxed));
            },
        });
    }

    fn write8(&mut self, _: &mut Mmu, _: Imm8, _: u8) -> Option<()> {
        unreachable!()
    }
}

impl IO16<Imm16> for Cpu {
    fn read16(&mut self, bus: &Mmu, _: Imm16) -> Option<u16> {
        step!(None, {
            0: if let Some(lo) = self.read8(bus, Imm8) {
                VAL8.store(lo, Relaxed);
                go!(1);
            },
            1: if let Some(hi) = self.read8(bus, Imm8) {
                VAL16.store(u16::from_le_bytes([VAL8.load(Relaxed), hi]), Relaxed);
                go!(2);
            },
            2: {
                go!(0);
                return Some(VAL16.load(Relaxed));
            },
        });
    }

    fn write16(&mut self, _: &mut Mmu, _: Imm16, _: u16) -> Option<()> {
        unreachable!()
    }
}

impl IO8<Indirect> for Cpu {
    fn read8(&mut self, bus: &Mmu, src: Indirect) -> Option<u8> {
        step!(None, {
            0: {
                VAL8.store(match src {
                    Indirect::BC => bus.read(self.regs.bc()),
                    Indirect::DE => bus.read(self.regs.de()),
                    Indirect::HL => bus.read(self.regs.hl()),
                    Indirect::CFF => bus.read(0xFF00 | (self.regs.c as u16)),
                    Indirect::HLD => {
                        let addr = self.regs.hl();
                        self.regs.write_hl(addr.wrapping_sub(1));
                        bus.read(addr)
                    },
                    Indirect::HLI => {
                        let addr = self.regs.hl();
                        self.regs.write_hl(addr.wrapping_add(1));
                        bus.read(addr)
                    },
                }, Relaxed);
                go!(1);
                return None;
            },
            1: {
                go!(0);
                return Some(VAL8.load(Relaxed));
            },
        });
    }

    fn write8(&mut self, bus: &mut Mmu, dst: Indirect, val: u8) -> Option<()> {
        step!(None, {
            0: {
                match dst {
                    Indirect::BC => bus.write(self.regs.bc(), val),
                    Indirect::DE => bus.write(self.regs.de(), val),
                    Indirect::HL => bus.write(self.regs.hl(), val),
                    Indirect::CFF => bus.write(0xFF00 | (self.regs.c as u16), val),
                    Indirect::HLD => {
                        let addr = self.regs.hl();
                        self.regs.write_hl(addr.wrapping_sub(1));
                        bus.write(addr, val);
                    },
                    Indirect::HLI => {
                        let addr = self.regs.hl();
                        self.regs.write_hl(addr.wrapping_add(1));
                        bus.write(addr, val);
                    },
                }
                go!(1);
                return None;
            },
            1: {
                go!(0);
                return Some(());
            },
        });
    }
}

impl IO8<Direct8> for Cpu {
    fn read8(&mut self, bus: &Mmu, src: Direct8) -> Option<u8> {
        step!(None, {
            0: if let Some(lo) = self.read8(bus, Imm8) {
                VAL8.store(lo, Relaxed);
                go!(1);
                if let Direct8::DFF = src {
                    VAL16.store(0xFF00 | (lo as u16), Relaxed);
                    go!(2);
                }
            },
            1: if let Some(hi) = self.read8(bus, Imm8) {
                VAL16.store(u16::from_le_bytes([VAL8.load(Relaxed), hi]), Relaxed);
                go!(2);
            },
            2: {
                VAL8.store(bus.read(VAL16.load(Relaxed)), Relaxed);
                go!(3);
                return None;
            },
            3: {
                go!(0);
                return Some(VAL8.load(Relaxed));
            },
        });
    }

    fn write8(&mut self, bus: &mut Mmu, dst: Direct8, val: u8) -> Option<()> {
        step!(None, {
            0: if let Some(lo) = self.read8(bus, Imm8) {
                VAL8.store(lo, Relaxed);
                go!(1);
                if let Direct8::DFF = dst {
                    VAL16.store(0xFF00 | (lo as u16), Relaxed);
                    go!(2);
                }
            },
            1: if let Some(hi) = self.read8(bus, Imm8) {
                VAL16.store(u16::from_le_bytes([VAL8.load(Relaxed), hi]), Relaxed);
                go!(2);
            },
            2: {
                bus.write(VAL16.load(Relaxed), val);
                go!(3);
                return None;
            },
            3: {
                go!(0);
                return Some(());
            },
        });
    }
}

impl IO16<Direct16> for Cpu {
    fn read16(&mut self, _: &Mmu, _: Direct16) -> Option<u16> {
        unreachable!()
    }

    fn write16(&mut self, bus: &mut Mmu, _: Direct16, val: u16) -> Option<()> {
        step!(None, {
            0: if let Some(lo) = self.read8(bus,Imm8) {
                VAL8.store(lo, Relaxed);
                go!(1);
            },
            1: if let Some(hi) = self.read8(bus, Imm8) {
                    VAL16.store(u16::from_le_bytes([VAL8.load(Relaxed), hi]), Relaxed);
                    go!(2);
            },
            2: {
                bus.write(VAL16.load(Relaxed), val as u8);
                go!(3);
                return None;
            },
            3: {
                bus.write(VAL16.load(Relaxed).wrapping_add(1), (val >> 8) as u8);
                go!(4);
                return None;
            },
            4: {
                go!(0);
                return Some(());
            },
        });
    }
}
