;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_1
ADC_1_Bypass_P32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
ADC_1_Bypass_P32__0__MASK EQU 0x04
ADC_1_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
ADC_1_Bypass_P32__0__PORT EQU 3
ADC_1_Bypass_P32__0__SHIFT EQU 2
ADC_1_Bypass_P32__AG EQU CYREG_PRT3_AG
ADC_1_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
ADC_1_Bypass_P32__BIE EQU CYREG_PRT3_BIE
ADC_1_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_1_Bypass_P32__BYP EQU CYREG_PRT3_BYP
ADC_1_Bypass_P32__CTL EQU CYREG_PRT3_CTL
ADC_1_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
ADC_1_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
ADC_1_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
ADC_1_Bypass_P32__DR EQU CYREG_PRT3_DR
ADC_1_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_1_Bypass_P32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_1_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_1_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_1_Bypass_P32__MASK EQU 0x04
ADC_1_Bypass_P32__PORT EQU 3
ADC_1_Bypass_P32__PRT EQU CYREG_PRT3_PRT
ADC_1_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_1_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_1_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_1_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_1_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_1_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_1_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_1_Bypass_P32__PS EQU CYREG_PRT3_PS
ADC_1_Bypass_P32__SHIFT EQU 2
ADC_1_Bypass_P32__SLW EQU CYREG_PRT3_SLW
ADC_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_1_DEC__CR EQU CYREG_DEC_CR
ADC_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_1_DEC__PM_ACT_MSK EQU 0x01
ADC_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_1_DEC__PM_STBY_MSK EQU 0x01
ADC_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_1_DEC__SR EQU CYREG_DEC_SR
ADC_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_1_IRQ__INTC_MASK EQU 0x20000000
ADC_1_IRQ__INTC_NUMBER EQU 29
ADC_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_1_theACLK__INDEX EQU 0x00
ADC_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_1_theACLK__PM_STBY_MSK EQU 0x01

; Pin_34
Pin_34__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_34__0__MASK EQU 0x10
Pin_34__0__PC EQU CYREG_PRT3_PC4
Pin_34__0__PORT EQU 3
Pin_34__0__SHIFT EQU 4
Pin_34__AG EQU CYREG_PRT3_AG
Pin_34__AMUX EQU CYREG_PRT3_AMUX
Pin_34__BIE EQU CYREG_PRT3_BIE
Pin_34__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_34__BYP EQU CYREG_PRT3_BYP
Pin_34__CTL EQU CYREG_PRT3_CTL
Pin_34__DM0 EQU CYREG_PRT3_DM0
Pin_34__DM1 EQU CYREG_PRT3_DM1
Pin_34__DM2 EQU CYREG_PRT3_DM2
Pin_34__DR EQU CYREG_PRT3_DR
Pin_34__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_34__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_34__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_34__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_34__MASK EQU 0x10
Pin_34__Opamp_min__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_34__Opamp_min__MASK EQU 0x10
Pin_34__Opamp_min__PC EQU CYREG_PRT3_PC4
Pin_34__Opamp_min__PORT EQU 3
Pin_34__Opamp_min__SHIFT EQU 4
Pin_34__PORT EQU 3
Pin_34__PRT EQU CYREG_PRT3_PRT
Pin_34__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_34__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_34__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_34__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_34__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_34__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_34__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_34__PS EQU CYREG_PRT3_PS
Pin_34__SHIFT EQU 4
Pin_34__SLW EQU CYREG_PRT3_SLW

; Pin_35
Pin_35__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_35__0__MASK EQU 0x20
Pin_35__0__PC EQU CYREG_PRT3_PC5
Pin_35__0__PORT EQU 3
Pin_35__0__SHIFT EQU 5
Pin_35__AG EQU CYREG_PRT3_AG
Pin_35__AMUX EQU CYREG_PRT3_AMUX
Pin_35__BIE EQU CYREG_PRT3_BIE
Pin_35__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_35__BYP EQU CYREG_PRT3_BYP
Pin_35__CTL EQU CYREG_PRT3_CTL
Pin_35__DM0 EQU CYREG_PRT3_DM0
Pin_35__DM1 EQU CYREG_PRT3_DM1
Pin_35__DM2 EQU CYREG_PRT3_DM2
Pin_35__DR EQU CYREG_PRT3_DR
Pin_35__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_35__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_35__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_35__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_35__MASK EQU 0x20
Pin_35__Opamp_pls__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_35__Opamp_pls__MASK EQU 0x20
Pin_35__Opamp_pls__PC EQU CYREG_PRT3_PC5
Pin_35__Opamp_pls__PORT EQU 3
Pin_35__Opamp_pls__SHIFT EQU 5
Pin_35__PORT EQU 3
Pin_35__PRT EQU CYREG_PRT3_PRT
Pin_35__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_35__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_35__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_35__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_35__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_35__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_35__PS EQU CYREG_PRT3_PS
Pin_35__SHIFT EQU 5
Pin_35__SLW EQU CYREG_PRT3_SLW

; Pin_Tx
Pin_Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Pin_Tx__0__MASK EQU 0x80
Pin_Tx__0__PC EQU CYREG_PRT12_PC7
Pin_Tx__0__PORT EQU 12
Pin_Tx__0__SHIFT EQU 7
Pin_Tx__AG EQU CYREG_PRT12_AG
Pin_Tx__BIE EQU CYREG_PRT12_BIE
Pin_Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Tx__BYP EQU CYREG_PRT12_BYP
Pin_Tx__DM0 EQU CYREG_PRT12_DM0
Pin_Tx__DM1 EQU CYREG_PRT12_DM1
Pin_Tx__DM2 EQU CYREG_PRT12_DM2
Pin_Tx__DR EQU CYREG_PRT12_DR
Pin_Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Tx__MASK EQU 0x80
Pin_Tx__PORT EQU 12
Pin_Tx__PRT EQU CYREG_PRT12_PRT
Pin_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Tx__PS EQU CYREG_PRT12_PS
Pin_Tx__SHIFT EQU 7
Pin_Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Tx__SLW EQU CYREG_PRT12_SLW

; UART_1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isrADC
isrADC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrADC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrADC__INTC_MASK EQU 0x04
isrADC__INTC_NUMBER EQU 2
isrADC__INTC_PRIOR_NUM EQU 7
isrADC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isrADC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrADC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Pin_152
Pin_152__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_152__0__MASK EQU 0x04
Pin_152__0__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_152__0__PORT EQU 15
Pin_152__0__SHIFT EQU 2
Pin_152__AG EQU CYREG_PRT15_AG
Pin_152__AMUX EQU CYREG_PRT15_AMUX
Pin_152__BIE EQU CYREG_PRT15_BIE
Pin_152__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_152__BYP EQU CYREG_PRT15_BYP
Pin_152__CTL EQU CYREG_PRT15_CTL
Pin_152__DDS_P__INTTYPE EQU CYREG_PICU15_INTTYPE2
Pin_152__DDS_P__MASK EQU 0x04
Pin_152__DDS_P__PC EQU CYREG_IO_PC_PRT15_PC2
Pin_152__DDS_P__PORT EQU 15
Pin_152__DDS_P__SHIFT EQU 2
Pin_152__DM0 EQU CYREG_PRT15_DM0
Pin_152__DM1 EQU CYREG_PRT15_DM1
Pin_152__DM2 EQU CYREG_PRT15_DM2
Pin_152__DR EQU CYREG_PRT15_DR
Pin_152__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_152__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_152__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_152__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_152__MASK EQU 0x04
Pin_152__PORT EQU 15
Pin_152__PRT EQU CYREG_PRT15_PRT
Pin_152__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_152__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_152__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_152__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_152__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_152__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_152__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_152__PS EQU CYREG_PRT15_PS
Pin_152__SHIFT EQU 2
Pin_152__SLW EQU CYREG_PRT15_SLW

; Pin_153
Pin_153__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_153__0__MASK EQU 0x08
Pin_153__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_153__0__PORT EQU 15
Pin_153__0__SHIFT EQU 3
Pin_153__AG EQU CYREG_PRT15_AG
Pin_153__AMUX EQU CYREG_PRT15_AMUX
Pin_153__BIE EQU CYREG_PRT15_BIE
Pin_153__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_153__BYP EQU CYREG_PRT15_BYP
Pin_153__CTL EQU CYREG_PRT15_CTL
Pin_153__DDS_N__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_153__DDS_N__MASK EQU 0x08
Pin_153__DDS_N__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_153__DDS_N__PORT EQU 15
Pin_153__DDS_N__SHIFT EQU 3
Pin_153__DM0 EQU CYREG_PRT15_DM0
Pin_153__DM1 EQU CYREG_PRT15_DM1
Pin_153__DM2 EQU CYREG_PRT15_DM2
Pin_153__DR EQU CYREG_PRT15_DR
Pin_153__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_153__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_153__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_153__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_153__MASK EQU 0x08
Pin_153__PORT EQU 15
Pin_153__PRT EQU CYREG_PRT15_PRT
Pin_153__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_153__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_153__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_153__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_153__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_153__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_153__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_153__PS EQU CYREG_PRT15_PS
Pin_153__SHIFT EQU 3
Pin_153__SLW EQU CYREG_PRT15_SLW

; Pin_LED
Pin_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_LED__0__MASK EQU 0x02
Pin_LED__0__PC EQU CYREG_PRT2_PC1
Pin_LED__0__PORT EQU 2
Pin_LED__0__SHIFT EQU 1
Pin_LED__AG EQU CYREG_PRT2_AG
Pin_LED__AMUX EQU CYREG_PRT2_AMUX
Pin_LED__BIE EQU CYREG_PRT2_BIE
Pin_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LED__BYP EQU CYREG_PRT2_BYP
Pin_LED__CTL EQU CYREG_PRT2_CTL
Pin_LED__DM0 EQU CYREG_PRT2_DM0
Pin_LED__DM1 EQU CYREG_PRT2_DM1
Pin_LED__DM2 EQU CYREG_PRT2_DM2
Pin_LED__DR EQU CYREG_PRT2_DR
Pin_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LED__LED__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_LED__LED__MASK EQU 0x02
Pin_LED__LED__PC EQU CYREG_PRT2_PC1
Pin_LED__LED__PORT EQU 2
Pin_LED__LED__SHIFT EQU 1
Pin_LED__MASK EQU 0x02
Pin_LED__PORT EQU 2
Pin_LED__PRT EQU CYREG_PRT2_PRT
Pin_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LED__PS EQU CYREG_PRT2_PS
Pin_LED__SHIFT EQU 1
Pin_LED__SLW EQU CYREG_PRT2_SLW

; Button_1
Button_1_isrPoll__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Button_1_isrPoll__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Button_1_isrPoll__INTC_MASK EQU 0x01
Button_1_isrPoll__INTC_NUMBER EQU 0
Button_1_isrPoll__INTC_PRIOR_NUM EQU 7
Button_1_isrPoll__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Button_1_isrPoll__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Button_1_isrPoll__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Button_1_REG_0__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Button_1_REG_0__0__MASK EQU 0x80
Button_1_REG_0__0__PC EQU CYREG_PRT1_PC7
Button_1_REG_0__0__PORT EQU 1
Button_1_REG_0__0__SHIFT EQU 7
Button_1_REG_0__AG EQU CYREG_PRT1_AG
Button_1_REG_0__AMUX EQU CYREG_PRT1_AMUX
Button_1_REG_0__BIE EQU CYREG_PRT1_BIE
Button_1_REG_0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Button_1_REG_0__BYP EQU CYREG_PRT1_BYP
Button_1_REG_0__CTL EQU CYREG_PRT1_CTL
Button_1_REG_0__DM0 EQU CYREG_PRT1_DM0
Button_1_REG_0__DM1 EQU CYREG_PRT1_DM1
Button_1_REG_0__DM2 EQU CYREG_PRT1_DM2
Button_1_REG_0__DR EQU CYREG_PRT1_DR
Button_1_REG_0__INP_DIS EQU CYREG_PRT1_INP_DIS
Button_1_REG_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Button_1_REG_0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Button_1_REG_0__LCD_EN EQU CYREG_PRT1_LCD_EN
Button_1_REG_0__MASK EQU 0x80
Button_1_REG_0__PORT EQU 1
Button_1_REG_0__PRT EQU CYREG_PRT1_PRT
Button_1_REG_0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Button_1_REG_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Button_1_REG_0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Button_1_REG_0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Button_1_REG_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Button_1_REG_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Button_1_REG_0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Button_1_REG_0__PS EQU CYREG_PRT1_PS
Button_1_REG_0__SHIFT EQU 7
Button_1_REG_0__SLW EQU CYREG_PRT1_SLW

; Clock_UART
Clock_UART__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_UART__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_UART__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_UART__CFG2_SRC_SEL_MASK EQU 0x07
Clock_UART__INDEX EQU 0x01
Clock_UART__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_UART__PM_ACT_MSK EQU 0x02
Clock_UART__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_UART__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
