library IEEE;
use IEEE.std_logic_1164.all;

entity ROM is
	port(address : in std_logic_vector();
		  );
end ROM;