
*** Running vivado
    with args -log Color_Detection.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Color_Detection.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Color_Detection.tcl -notrace
Command: synth_design -top Color_Detection -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 802.910 ; gain = 176.297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Color_Detection' [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/new/Image.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.runs/synth_1/.Xil/Vivado-68656-LAPTOP-SR0LD7J6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.runs/synth_1/.Xil/Vivado-68656-LAPTOP-SR0LD7J6/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/new/Image.v:232]
WARNING: [Synth 8-6014] Unused sequential element val_reg was removed.  [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/new/Image.v:259]
WARNING: [Synth 8-6014] Unused sequential element current_rgb_reg was removed.  [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/new/Image.v:424]
INFO: [Synth 8-6155] done synthesizing module 'Color_Detection' (2#1) [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/new/Image.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 868.805 ; gain = 242.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 868.805 ; gain = 242.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 868.805 ; gain = 242.191
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst1'
Finished Parsing XDC File [c:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst1'
Parsing XDC File [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/constrs_1/new/constr1.xdc]
Finished Parsing XDC File [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/constrs_1/new/constr1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/constrs_1/new/constr1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Color_Detection_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Color_Detection_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 995.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 995.461 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.734 ; gain = 378.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.734 ; gain = 378.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.734 ; gain = 378.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.srcs/sources_1/new/Image.v:436]
INFO: [Synth 8-5546] ROM "red" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "yellow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aqua" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fuchsia" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lime" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maroon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "navy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "olive" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "purple" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "silver" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "teal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1004.734 ; gain = 378.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   5 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 39    
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 39    
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 13    
	  14 Input     16 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Color_Detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   5 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 39    
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 39    
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 13    
	  14 Input     16 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "red" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "yellow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aqua" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maroon" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "silver" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "teal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lime" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "olive" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fuchsia" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "navy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "purple" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP addr2, operation Mode is: A*(B:0x1ae).
DSP Report: operator addr2 is absorbed into DSP addr2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.734 ; gain = 378.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Color_Detection | A*(B:0x1ae) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1014.277 ; gain = 387.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1200.156 ; gain = 573.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1200.156 ; gain = 573.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    56|
|4     |DSP48E1       |     1|
|5     |LUT1          |    24|
|6     |LUT2          |   110|
|7     |LUT3          |   144|
|8     |LUT4          |   136|
|9     |LUT5          |   140|
|10    |LUT6          |   248|
|11    |FDRE          |   303|
|12    |IBUF          |    14|
|13    |OBUF          |    13|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1198|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1202.969 ; gain = 576.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1202.969 ; gain = 440.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1202.969 ; gain = 576.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Color_Detection' is not ideal for floorplanning, since the cellview 'Color_Detection' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1202.969 ; gain = 817.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kushagra Sharma/Downloads/Week 4/Color_Detection_ON_FPGA/Image_Detection_ON_FPGA.runs/synth_1/Color_Detection.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Color_Detection_utilization_synth.rpt -pb Color_Detection_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 13:57:01 2019...
