# aclk {FREQ_HZ 142857132 CLK_DOMAIN SD2HDMI_processing_system7_0_1_FCLK_CLK1 PHASE 0.0}
# Clock Domain: SD2HDMI_processing_system7_0_1_FCLK_CLK1
create_clock -name aclk -period 7.000 [get_ports aclk]
# Generated clocks
