// Seed: 1425813237
module module_0 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5,
    input tri id_6,
    output supply1 id_7
);
  assign id_2 = 1 == id_4 && 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    output tri1 id_3
);
  logic id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output logic id_0,
    output tri id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output tri id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    input wire id_9,
    input wand id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    input wor id_14,
    output tri0 id_15,
    input wand id_16,
    output uwire id_17,
    input supply1 id_18,
    input wire id_19
);
  always @(posedge id_11) begin : LABEL_0
    #1 id_0 = -1;
  end
  module_0 modCall_1 (
      id_2,
      id_11,
      id_15,
      id_4,
      id_6,
      id_17,
      id_6,
      id_12
  );
endmodule
