verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/statemachine_3.v"
verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/shifter_5.v"
verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/comparator_6.v"
verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/boolean_2.v"
verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/adder_4.v"
verilog work "C:/Users/junqi/Documents/mojo/8BitALU/work/planAhead/8BitALU/8BitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
