// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1936\sampleModel1936_5_sub\Mysubsystem_15.v
// Created: 2024-07-02 15:06:49
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_15
// Source Path: sampleModel1936_5_sub/Subsystem/Mysubsystem_15
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_15
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // ufix16_En7


  wire [7:0] cfblk144_out1;  // uint8
  wire [15:0] cfblk127_out1;  // ufix16_En7


  cfblk144 u_cfblk144 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk144_out1)  // uint8
                       );

  assign Out1 = cfblk144_out1;

  assign cfblk127_out1 = {1'b0, {cfblk144_out1, 7'b0000000}};



  assign Out2 = cfblk127_out1;

endmodule  // Mysubsystem_15

