
Project2_v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008024  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  080081b8  080081b8  000091b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800863c  0800863c  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800863c  0800863c  0000963c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008644  08008644  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008644  08008644  00009644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008648  08008648  00009648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800864c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009fbc  200001d4  08008820  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a190  08008820  0000b190  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d10  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002745  00000000  00000000  0001cf14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  0001f660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1e  00000000  00000000  00020888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002352a  00000000  00000000  000216a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a7a  00000000  00000000  00044bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbe7a  00000000  00000000  0005864a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001344c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005da4  00000000  00000000  00134508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0013a2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800819c 	.word	0x0800819c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800819c 	.word	0x0800819c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08e      	sub	sp, #56	@ 0x38
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f000 fe9e 	bl	8001c1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f9fb 	bl	80012d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 fb69 	bl	80015b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ee6:	f000 fb49 	bl	800157c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000eea:	f000 fb17 	bl	800151c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000eee:	f000 fa49 	bl	8001384 <MX_ADC1_Init>
  MX_TIM6_Init();
 8000ef2:	f000 faad 	bl	8001450 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000ef6:	f000 fae1 	bl	80014bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf, ADC_BUFFER_SIZE);
 8000efa:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8000efe:	49be      	ldr	r1, [pc, #760]	@ (80011f8 <main+0x324>)
 8000f00:	48be      	ldr	r0, [pc, #760]	@ (80011fc <main+0x328>)
 8000f02:	f001 fa09 	bl	8002318 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim6);  // Start TIM6 (trigger source)
 8000f06:	48be      	ldr	r0, [pc, #760]	@ (8001200 <main+0x32c>)
 8000f08:	f003 fe18 	bl	8004b3c <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2108      	movs	r1, #8
 8000f10:	48bc      	ldr	r0, [pc, #752]	@ (8001204 <main+0x330>)
 8000f12:	f002 fbff 	bl	8003714 <HAL_GPIO_WritePin>
  while (!flag)
 8000f16:	bf00      	nop
 8000f18:	4bbb      	ldr	r3, [pc, #748]	@ (8001208 <main+0x334>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0fb      	beq.n	8000f18 <main+0x44>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2108      	movs	r1, #8
 8000f24:	48b7      	ldr	r0, [pc, #732]	@ (8001204 <main+0x330>)
 8000f26:	f002 fbf5 	bl	8003714 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2180      	movs	r1, #128	@ 0x80
 8000f2e:	48b5      	ldr	r0, [pc, #724]	@ (8001204 <main+0x330>)
 8000f30:	f002 fbf0 	bl	8003714 <HAL_GPIO_WritePin>

  uint32_t sum = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	637b      	str	r3, [r7, #52]	@ 0x34
  uint16_t max_adc = 0;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	867b      	strh	r3, [r7, #50]	@ 0x32
  uint16_t min_adc = ADC_MAX;
 8000f3c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000f40:	863b      	strh	r3, [r7, #48]	@ 0x30

  uint16_t centre = 1623;
 8000f42:	f240 6357 	movw	r3, #1623	@ 0x657
 8000f46:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t threshold = 50;
 8000f48:	2332      	movs	r3, #50	@ 0x32
 8000f4a:	843b      	strh	r3, [r7, #32]
  uint16_t lower = centre - threshold;
 8000f4c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8000f4e:	8c3b      	ldrh	r3, [r7, #32]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	83fb      	strh	r3, [r7, #30]
  uint16_t upper = centre + threshold;
 8000f54:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8000f56:	8c3b      	ldrh	r3, [r7, #32]
 8000f58:	4413      	add	r3, r2
 8000f5a:	83bb      	strh	r3, [r7, #28]
  uint16_t rise = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t fall = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  float prev_v = 0;
 8000f64:	f04f 0300 	mov.w	r3, #0
 8000f68:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (int i = 0; i < ADC_BUFFER_SIZE; i++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f6e:	e06c      	b.n	800104a <main+0x176>
	{

		float voltage = ( (float)adc_dma_buf[i] * 3300.0f ) / 4095.0f;
 8000f70:	4aa1      	ldr	r2, [pc, #644]	@ (80011f8 <main+0x324>)
 8000f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f78:	ee07 3a90 	vmov	s15, r3
 8000f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f80:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800120c <main+0x338>
 8000f84:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f88:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8001210 <main+0x33c>
 8000f8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f90:	edc7 7a00 	vstr	s15, [r7]
//		printf("VOLT: %.2f\r\n", voltage);
//		voltage_array[i] = voltage;

		//	 printf("ADC[%d] = %u\r\n", i, adc_dma_buf[i]);
		sum += adc_dma_buf[i];
 8000f94:	4a98      	ldr	r2, [pc, #608]	@ (80011f8 <main+0x324>)
 8000f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fa0:	4413      	add	r3, r2
 8000fa2:	637b      	str	r3, [r7, #52]	@ 0x34

		if (adc_dma_buf[i] > max_adc)
 8000fa4:	4a94      	ldr	r2, [pc, #592]	@ (80011f8 <main+0x324>)
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fac:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d204      	bcs.n	8000fbc <main+0xe8>
		{
			  max_adc = adc_dma_buf[i];
 8000fb2:	4a91      	ldr	r2, [pc, #580]	@ (80011f8 <main+0x324>)
 8000fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fba:	867b      	strh	r3, [r7, #50]	@ 0x32
		}

		if (adc_dma_buf[i] < min_adc)
 8000fbc:	4a8e      	ldr	r2, [pc, #568]	@ (80011f8 <main+0x324>)
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fc4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d904      	bls.n	8000fd4 <main+0x100>
		{
			  min_adc = adc_dma_buf[i];
 8000fca:	4a8b      	ldr	r2, [pc, #556]	@ (80011f8 <main+0x324>)
 8000fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fd2:	863b      	strh	r3, [r7, #48]	@ 0x30
		}


		if (prev_v < lower && voltage > upper)
 8000fd4:	8bfb      	ldrh	r3, [r7, #30]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fde:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000fe2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fea:	d50e      	bpl.n	800100a <main+0x136>
 8000fec:	8bbb      	ldrh	r3, [r7, #28]
 8000fee:	ee07 3a90 	vmov	s15, r3
 8000ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff6:	ed97 7a00 	vldr	s14, [r7]
 8000ffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	dd02      	ble.n	800100a <main+0x136>
		{
			rise ++;
 8001004:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001006:	3301      	adds	r3, #1
 8001008:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		}

		if (voltage < lower && prev_v > upper)
 800100a:	8bfb      	ldrh	r3, [r7, #30]
 800100c:	ee07 3a90 	vmov	s15, r3
 8001010:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001014:	ed97 7a00 	vldr	s14, [r7]
 8001018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800101c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001020:	d50e      	bpl.n	8001040 <main+0x16c>
 8001022:	8bbb      	ldrh	r3, [r7, #28]
 8001024:	ee07 3a90 	vmov	s15, r3
 8001028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800102c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001030:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001038:	dd02      	ble.n	8001040 <main+0x16c>
		{
			fall ++;
 800103a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800103c:	3301      	adds	r3, #1
 800103e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		}

		prev_v = voltage;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	62bb      	str	r3, [r7, #40]	@ 0x28
	for (int i = 0; i < ADC_BUFFER_SIZE; i++)
 8001044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001046:	3301      	adds	r3, #1
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
 800104a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001050:	4293      	cmp	r3, r2
 8001052:	dd8d      	ble.n	8000f70 <main+0x9c>


	}

	printf("START\r\n");
 8001054:	486f      	ldr	r0, [pc, #444]	@ (8001214 <main+0x340>)
 8001056:	f005 f931 	bl	80062bc <puts>
	HAL_UART_Transmit(&huart2, (uint8_t*)adc_dma_buf, ADC_BUFFER_SIZE * sizeof(uint16_t), HAL_MAX_DELAY);
 800105a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800105e:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001062:	4965      	ldr	r1, [pc, #404]	@ (80011f8 <main+0x324>)
 8001064:	486c      	ldr	r0, [pc, #432]	@ (8001218 <main+0x344>)
 8001066:	f003 fed9 	bl	8004e1c <HAL_UART_Transmit>

	// 3. Only AFTER full transmission, printf summary
	float adc_avg = (float)sum / ADC_BUFFER_SIZE;
 800106a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001074:	eddf 6a69 	vldr	s13, [pc, #420]	@ 800121c <main+0x348>
 8001078:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800107c:	edc7 7a06 	vstr	s15, [r7, #24]
	float v_avg = (adc_avg * VREF_mV) / ADC_MAX;
 8001080:	edd7 7a06 	vldr	s15, [r7, #24]
 8001084:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 800120c <main+0x338>
 8001088:	ee27 7a87 	vmul.f32	s14, s15, s14
 800108c:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8001210 <main+0x33c>
 8001090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001094:	edc7 7a05 	vstr	s15, [r7, #20]
	float max_v = (max_adc * VREF_mV) / ADC_MAX;
 8001098:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800109a:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	4a5f      	ldr	r2, [pc, #380]	@ (8001220 <main+0x34c>)
 80010a4:	fb82 1203 	smull	r1, r2, r2, r3
 80010a8:	441a      	add	r2, r3
 80010aa:	12d2      	asrs	r2, r2, #11
 80010ac:	17db      	asrs	r3, r3, #31
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b8:	edc7 7a04 	vstr	s15, [r7, #16]
	float min_v = (min_adc * VREF_mV) / ADC_MAX;
 80010bc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80010be:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80010c2:	fb02 f303 	mul.w	r3, r2, r3
 80010c6:	4a56      	ldr	r2, [pc, #344]	@ (8001220 <main+0x34c>)
 80010c8:	fb82 1203 	smull	r1, r2, r2, r3
 80010cc:	441a      	add	r2, r3
 80010ce:	12d2      	asrs	r2, r2, #11
 80010d0:	17db      	asrs	r3, r3, #31
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	ee07 3a90 	vmov	s15, r3
 80010d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010dc:	edc7 7a03 	vstr	s15, [r7, #12]
	float pp = max_v - min_v;
 80010e0:	ed97 7a04 	vldr	s14, [r7, #16]
 80010e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80010e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010ec:	edc7 7a02 	vstr	s15, [r7, #8]
	uint16_t sum_edge = rise + fall;
 80010f0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80010f2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80010f4:	4413      	add	r3, r2
 80010f6:	80fb      	strh	r3, [r7, #6]

	printf("ADC_AVG: %.2f\r\n", adc_avg);
 80010f8:	69b8      	ldr	r0, [r7, #24]
 80010fa:	f7ff fa25 	bl	8000548 <__aeabi_f2d>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4848      	ldr	r0, [pc, #288]	@ (8001224 <main+0x350>)
 8001104:	f005 f872 	bl	80061ec <iprintf>
	printf("ADC_MAX: %u\r\n", max_adc);
 8001108:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800110a:	4619      	mov	r1, r3
 800110c:	4846      	ldr	r0, [pc, #280]	@ (8001228 <main+0x354>)
 800110e:	f005 f86d 	bl	80061ec <iprintf>
	printf("ADC_MIN: %u\r\n", min_adc);
 8001112:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001114:	4619      	mov	r1, r3
 8001116:	4845      	ldr	r0, [pc, #276]	@ (800122c <main+0x358>)
 8001118:	f005 f868 	bl	80061ec <iprintf>

	printf("VOLT_AVG: %.2f\r\n", v_avg);
 800111c:	6978      	ldr	r0, [r7, #20]
 800111e:	f7ff fa13 	bl	8000548 <__aeabi_f2d>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4842      	ldr	r0, [pc, #264]	@ (8001230 <main+0x35c>)
 8001128:	f005 f860 	bl	80061ec <iprintf>
	printf("VOLT_MAX: %.2f\r\n", max_v);
 800112c:	6938      	ldr	r0, [r7, #16]
 800112e:	f7ff fa0b 	bl	8000548 <__aeabi_f2d>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	483f      	ldr	r0, [pc, #252]	@ (8001234 <main+0x360>)
 8001138:	f005 f858 	bl	80061ec <iprintf>
	printf("VOLT_MIN: %.2f\r\n", min_v);
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f7ff fa03 	bl	8000548 <__aeabi_f2d>
 8001142:	4602      	mov	r2, r0
 8001144:	460b      	mov	r3, r1
 8001146:	483c      	ldr	r0, [pc, #240]	@ (8001238 <main+0x364>)
 8001148:	f005 f850 	bl	80061ec <iprintf>
	printf("PP: %.2f\r\n", pp);
 800114c:	68b8      	ldr	r0, [r7, #8]
 800114e:	f7ff f9fb 	bl	8000548 <__aeabi_f2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4839      	ldr	r0, [pc, #228]	@ (800123c <main+0x368>)
 8001158:	f005 f848 	bl	80061ec <iprintf>

	printf("RISE_EDGE: %u\r\n", rise);
 800115c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800115e:	4619      	mov	r1, r3
 8001160:	4837      	ldr	r0, [pc, #220]	@ (8001240 <main+0x36c>)
 8001162:	f005 f843 	bl	80061ec <iprintf>
	printf("FALL_EDGE: %u\r\n", fall);
 8001166:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001168:	4619      	mov	r1, r3
 800116a:	4836      	ldr	r0, [pc, #216]	@ (8001244 <main+0x370>)
 800116c:	f005 f83e 	bl	80061ec <iprintf>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2180      	movs	r1, #128	@ 0x80
 8001174:	4823      	ldr	r0, [pc, #140]	@ (8001204 <main+0x330>)
 8001176:	f002 facd 	bl	8003714 <HAL_GPIO_WritePin>
	// E
	// CON1 10,10
	// CON2 10,30
	// CON3 30,10
	// CON4 30,30
	if (sum_edge >= 7)
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	2b06      	cmp	r3, #6
 800117e:	d927      	bls.n	80011d0 <main+0x2fc>
	{
		// COIN
		printf("C\r\n");
 8001180:	4831      	ldr	r0, [pc, #196]	@ (8001248 <main+0x374>)
 8001182:	f005 f89b 	bl	80062bc <puts>

		if (sum_edge > 44)
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	2b2c      	cmp	r3, #44	@ 0x2c
 800118a:	d910      	bls.n	80011ae <main+0x2da>
		{
			if (pp > 2900)
 800118c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001190:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 800124c <main+0x378>
 8001194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119c:	dd03      	ble.n	80011a6 <main+0x2d2>
			{
				printf("CON2\r\n");
 800119e:	482c      	ldr	r0, [pc, #176]	@ (8001250 <main+0x37c>)
 80011a0:	f005 f88c 	bl	80062bc <puts>
 80011a4:	e08c      	b.n	80012c0 <main+0x3ec>
			}

			else
			{
				printf("CON1\r\n");
 80011a6:	482b      	ldr	r0, [pc, #172]	@ (8001254 <main+0x380>)
 80011a8:	f005 f888 	bl	80062bc <puts>
 80011ac:	e088      	b.n	80012c0 <main+0x3ec>

		}

		else
		{
			if (pp > 2050)
 80011ae:	edd7 7a02 	vldr	s15, [r7, #8]
 80011b2:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001258 <main+0x384>
 80011b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011be:	dd03      	ble.n	80011c8 <main+0x2f4>
			{
				printf("CON4\r\n");
 80011c0:	4826      	ldr	r0, [pc, #152]	@ (800125c <main+0x388>)
 80011c2:	f005 f87b 	bl	80062bc <puts>
 80011c6:	e07b      	b.n	80012c0 <main+0x3ec>
			}

			else
			{
				printf("CON3\r\n");
 80011c8:	4825      	ldr	r0, [pc, #148]	@ (8001260 <main+0x38c>)
 80011ca:	f005 f877 	bl	80062bc <puts>
 80011ce:	e077      	b.n	80012c0 <main+0x3ec>

			}
		}
	}

	else if (sum_edge < 7)
 80011d0:	88fb      	ldrh	r3, [r7, #6]
 80011d2:	2b06      	cmp	r3, #6
 80011d4:	d874      	bhi.n	80012c0 <main+0x3ec>
	{
		printf("E\r\n");
 80011d6:	4823      	ldr	r0, [pc, #140]	@ (8001264 <main+0x390>)
 80011d8:	f005 f870 	bl	80062bc <puts>

		if (pp < 1000)
 80011dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80011e0:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001268 <main+0x394>
 80011e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ec:	d542      	bpl.n	8001274 <main+0x3a0>
		{
			printf("CON3\r\n");
 80011ee:	481c      	ldr	r0, [pc, #112]	@ (8001260 <main+0x38c>)
 80011f0:	f005 f864 	bl	80062bc <puts>
 80011f4:	e064      	b.n	80012c0 <main+0x3ec>
 80011f6:	bf00      	nop
 80011f8:	200003f8 	.word	0x200003f8
 80011fc:	200001f0 	.word	0x200001f0
 8001200:	2000029c 	.word	0x2000029c
 8001204:	48000400 	.word	0x48000400
 8001208:	2000a038 	.word	0x2000a038
 800120c:	454e4000 	.word	0x454e4000
 8001210:	457ff000 	.word	0x457ff000
 8001214:	080081b8 	.word	0x080081b8
 8001218:	20000370 	.word	0x20000370
 800121c:	469c4000 	.word	0x469c4000
 8001220:	80080081 	.word	0x80080081
 8001224:	080081c0 	.word	0x080081c0
 8001228:	080081d0 	.word	0x080081d0
 800122c:	080081e0 	.word	0x080081e0
 8001230:	080081f0 	.word	0x080081f0
 8001234:	08008204 	.word	0x08008204
 8001238:	08008218 	.word	0x08008218
 800123c:	0800822c 	.word	0x0800822c
 8001240:	08008238 	.word	0x08008238
 8001244:	08008248 	.word	0x08008248
 8001248:	08008258 	.word	0x08008258
 800124c:	45354000 	.word	0x45354000
 8001250:	0800825c 	.word	0x0800825c
 8001254:	08008264 	.word	0x08008264
 8001258:	45002000 	.word	0x45002000
 800125c:	0800826c 	.word	0x0800826c
 8001260:	08008274 	.word	0x08008274
 8001264:	0800827c 	.word	0x0800827c
 8001268:	447a0000 	.word	0x447a0000
 800126c:	45034000 	.word	0x45034000
 8001270:	44e10000 	.word	0x44e10000

		}

		else if (pp >= 1000 && pp < 2100)
 8001274:	edd7 7a02 	vldr	s15, [r7, #8]
 8001278:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8001268 <main+0x394>
 800127c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001284:	db19      	blt.n	80012ba <main+0x3e6>
 8001286:	edd7 7a02 	vldr	s15, [r7, #8]
 800128a:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 800126c <main+0x398>
 800128e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001296:	d510      	bpl.n	80012ba <main+0x3e6>
		{
			if (max_v > 1800)
 8001298:	edd7 7a04 	vldr	s15, [r7, #16]
 800129c:	ed1f 7a0c 	vldr	s14, [pc, #-48]	@ 8001270 <main+0x39c>
 80012a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	dd03      	ble.n	80012b2 <main+0x3de>
			{
				printf("CON1\r\n");
 80012aa:	4808      	ldr	r0, [pc, #32]	@ (80012cc <main+0x3f8>)
 80012ac:	f005 f806 	bl	80062bc <puts>
			if (max_v > 1800)
 80012b0:	e006      	b.n	80012c0 <main+0x3ec>
			}

			else
			{
				printf("CON4\r\n");
 80012b2:	4807      	ldr	r0, [pc, #28]	@ (80012d0 <main+0x3fc>)
 80012b4:	f005 f802 	bl	80062bc <puts>
			if (max_v > 1800)
 80012b8:	e002      	b.n	80012c0 <main+0x3ec>
			}
		}

		else
		{
			printf("CON2\r\n");
 80012ba:	4806      	ldr	r0, [pc, #24]	@ (80012d4 <main+0x400>)
 80012bc:	f004 fffe 	bl	80062bc <puts>
 80012c0:	2300      	movs	r3, #0
		}
	}


  /* USER CODE END 3 */
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3738      	adds	r7, #56	@ 0x38
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	08008264 	.word	0x08008264
 80012d0:	0800826c 	.word	0x0800826c
 80012d4:	0800825c 	.word	0x0800825c

080012d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b096      	sub	sp, #88	@ 0x58
 80012dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012de:	f107 0314 	add.w	r3, r7, #20
 80012e2:	2244      	movs	r2, #68	@ 0x44
 80012e4:	2100      	movs	r1, #0
 80012e6:	4618      	mov	r0, r3
 80012e8:	f004 fff0 	bl	80062cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ec:	463b      	mov	r3, r7
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012fe:	f002 fa3f 	bl	8003780 <HAL_PWREx_ControlVoltageScaling>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001308:	f000 f9d2 	bl	80016b0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800130c:	f002 fa1a 	bl	8003744 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001310:	4b1b      	ldr	r3, [pc, #108]	@ (8001380 <SystemClock_Config+0xa8>)
 8001312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001316:	4a1a      	ldr	r2, [pc, #104]	@ (8001380 <SystemClock_Config+0xa8>)
 8001318:	f023 0318 	bic.w	r3, r3, #24
 800131c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001320:	2314      	movs	r3, #20
 8001322:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001324:	2301      	movs	r3, #1
 8001326:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001328:	2301      	movs	r3, #1
 800132a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001330:	23a0      	movs	r3, #160	@ 0xa0
 8001332:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001334:	2300      	movs	r3, #0
 8001336:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	4618      	mov	r0, r3
 800133e:	f002 fa75 	bl	800382c <HAL_RCC_OscConfig>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001348:	f000 f9b2 	bl	80016b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800134c:	230f      	movs	r3, #15
 800134e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001360:	463b      	mov	r3, r7
 8001362:	2101      	movs	r1, #1
 8001364:	4618      	mov	r0, r3
 8001366:	f002 fe75 	bl	8004054 <HAL_RCC_ClockConfig>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001370:	f000 f99e 	bl	80016b0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001374:	f003 fa88 	bl	8004888 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001378:	bf00      	nop
 800137a:	3758      	adds	r7, #88	@ 0x58
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40021000 	.word	0x40021000

08001384 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800138a:	463b      	mov	r3, r7
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
 8001398:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800139a:	4b2a      	ldr	r3, [pc, #168]	@ (8001444 <MX_ADC1_Init+0xc0>)
 800139c:	4a2a      	ldr	r2, [pc, #168]	@ (8001448 <MX_ADC1_Init+0xc4>)
 800139e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013a0:	4b28      	ldr	r3, [pc, #160]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013a6:	4b27      	ldr	r3, [pc, #156]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ac:	4b25      	ldr	r3, [pc, #148]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013b2:	4b24      	ldr	r3, [pc, #144]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b8:	4b22      	ldr	r3, [pc, #136]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013ba:	2204      	movs	r2, #4
 80013bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013be:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80013ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80013d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013da:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 80013de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013e0:	4b18      	ldr	r3, [pc, #96]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013e8:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013f0:	4b14      	ldr	r3, [pc, #80]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013f6:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <MX_ADC1_Init+0xc0>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013fe:	4811      	ldr	r0, [pc, #68]	@ (8001444 <MX_ADC1_Init+0xc0>)
 8001400:	f000 fe48 	bl	8002094 <HAL_ADC_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800140a:	f000 f951 	bl	80016b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800140e:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <MX_ADC1_Init+0xc8>)
 8001410:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001412:	2306      	movs	r3, #6
 8001414:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800141a:	237f      	movs	r3, #127	@ 0x7f
 800141c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800141e:	2304      	movs	r3, #4
 8001420:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001426:	463b      	mov	r3, r7
 8001428:	4619      	mov	r1, r3
 800142a:	4806      	ldr	r0, [pc, #24]	@ (8001444 <MX_ADC1_Init+0xc0>)
 800142c:	f001 f802 	bl	8002434 <HAL_ADC_ConfigChannel>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001436:	f000 f93b 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200001f0 	.word	0x200001f0
 8001448:	50040000 	.word	0x50040000
 800144c:	14f00020 	.word	0x14f00020

08001450 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001460:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <MX_TIM6_Init+0x64>)
 8001462:	4a15      	ldr	r2, [pc, #84]	@ (80014b8 <MX_TIM6_Init+0x68>)
 8001464:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 319;
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <MX_TIM6_Init+0x64>)
 8001468:	f240 123f 	movw	r2, #319	@ 0x13f
 800146c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146e:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <MX_TIM6_Init+0x64>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <MX_TIM6_Init+0x64>)
 8001476:	2209      	movs	r2, #9
 8001478:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <MX_TIM6_Init+0x64>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001480:	480c      	ldr	r0, [pc, #48]	@ (80014b4 <MX_TIM6_Init+0x64>)
 8001482:	f003 fb03 	bl	8004a8c <HAL_TIM_Base_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800148c:	f000 f910 	bl	80016b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001490:	2320      	movs	r3, #32
 8001492:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	4619      	mov	r1, r3
 800149c:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <MX_TIM6_Init+0x64>)
 800149e:	f003 fc09 	bl	8004cb4 <HAL_TIMEx_MasterConfigSynchronization>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80014a8:	f000 f902 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	2000029c 	.word	0x2000029c
 80014b8:	40001000 	.word	0x40001000

080014bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014c0:	4b14      	ldr	r3, [pc, #80]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014c2:	4a15      	ldr	r2, [pc, #84]	@ (8001518 <MX_USART1_UART_Init+0x5c>)
 80014c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014c6:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ce:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014da:	4b0e      	ldr	r3, [pc, #56]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014e2:	220c      	movs	r2, #12
 80014e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014ec:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014f8:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014fe:	4805      	ldr	r0, [pc, #20]	@ (8001514 <MX_USART1_UART_Init+0x58>)
 8001500:	f003 fc3e 	bl	8004d80 <HAL_UART_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800150a:	f000 f8d1 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200002e8 	.word	0x200002e8
 8001518:	40013800 	.word	0x40013800

0800151c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001520:	4b14      	ldr	r3, [pc, #80]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001522:	4a15      	ldr	r2, [pc, #84]	@ (8001578 <MX_USART2_UART_Init+0x5c>)
 8001524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001526:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001528:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800152c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800152e:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001534:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001536:	2200      	movs	r2, #0
 8001538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 800153c:	2200      	movs	r2, #0
 800153e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001542:	220c      	movs	r2, #12
 8001544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001546:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 800154e:	2200      	movs	r2, #0
 8001550:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001552:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001554:	2200      	movs	r2, #0
 8001556:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 800155a:	2200      	movs	r2, #0
 800155c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800155e:	4805      	ldr	r0, [pc, #20]	@ (8001574 <MX_USART2_UART_Init+0x58>)
 8001560:	f003 fc0e 	bl	8004d80 <HAL_UART_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800156a:	f000 f8a1 	bl	80016b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000370 	.word	0x20000370
 8001578:	40004400 	.word	0x40004400

0800157c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001582:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <MX_DMA_Init+0x38>)
 8001584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001586:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <MX_DMA_Init+0x38>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	6493      	str	r3, [r2, #72]	@ 0x48
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <MX_DMA_Init+0x38>)
 8001590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	200b      	movs	r0, #11
 80015a0:	f001 fd1f 	bl	8002fe2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015a4:	200b      	movs	r0, #11
 80015a6:	f001 fd38 	bl	800301a <HAL_NVIC_EnableIRQ>

}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40021000 	.word	0x40021000

080015b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	f107 030c 	add.w	r3, r7, #12
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
 80015cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001644 <MX_GPIO_Init+0x8c>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <MX_GPIO_Init+0x8c>)
 80015d4:	f043 0304 	orr.w	r3, r3, #4
 80015d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015da:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <MX_GPIO_Init+0x8c>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	f003 0304 	and.w	r3, r3, #4
 80015e2:	60bb      	str	r3, [r7, #8]
 80015e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <MX_GPIO_Init+0x8c>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ea:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <MX_GPIO_Init+0x8c>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f2:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <MX_GPIO_Init+0x8c>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fe:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_GPIO_Init+0x8c>)
 8001600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001602:	4a10      	ldr	r2, [pc, #64]	@ (8001644 <MX_GPIO_Init+0x8c>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_GPIO_Init+0x8c>)
 800160c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	603b      	str	r3, [r7, #0]
 8001614:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8001616:	2200      	movs	r2, #0
 8001618:	2188      	movs	r1, #136	@ 0x88
 800161a:	480b      	ldr	r0, [pc, #44]	@ (8001648 <MX_GPIO_Init+0x90>)
 800161c:	f002 f87a 	bl	8003714 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD3_Pin PB7 */
  GPIO_InitStruct.Pin = LD3_Pin|GPIO_PIN_7;
 8001620:	2388      	movs	r3, #136	@ 0x88
 8001622:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001624:	2301      	movs	r3, #1
 8001626:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162c:	2300      	movs	r3, #0
 800162e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001630:	f107 030c 	add.w	r3, r7, #12
 8001634:	4619      	mov	r1, r3
 8001636:	4804      	ldr	r0, [pc, #16]	@ (8001648 <MX_GPIO_Init+0x90>)
 8001638:	f001 ff02 	bl	8003440 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800163c:	bf00      	nop
 800163e:	3720      	adds	r7, #32
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40021000 	.word	0x40021000
 8001648:	48000400 	.word	0x48000400

0800164c <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001654:	1d39      	adds	r1, r7, #4
 8001656:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800165a:	2201      	movs	r2, #1
 800165c:	4803      	ldr	r0, [pc, #12]	@ (800166c <__io_putchar+0x20>)
 800165e:	f003 fbdd 	bl	8004e1c <HAL_UART_Transmit>
    return ch;
 8001662:	687b      	ldr	r3, [r7, #4]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000370 	.word	0x20000370

08001670 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
//			char msg[32];
//			int len = sprintf(msg, "ADC: %u\r\n", adc_dma_buf[i]);
//			HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, HAL_MAX_DELAY);
//		}
    }
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a05      	ldr	r2, [pc, #20]	@ (80016a8 <HAL_ADC_ConvCpltCallback+0x24>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d102      	bne.n	800169c <HAL_ADC_ConvCpltCallback+0x18>
//		{
//			char msg[32];
//			int len = sprintf(msg, "ADC: %u\r\n", adc_dma_buf[i]);
//			HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, HAL_MAX_DELAY);
//		}
    	flag = 1;
 8001696:	4b05      	ldr	r3, [pc, #20]	@ (80016ac <HAL_ADC_ConvCpltCallback+0x28>)
 8001698:	2201      	movs	r2, #1
 800169a:	601a      	str	r2, [r3, #0]
    }
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	50040000 	.word	0x50040000
 80016ac:	2000a038 	.word	0x2000a038

080016b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b4:	b672      	cpsid	i
}
 80016b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <Error_Handler+0x8>

080016bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <HAL_MspInit+0x44>)
 80016c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001700 <HAL_MspInit+0x44>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <HAL_MspInit+0x44>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <HAL_MspInit+0x44>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016de:	4a08      	ldr	r2, [pc, #32]	@ (8001700 <HAL_MspInit+0x44>)
 80016e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_MspInit+0x44>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b09e      	sub	sp, #120	@ 0x78
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	2254      	movs	r2, #84	@ 0x54
 8001722:	2100      	movs	r1, #0
 8001724:	4618      	mov	r0, r3
 8001726:	f004 fdd1 	bl	80062cc <memset>
  if(hadc->Instance==ADC1)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a34      	ldr	r2, [pc, #208]	@ (8001800 <HAL_ADC_MspInit+0xfc>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d160      	bne.n	80017f6 <HAL_ADC_MspInit+0xf2>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001734:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001738:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800173a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800173e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	4618      	mov	r0, r3
 8001746:	f002 fea9 	bl	800449c <HAL_RCCEx_PeriphCLKConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001750:	f7ff ffae 	bl	80016b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001754:	4b2b      	ldr	r3, [pc, #172]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	4a2a      	ldr	r2, [pc, #168]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 800175a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800175e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001760:	4b28      	ldr	r3, [pc, #160]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176c:	4b25      	ldr	r3, [pc, #148]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 800176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001770:	4a24      	ldr	r2, [pc, #144]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001778:	4b22      	ldr	r3, [pc, #136]	@ (8001804 <HAL_ADC_MspInit+0x100>)
 800177a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177c:	f003 0301 	and.w	r3, r3, #1
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001784:	2301      	movs	r3, #1
 8001786:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001788:	230b      	movs	r3, #11
 800178a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001794:	4619      	mov	r1, r3
 8001796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800179a:	f001 fe51 	bl	8003440 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800179e:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017a0:	4a1a      	ldr	r2, [pc, #104]	@ (800180c <HAL_ADC_MspInit+0x108>)
 80017a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80017a4:	4b18      	ldr	r3, [pc, #96]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017aa:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b0:	4b15      	ldr	r3, [pc, #84]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017b6:	4b14      	ldr	r3, [pc, #80]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017b8:	2280      	movs	r2, #128	@ 0x80
 80017ba:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017bc:	4b12      	ldr	r3, [pc, #72]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017c2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017c4:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017ca:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80017cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80017d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017da:	480b      	ldr	r0, [pc, #44]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017dc:	f001 fc38 	bl	8003050 <HAL_DMA_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 80017e6:	f7ff ff63 	bl	80016b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a06      	ldr	r2, [pc, #24]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017ee:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017f0:	4a05      	ldr	r2, [pc, #20]	@ (8001808 <HAL_ADC_MspInit+0x104>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017f6:	bf00      	nop
 80017f8:	3778      	adds	r7, #120	@ 0x78
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	50040000 	.word	0x50040000
 8001804:	40021000 	.word	0x40021000
 8001808:	20000254 	.word	0x20000254
 800180c:	40020008 	.word	0x40020008

08001810 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0a      	ldr	r2, [pc, #40]	@ (8001848 <HAL_TIM_Base_MspInit+0x38>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d10b      	bne.n	800183a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_TIM_Base_MspInit+0x3c>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	4a09      	ldr	r2, [pc, #36]	@ (800184c <HAL_TIM_Base_MspInit+0x3c>)
 8001828:	f043 0310 	orr.w	r3, r3, #16
 800182c:	6593      	str	r3, [r2, #88]	@ 0x58
 800182e:	4b07      	ldr	r3, [pc, #28]	@ (800184c <HAL_TIM_Base_MspInit+0x3c>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	f003 0310 	and.w	r3, r3, #16
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800183a:	bf00      	nop
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40001000 	.word	0x40001000
 800184c:	40021000 	.word	0x40021000

08001850 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b0a0      	sub	sp, #128	@ 0x80
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001868:	f107 0318 	add.w	r3, r7, #24
 800186c:	2254      	movs	r2, #84	@ 0x54
 800186e:	2100      	movs	r1, #0
 8001870:	4618      	mov	r0, r3
 8001872:	f004 fd2b 	bl	80062cc <memset>
  if(huart->Instance==USART1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a47      	ldr	r2, [pc, #284]	@ (8001998 <HAL_UART_MspInit+0x148>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d138      	bne.n	80018f2 <HAL_UART_MspInit+0xa2>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001880:	2301      	movs	r3, #1
 8001882:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001884:	2300      	movs	r3, #0
 8001886:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001888:	f107 0318 	add.w	r3, r7, #24
 800188c:	4618      	mov	r0, r3
 800188e:	f002 fe05 	bl	800449c <HAL_RCCEx_PeriphCLKConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001898:	f7ff ff0a 	bl	80016b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800189c:	4b3f      	ldr	r3, [pc, #252]	@ (800199c <HAL_UART_MspInit+0x14c>)
 800189e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a0:	4a3e      	ldr	r2, [pc, #248]	@ (800199c <HAL_UART_MspInit+0x14c>)
 80018a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80018a8:	4b3c      	ldr	r3, [pc, #240]	@ (800199c <HAL_UART_MspInit+0x14c>)
 80018aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b4:	4b39      	ldr	r3, [pc, #228]	@ (800199c <HAL_UART_MspInit+0x14c>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b8:	4a38      	ldr	r2, [pc, #224]	@ (800199c <HAL_UART_MspInit+0x14c>)
 80018ba:	f043 0301 	orr.w	r3, r3, #1
 80018be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c0:	4b36      	ldr	r3, [pc, #216]	@ (800199c <HAL_UART_MspInit+0x14c>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80018cc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d2:	2302      	movs	r3, #2
 80018d4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018da:	2303      	movs	r3, #3
 80018dc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80018de:	2307      	movs	r3, #7
 80018e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018e6:	4619      	mov	r1, r3
 80018e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ec:	f001 fda8 	bl	8003440 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80018f0:	e04d      	b.n	800198e <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a2a      	ldr	r2, [pc, #168]	@ (80019a0 <HAL_UART_MspInit+0x150>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d148      	bne.n	800198e <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001900:	2300      	movs	r3, #0
 8001902:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001904:	f107 0318 	add.w	r3, r7, #24
 8001908:	4618      	mov	r0, r3
 800190a:	f002 fdc7 	bl	800449c <HAL_RCCEx_PeriphCLKConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8001914:	f7ff fecc 	bl	80016b0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001918:	4b20      	ldr	r3, [pc, #128]	@ (800199c <HAL_UART_MspInit+0x14c>)
 800191a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191c:	4a1f      	ldr	r2, [pc, #124]	@ (800199c <HAL_UART_MspInit+0x14c>)
 800191e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001922:	6593      	str	r3, [r2, #88]	@ 0x58
 8001924:	4b1d      	ldr	r3, [pc, #116]	@ (800199c <HAL_UART_MspInit+0x14c>)
 8001926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001930:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <HAL_UART_MspInit+0x14c>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001934:	4a19      	ldr	r2, [pc, #100]	@ (800199c <HAL_UART_MspInit+0x14c>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193c:	4b17      	ldr	r3, [pc, #92]	@ (800199c <HAL_UART_MspInit+0x14c>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001948:	2304      	movs	r3, #4
 800194a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001954:	2303      	movs	r3, #3
 8001956:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001958:	2307      	movs	r3, #7
 800195a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800195c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001960:	4619      	mov	r1, r3
 8001962:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001966:	f001 fd6b 	bl	8003440 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800196a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800196e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001970:	2302      	movs	r3, #2
 8001972:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	2303      	movs	r3, #3
 800197a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800197c:	2303      	movs	r3, #3
 800197e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001980:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001984:	4619      	mov	r1, r3
 8001986:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800198a:	f001 fd59 	bl	8003440 <HAL_GPIO_Init>
}
 800198e:	bf00      	nop
 8001990:	3780      	adds	r7, #128	@ 0x80
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40013800 	.word	0x40013800
 800199c:	40021000 	.word	0x40021000
 80019a0:	40004400 	.word	0x40004400

080019a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <NMI_Handler+0x4>

080019ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <HardFault_Handler+0x4>

080019b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <MemManage_Handler+0x4>

080019bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <BusFault_Handler+0x4>

080019c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <UsageFault_Handler+0x4>

080019cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019da:	b480      	push	{r7}
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fa:	f000 f963 	bl	8001cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a08:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <DMA1_Channel1_IRQHandler+0x10>)
 8001a0a:	f001 fc39 	bl	8003280 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000254 	.word	0x20000254

08001a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return 1;
 8001a1c:	2301      	movs	r3, #1
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_kill>:

int _kill(int pid, int sig)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a32:	f004 fc53 	bl	80062dc <__errno>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2216      	movs	r2, #22
 8001a3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_exit>:

void _exit (int status)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff ffe7 	bl	8001a28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a5a:	bf00      	nop
 8001a5c:	e7fd      	b.n	8001a5a <_exit+0x12>

08001a5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	60f8      	str	r0, [r7, #12]
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	e00a      	b.n	8001a86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a70:	f3af 8000 	nop.w
 8001a74:	4601      	mov	r1, r0
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	1c5a      	adds	r2, r3, #1
 8001a7a:	60ba      	str	r2, [r7, #8]
 8001a7c:	b2ca      	uxtb	r2, r1
 8001a7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	dbf0      	blt.n	8001a70 <_read+0x12>
  }

  return len;
 8001a8e:	687b      	ldr	r3, [r7, #4]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e009      	b.n	8001abe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	1c5a      	adds	r2, r3, #1
 8001aae:	60ba      	str	r2, [r7, #8]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fdca 	bl	800164c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	3301      	adds	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697a      	ldr	r2, [r7, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	dbf1      	blt.n	8001aaa <_write+0x12>
  }
  return len;
 8001ac6:	687b      	ldr	r3, [r7, #4]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3718      	adds	r7, #24
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <_close>:

int _close(int file)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af8:	605a      	str	r2, [r3, #4]
  return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <_isatty>:

int _isatty(int file)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b10:	2301      	movs	r3, #1
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b085      	sub	sp, #20
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	@ (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f004 fbb8 	bl	80062dc <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	2000c000 	.word	0x2000c000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	2000a03c 	.word	0x2000a03c
 8001ba0:	2000a190 	.word	0x2000a190

08001ba4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c00 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bcc:	f7ff ffea 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bd0:	480c      	ldr	r0, [pc, #48]	@ (8001c04 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bd2:	490d      	ldr	r1, [pc, #52]	@ (8001c08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c0c <LoopForever+0xe>)
  movs r3, #0
 8001bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd8:	e002      	b.n	8001be0 <LoopCopyDataInit>

08001bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bde:	3304      	adds	r3, #4

08001be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be4:	d3f9      	bcc.n	8001bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001be6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001be8:	4c0a      	ldr	r4, [pc, #40]	@ (8001c14 <LoopForever+0x16>)
  movs r3, #0
 8001bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bec:	e001      	b.n	8001bf2 <LoopFillZerobss>

08001bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf0:	3204      	adds	r2, #4

08001bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf4:	d3fb      	bcc.n	8001bee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bf6:	f004 fb77 	bl	80062e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bfa:	f7ff f96b 	bl	8000ed4 <main>

08001bfe <LoopForever>:

LoopForever:
    b LoopForever
 8001bfe:	e7fe      	b.n	8001bfe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c00:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c08:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c0c:	0800864c 	.word	0x0800864c
  ldr r2, =_sbss
 8001c10:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c14:	2000a190 	.word	0x2000a190

08001c18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c18:	e7fe      	b.n	8001c18 <ADC1_IRQHandler>

08001c1a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c20:	2300      	movs	r3, #0
 8001c22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c24:	2003      	movs	r0, #3
 8001c26:	f001 f9d1 	bl	8002fcc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f000 f80e 	bl	8001c4c <HAL_InitTick>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d002      	beq.n	8001c3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	71fb      	strb	r3, [r7, #7]
 8001c3a:	e001      	b.n	8001c40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c3c:	f7ff fd3e 	bl	80016bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c40:	79fb      	ldrb	r3, [r7, #7]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c58:	4b17      	ldr	r3, [pc, #92]	@ (8001cb8 <HAL_InitTick+0x6c>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d023      	beq.n	8001ca8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c60:	4b16      	ldr	r3, [pc, #88]	@ (8001cbc <HAL_InitTick+0x70>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b14      	ldr	r3, [pc, #80]	@ (8001cb8 <HAL_InitTick+0x6c>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f001 f9dd 	bl	8003036 <HAL_SYSTICK_Config>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d10f      	bne.n	8001ca2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b0f      	cmp	r3, #15
 8001c86:	d809      	bhi.n	8001c9c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c90:	f001 f9a7 	bl	8002fe2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c94:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc0 <HAL_InitTick+0x74>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	e007      	b.n	8001cac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	73fb      	strb	r3, [r7, #15]
 8001ca0:	e004      	b.n	8001cac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	73fb      	strb	r3, [r7, #15]
 8001ca6:	e001      	b.n	8001cac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000008 	.word	0x20000008
 8001cbc:	20000000 	.word	0x20000000
 8001cc0:	20000004 	.word	0x20000004

08001cc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_IncTick+0x20>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_IncTick+0x24>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	4a04      	ldr	r2, [pc, #16]	@ (8001ce8 <HAL_IncTick+0x24>)
 8001cd6:	6013      	str	r3, [r2, #0]
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000008 	.word	0x20000008
 8001ce8:	2000a040 	.word	0x2000a040

08001cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf0:	4b03      	ldr	r3, [pc, #12]	@ (8001d00 <HAL_GetTick+0x14>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	2000a040 	.word	0x2000a040

08001d04 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
}
 8001d1e:	bf00      	nop
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	609a      	str	r2, [r3, #8]
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3360      	adds	r3, #96	@ 0x60
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	4413      	add	r3, r2
 8001d86:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <LL_ADC_SetOffset+0x44>)
 8001d8e:	4013      	ands	r3, r2
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001da4:	bf00      	nop
 8001da6:	371c      	adds	r7, #28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	03fff000 	.word	0x03fff000

08001db4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3360      	adds	r3, #96	@ 0x60
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b087      	sub	sp, #28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	3360      	adds	r3, #96	@ 0x60
 8001df0:	461a      	mov	r2, r3
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	431a      	orrs	r2, r3
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e0a:	bf00      	nop
 8001e0c:	371c      	adds	r7, #28
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e000      	b.n	8001e30 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b087      	sub	sp, #28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	3330      	adds	r3, #48	@ 0x30
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	0a1b      	lsrs	r3, r3, #8
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	f003 030c 	and.w	r3, r3, #12
 8001e58:	4413      	add	r3, r2
 8001e5a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	f003 031f 	and.w	r3, r3, #31
 8001e66:	211f      	movs	r1, #31
 8001e68:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	401a      	ands	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	0e9b      	lsrs	r3, r3, #26
 8001e74:	f003 011f 	and.w	r1, r3, #31
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e82:	431a      	orrs	r2, r3
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e88:	bf00      	nop
 8001e8a:	371c      	adds	r7, #28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	3314      	adds	r3, #20
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	0e5b      	lsrs	r3, r3, #25
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	4413      	add	r3, r2
 8001eb2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	0d1b      	lsrs	r3, r3, #20
 8001ebc:	f003 031f 	and.w	r3, r3, #31
 8001ec0:	2107      	movs	r1, #7
 8001ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	401a      	ands	r2, r3
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	0d1b      	lsrs	r3, r3, #20
 8001ece:	f003 031f 	and.w	r3, r3, #31
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ede:	bf00      	nop
 8001ee0:	371c      	adds	r7, #28
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
	...

08001eec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f04:	43db      	mvns	r3, r3
 8001f06:	401a      	ands	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f003 0318 	and.w	r3, r3, #24
 8001f0e:	4908      	ldr	r1, [pc, #32]	@ (8001f30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f10:	40d9      	lsrs	r1, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	400b      	ands	r3, r1
 8001f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f22:	bf00      	nop
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	0007ffff 	.word	0x0007ffff

08001f34 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001f44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	6093      	str	r3, [r2, #8]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f6c:	d101      	bne.n	8001f72 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e000      	b.n	8001f74 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001f90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f94:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001fbc:	d101      	bne.n	8001fc2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e000      	b.n	8001fc4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001fe0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fe4:	f043 0201 	orr.w	r2, r3, #1
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b01      	cmp	r3, #1
 800200a:	d101      	bne.n	8002010 <LL_ADC_IsEnabled+0x18>
 800200c:	2301      	movs	r3, #1
 800200e:	e000      	b.n	8002012 <LL_ADC_IsEnabled+0x1a>
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800202e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002032:	f043 0204 	orr.w	r2, r3, #4
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b04      	cmp	r3, #4
 8002058:	d101      	bne.n	800205e <LL_ADC_REG_IsConversionOngoing+0x18>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b08      	cmp	r3, #8
 800207e:	d101      	bne.n	8002084 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002080:	2301      	movs	r3, #1
 8002082:	e000      	b.n	8002086 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b088      	sub	sp, #32
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e126      	b.n	80022fc <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d109      	bne.n	80020d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff fb21 	bl	8001704 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ff3f 	bl	8001f58 <LL_ADC_IsDeepPowerDownEnabled>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d004      	beq.n	80020ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff ff25 	bl	8001f34 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff ff5a 	bl	8001fa8 <LL_ADC_IsInternalRegulatorEnabled>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d115      	bne.n	8002126 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff ff3e 	bl	8001f80 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002104:	4b7f      	ldr	r3, [pc, #508]	@ (8002304 <HAL_ADC_Init+0x270>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	099b      	lsrs	r3, r3, #6
 800210a:	4a7f      	ldr	r2, [pc, #508]	@ (8002308 <HAL_ADC_Init+0x274>)
 800210c:	fba2 2303 	umull	r2, r3, r2, r3
 8002110:	099b      	lsrs	r3, r3, #6
 8002112:	3301      	adds	r3, #1
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002118:	e002      	b.n	8002120 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	3b01      	subs	r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f9      	bne.n	800211a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff ff3c 	bl	8001fa8 <LL_ADC_IsInternalRegulatorEnabled>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10d      	bne.n	8002152 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213a:	f043 0210 	orr.w	r2, r3, #16
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002146:	f043 0201 	orr.w	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ff75 	bl	8002046 <LL_ADC_REG_IsConversionOngoing>
 800215c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	2b00      	cmp	r3, #0
 8002168:	f040 80bf 	bne.w	80022ea <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	f040 80bb 	bne.w	80022ea <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002178:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800217c:	f043 0202 	orr.w	r2, r3, #2
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff35 	bl	8001ff8 <LL_ADC_IsEnabled>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10b      	bne.n	80021ac <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002194:	485d      	ldr	r0, [pc, #372]	@ (800230c <HAL_ADC_Init+0x278>)
 8002196:	f7ff ff2f 	bl	8001ff8 <LL_ADC_IsEnabled>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d105      	bne.n	80021ac <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	4619      	mov	r1, r3
 80021a6:	485a      	ldr	r0, [pc, #360]	@ (8002310 <HAL_ADC_Init+0x27c>)
 80021a8:	f7ff fdac 	bl	8001d04 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	7e5b      	ldrb	r3, [r3, #25]
 80021b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80021bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80021c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021cc:	4313      	orrs	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d106      	bne.n	80021e8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021de:	3b01      	subs	r3, #1
 80021e0:	045b      	lsls	r3, r3, #17
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d009      	beq.n	8002204 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	4b42      	ldr	r3, [pc, #264]	@ (8002314 <HAL_ADC_Init+0x280>)
 800220c:	4013      	ands	r3, r2
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6812      	ldr	r2, [r2, #0]
 8002212:	69b9      	ldr	r1, [r7, #24]
 8002214:	430b      	orrs	r3, r1
 8002216:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff25 	bl	800206c <LL_ADC_INJ_IsConversionOngoing>
 8002222:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d13d      	bne.n	80022a6 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d13a      	bne.n	80022a6 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002234:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800223c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800223e:	4313      	orrs	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800224c:	f023 0302 	bic.w	r3, r3, #2
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	69b9      	ldr	r1, [r7, #24]
 8002256:	430b      	orrs	r3, r1
 8002258:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002260:	2b01      	cmp	r3, #1
 8002262:	d118      	bne.n	8002296 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800226e:	f023 0304 	bic.w	r3, r3, #4
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800227a:	4311      	orrs	r1, r2
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002280:	4311      	orrs	r1, r2
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002286:	430a      	orrs	r2, r1
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 0201 	orr.w	r2, r2, #1
 8002292:	611a      	str	r2, [r3, #16]
 8002294:	e007      	b.n	80022a6 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	691a      	ldr	r2, [r3, #16]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0201 	bic.w	r2, r2, #1
 80022a4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d10c      	bne.n	80022c8 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b4:	f023 010f 	bic.w	r1, r3, #15
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	1e5a      	subs	r2, r3, #1
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80022c6:	e007      	b.n	80022d8 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f022 020f 	bic.w	r2, r2, #15
 80022d6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022dc:	f023 0303 	bic.w	r3, r3, #3
 80022e0:	f043 0201 	orr.w	r2, r3, #1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80022e8:	e007      	b.n	80022fa <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ee:	f043 0210 	orr.w	r2, r3, #16
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3720      	adds	r7, #32
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20000000 	.word	0x20000000
 8002308:	053e2d63 	.word	0x053e2d63
 800230c:	50040000 	.word	0x50040000
 8002310:	50040300 	.word	0x50040300
 8002314:	fff0c007 	.word	0xfff0c007

08002318 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff fe8c 	bl	8002046 <LL_ADC_REG_IsConversionOngoing>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d167      	bne.n	8002404 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_ADC_Start_DMA+0x2a>
 800233e:	2302      	movs	r3, #2
 8002340:	e063      	b.n	800240a <HAL_ADC_Start_DMA+0xf2>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 fc54 	bl	8002bf8 <ADC_Enable>
 8002350:	4603      	mov	r3, r0
 8002352:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002354:	7dfb      	ldrb	r3, [r7, #23]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d14f      	bne.n	80023fa <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800235e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002362:	f023 0301 	bic.w	r3, r3, #1
 8002366:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002372:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d006      	beq.n	8002388 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800237e:	f023 0206 	bic.w	r2, r3, #6
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	659a      	str	r2, [r3, #88]	@ 0x58
 8002386:	e002      	b.n	800238e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002392:	4a20      	ldr	r2, [pc, #128]	@ (8002414 <HAL_ADC_Start_DMA+0xfc>)
 8002394:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239a:	4a1f      	ldr	r2, [pc, #124]	@ (8002418 <HAL_ADC_Start_DMA+0x100>)
 800239c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a2:	4a1e      	ldr	r2, [pc, #120]	@ (800241c <HAL_ADC_Start_DMA+0x104>)
 80023a4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	221c      	movs	r2, #28
 80023ac:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f042 0210 	orr.w	r2, r2, #16
 80023c4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0201 	orr.w	r2, r2, #1
 80023d4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	3340      	adds	r3, #64	@ 0x40
 80023e0:	4619      	mov	r1, r3
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f000 feeb 	bl	80031c0 <HAL_DMA_Start_IT>
 80023ea:	4603      	mov	r3, r0
 80023ec:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff fe13 	bl	800201e <LL_ADC_REG_StartConversion>
 80023f8:	e006      	b.n	8002408 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002402:	e001      	b.n	8002408 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002404:	2302      	movs	r3, #2
 8002406:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002408:	7dfb      	ldrb	r3, [r7, #23]
}
 800240a:	4618      	mov	r0, r3
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	08002d05 	.word	0x08002d05
 8002418:	08002ddd 	.word	0x08002ddd
 800241c:	08002df9 	.word	0x08002df9

08002420 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b0b6      	sub	sp, #216	@ 0xd8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800243e:	2300      	movs	r3, #0
 8002440:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x22>
 8002452:	2302      	movs	r3, #2
 8002454:	e3bb      	b.n	8002bce <HAL_ADC_ConfigChannel+0x79a>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff fdef 	bl	8002046 <LL_ADC_REG_IsConversionOngoing>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	f040 83a0 	bne.w	8002bb0 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2b05      	cmp	r3, #5
 800247e:	d824      	bhi.n	80024ca <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	3b02      	subs	r3, #2
 8002486:	2b03      	cmp	r3, #3
 8002488:	d81b      	bhi.n	80024c2 <HAL_ADC_ConfigChannel+0x8e>
 800248a:	a201      	add	r2, pc, #4	@ (adr r2, 8002490 <HAL_ADC_ConfigChannel+0x5c>)
 800248c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002490:	080024a1 	.word	0x080024a1
 8002494:	080024a9 	.word	0x080024a9
 8002498:	080024b1 	.word	0x080024b1
 800249c:	080024b9 	.word	0x080024b9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80024a0:	230c      	movs	r3, #12
 80024a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024a6:	e010      	b.n	80024ca <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80024a8:	2312      	movs	r3, #18
 80024aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024ae:	e00c      	b.n	80024ca <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80024b0:	2318      	movs	r3, #24
 80024b2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024b6:	e008      	b.n	80024ca <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80024b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024c0:	e003      	b.n	80024ca <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80024c2:	2306      	movs	r3, #6
 80024c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80024c8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80024d8:	f7ff fcb0 	bl	8001e3c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fdb0 	bl	8002046 <LL_ADC_REG_IsConversionOngoing>
 80024e6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff fdbc 	bl	800206c <LL_ADC_INJ_IsConversionOngoing>
 80024f4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024f8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f040 81a4 	bne.w	800284a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002502:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002506:	2b00      	cmp	r3, #0
 8002508:	f040 819f 	bne.w	800284a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6818      	ldr	r0, [r3, #0]
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	6819      	ldr	r1, [r3, #0]
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	461a      	mov	r2, r3
 800251a:	f7ff fcbb 	bl	8001e94 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	695a      	ldr	r2, [r3, #20]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	08db      	lsrs	r3, r3, #3
 800252a:	f003 0303 	and.w	r3, r3, #3
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	2b04      	cmp	r3, #4
 800253e:	d00a      	beq.n	8002556 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6818      	ldr	r0, [r3, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	6919      	ldr	r1, [r3, #16]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002550:	f7ff fc0c 	bl	8001d6c <LL_ADC_SetOffset>
 8002554:	e179      	b.n	800284a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2100      	movs	r1, #0
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fc29 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002562:	4603      	mov	r3, r0
 8002564:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10a      	bne.n	8002582 <HAL_ADC_ConfigChannel+0x14e>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2100      	movs	r1, #0
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fc1e 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002578:	4603      	mov	r3, r0
 800257a:	0e9b      	lsrs	r3, r3, #26
 800257c:	f003 021f 	and.w	r2, r3, #31
 8002580:	e01e      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x18c>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2100      	movs	r1, #0
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff fc13 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 800258e:	4603      	mov	r3, r0
 8002590:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002594:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002598:	fa93 f3a3 	rbit	r3, r3
 800259c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80025a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d101      	bne.n	80025b4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80025b0:	2320      	movs	r3, #32
 80025b2:	e004      	b.n	80025be <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80025b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025b8:	fab3 f383 	clz	r3, r3
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d105      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x1a4>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	0e9b      	lsrs	r3, r3, #26
 80025d2:	f003 031f 	and.w	r3, r3, #31
 80025d6:	e018      	b.n	800260a <HAL_ADC_ConfigChannel+0x1d6>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80025e4:	fa93 f3a3 	rbit	r3, r3
 80025e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80025ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80025f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80025f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d101      	bne.n	8002600 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80025fc:	2320      	movs	r3, #32
 80025fe:	e004      	b.n	800260a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002600:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002604:	fab3 f383 	clz	r3, r3
 8002608:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800260a:	429a      	cmp	r2, r3
 800260c:	d106      	bne.n	800261c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff fbe2 	bl	8001de0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2101      	movs	r1, #1
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fbc6 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002628:	4603      	mov	r3, r0
 800262a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10a      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x214>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2101      	movs	r1, #1
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fbbb 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 800263e:	4603      	mov	r3, r0
 8002640:	0e9b      	lsrs	r3, r3, #26
 8002642:	f003 021f 	and.w	r2, r3, #31
 8002646:	e01e      	b.n	8002686 <HAL_ADC_ConfigChannel+0x252>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2101      	movs	r1, #1
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff fbb0 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002654:	4603      	mov	r3, r0
 8002656:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800265e:	fa93 f3a3 	rbit	r3, r3
 8002662:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002666:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800266a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800266e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002676:	2320      	movs	r3, #32
 8002678:	e004      	b.n	8002684 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800267a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800267e:	fab3 f383 	clz	r3, r3
 8002682:	b2db      	uxtb	r3, r3
 8002684:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800268e:	2b00      	cmp	r3, #0
 8002690:	d105      	bne.n	800269e <HAL_ADC_ConfigChannel+0x26a>
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	0e9b      	lsrs	r3, r3, #26
 8002698:	f003 031f 	and.w	r3, r3, #31
 800269c:	e018      	b.n	80026d0 <HAL_ADC_ConfigChannel+0x29c>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80026aa:	fa93 f3a3 	rbit	r3, r3
 80026ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80026b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80026b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80026ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80026c2:	2320      	movs	r3, #32
 80026c4:	e004      	b.n	80026d0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80026c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026ca:	fab3 f383 	clz	r3, r3
 80026ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d106      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2200      	movs	r2, #0
 80026da:	2101      	movs	r1, #1
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fb7f 	bl	8001de0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2102      	movs	r1, #2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7ff fb63 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80026ee:	4603      	mov	r3, r0
 80026f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d10a      	bne.n	800270e <HAL_ADC_ConfigChannel+0x2da>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2102      	movs	r1, #2
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff fb58 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 8002704:	4603      	mov	r3, r0
 8002706:	0e9b      	lsrs	r3, r3, #26
 8002708:	f003 021f 	and.w	r2, r3, #31
 800270c:	e01e      	b.n	800274c <HAL_ADC_ConfigChannel+0x318>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2102      	movs	r1, #2
 8002714:	4618      	mov	r0, r3
 8002716:	f7ff fb4d 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 800271a:	4603      	mov	r3, r0
 800271c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002720:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002724:	fa93 f3a3 	rbit	r3, r3
 8002728:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800272c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002730:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002734:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800273c:	2320      	movs	r3, #32
 800273e:	e004      	b.n	800274a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002740:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002744:	fab3 f383 	clz	r3, r3
 8002748:	b2db      	uxtb	r3, r3
 800274a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002754:	2b00      	cmp	r3, #0
 8002756:	d105      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x330>
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0e9b      	lsrs	r3, r3, #26
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	e014      	b.n	800278e <HAL_ADC_ConfigChannel+0x35a>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800276c:	fa93 f3a3 	rbit	r3, r3
 8002770:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002772:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002774:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002778:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002780:	2320      	movs	r3, #32
 8002782:	e004      	b.n	800278e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002784:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002788:	fab3 f383 	clz	r3, r3
 800278c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800278e:	429a      	cmp	r2, r3
 8002790:	d106      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2200      	movs	r2, #0
 8002798:	2102      	movs	r1, #2
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff fb20 	bl	8001de0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2103      	movs	r1, #3
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fb04 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80027ac:	4603      	mov	r3, r0
 80027ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10a      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x398>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2103      	movs	r1, #3
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff faf9 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80027c2:	4603      	mov	r3, r0
 80027c4:	0e9b      	lsrs	r3, r3, #26
 80027c6:	f003 021f 	and.w	r2, r3, #31
 80027ca:	e017      	b.n	80027fc <HAL_ADC_ConfigChannel+0x3c8>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2103      	movs	r1, #3
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff faee 	bl	8001db4 <LL_ADC_GetOffsetChannel>
 80027d8:	4603      	mov	r3, r0
 80027da:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80027de:	fa93 f3a3 	rbit	r3, r3
 80027e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80027e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80027e6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80027e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80027ee:	2320      	movs	r3, #32
 80027f0:	e003      	b.n	80027fa <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80027f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027f4:	fab3 f383 	clz	r3, r3
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x3e0>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0e9b      	lsrs	r3, r3, #26
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	e011      	b.n	8002838 <HAL_ADC_ConfigChannel+0x404>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800281c:	fa93 f3a3 	rbit	r3, r3
 8002820:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002822:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002824:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002826:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800282c:	2320      	movs	r3, #32
 800282e:	e003      	b.n	8002838 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002830:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002832:	fab3 f383 	clz	r3, r3
 8002836:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002838:	429a      	cmp	r2, r3
 800283a:	d106      	bne.n	800284a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2200      	movs	r2, #0
 8002842:	2103      	movs	r1, #3
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff facb 	bl	8001de0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fbd2 	bl	8001ff8 <LL_ADC_IsEnabled>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	f040 8140 	bne.w	8002adc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6818      	ldr	r0, [r3, #0]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	6819      	ldr	r1, [r3, #0]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	461a      	mov	r2, r3
 800286a:	f7ff fb3f 	bl	8001eec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	4a8f      	ldr	r2, [pc, #572]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x67c>)
 8002874:	4293      	cmp	r3, r2
 8002876:	f040 8131 	bne.w	8002adc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10b      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x46e>
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	0e9b      	lsrs	r3, r3, #26
 8002890:	3301      	adds	r3, #1
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	2b09      	cmp	r3, #9
 8002898:	bf94      	ite	ls
 800289a:	2301      	movls	r3, #1
 800289c:	2300      	movhi	r3, #0
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	e019      	b.n	80028d6 <HAL_ADC_ConfigChannel+0x4a2>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028aa:	fa93 f3a3 	rbit	r3, r3
 80028ae:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80028b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80028b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80028ba:	2320      	movs	r3, #32
 80028bc:	e003      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80028be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028c0:	fab3 f383 	clz	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	3301      	adds	r3, #1
 80028c8:	f003 031f 	and.w	r3, r3, #31
 80028cc:	2b09      	cmp	r3, #9
 80028ce:	bf94      	ite	ls
 80028d0:	2301      	movls	r3, #1
 80028d2:	2300      	movhi	r3, #0
 80028d4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d079      	beq.n	80029ce <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d107      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x4c2>
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	0e9b      	lsrs	r3, r3, #26
 80028ec:	3301      	adds	r3, #1
 80028ee:	069b      	lsls	r3, r3, #26
 80028f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028f4:	e015      	b.n	8002922 <HAL_ADC_ConfigChannel+0x4ee>
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002904:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002906:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800290e:	2320      	movs	r3, #32
 8002910:	e003      	b.n	800291a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002914:	fab3 f383 	clz	r3, r3
 8002918:	b2db      	uxtb	r3, r3
 800291a:	3301      	adds	r3, #1
 800291c:	069b      	lsls	r3, r3, #26
 800291e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x50e>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	0e9b      	lsrs	r3, r3, #26
 8002934:	3301      	adds	r3, #1
 8002936:	f003 031f 	and.w	r3, r3, #31
 800293a:	2101      	movs	r1, #1
 800293c:	fa01 f303 	lsl.w	r3, r1, r3
 8002940:	e017      	b.n	8002972 <HAL_ADC_ConfigChannel+0x53e>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800294a:	fa93 f3a3 	rbit	r3, r3
 800294e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002952:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800295a:	2320      	movs	r3, #32
 800295c:	e003      	b.n	8002966 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800295e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002960:	fab3 f383 	clz	r3, r3
 8002964:	b2db      	uxtb	r3, r3
 8002966:	3301      	adds	r3, #1
 8002968:	f003 031f 	and.w	r3, r3, #31
 800296c:	2101      	movs	r1, #1
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	ea42 0103 	orr.w	r1, r2, r3
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10a      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x564>
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	0e9b      	lsrs	r3, r3, #26
 8002988:	3301      	adds	r3, #1
 800298a:	f003 021f 	and.w	r2, r3, #31
 800298e:	4613      	mov	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4413      	add	r3, r2
 8002994:	051b      	lsls	r3, r3, #20
 8002996:	e018      	b.n	80029ca <HAL_ADC_ConfigChannel+0x596>
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029a0:	fa93 f3a3 	rbit	r3, r3
 80029a4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80029a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80029aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80029b0:	2320      	movs	r3, #32
 80029b2:	e003      	b.n	80029bc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80029b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b6:	fab3 f383 	clz	r3, r3
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	3301      	adds	r3, #1
 80029be:	f003 021f 	and.w	r2, r3, #31
 80029c2:	4613      	mov	r3, r2
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	4413      	add	r3, r2
 80029c8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029ca:	430b      	orrs	r3, r1
 80029cc:	e081      	b.n	8002ad2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d107      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x5b6>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	0e9b      	lsrs	r3, r3, #26
 80029e0:	3301      	adds	r3, #1
 80029e2:	069b      	lsls	r3, r3, #26
 80029e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029e8:	e015      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x5e2>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029f2:	fa93 f3a3 	rbit	r3, r3
 80029f6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80029f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80029fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002a02:	2320      	movs	r3, #32
 8002a04:	e003      	b.n	8002a0e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a08:	fab3 f383 	clz	r3, r3
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	3301      	adds	r3, #1
 8002a10:	069b      	lsls	r3, r3, #26
 8002a12:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d109      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x602>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	0e9b      	lsrs	r3, r3, #26
 8002a28:	3301      	adds	r3, #1
 8002a2a:	f003 031f 	and.w	r3, r3, #31
 8002a2e:	2101      	movs	r1, #1
 8002a30:	fa01 f303 	lsl.w	r3, r1, r3
 8002a34:	e017      	b.n	8002a66 <HAL_ADC_ConfigChannel+0x632>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	fa93 f3a3 	rbit	r3, r3
 8002a42:	61bb      	str	r3, [r7, #24]
  return result;
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002a4e:	2320      	movs	r3, #32
 8002a50:	e003      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	fab3 f383 	clz	r3, r3
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	3301      	adds	r3, #1
 8002a5c:	f003 031f 	and.w	r3, r3, #31
 8002a60:	2101      	movs	r1, #1
 8002a62:	fa01 f303 	lsl.w	r3, r1, r3
 8002a66:	ea42 0103 	orr.w	r1, r2, r3
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10d      	bne.n	8002a92 <HAL_ADC_ConfigChannel+0x65e>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	0e9b      	lsrs	r3, r3, #26
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	f003 021f 	and.w	r2, r3, #31
 8002a82:	4613      	mov	r3, r2
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	4413      	add	r3, r2
 8002a88:	3b1e      	subs	r3, #30
 8002a8a:	051b      	lsls	r3, r3, #20
 8002a8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a90:	e01e      	b.n	8002ad0 <HAL_ADC_ConfigChannel+0x69c>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	60fb      	str	r3, [r7, #12]
  return result;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d104      	bne.n	8002ab4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002aaa:	2320      	movs	r3, #32
 8002aac:	e006      	b.n	8002abc <HAL_ADC_ConfigChannel+0x688>
 8002aae:	bf00      	nop
 8002ab0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	fab3 f383 	clz	r3, r3
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	3301      	adds	r3, #1
 8002abe:	f003 021f 	and.w	r2, r3, #31
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	4413      	add	r3, r2
 8002ac8:	3b1e      	subs	r3, #30
 8002aca:	051b      	lsls	r3, r3, #20
 8002acc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ad0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	f7ff f9dc 	bl	8001e94 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x7a4>)
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d06c      	beq.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ae8:	483c      	ldr	r0, [pc, #240]	@ (8002bdc <HAL_ADC_ConfigChannel+0x7a8>)
 8002aea:	f7ff f931 	bl	8001d50 <LL_ADC_GetCommonPathInternalCh>
 8002aee:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a3a      	ldr	r2, [pc, #232]	@ (8002be0 <HAL_ADC_ConfigChannel+0x7ac>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d127      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002afc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d121      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a35      	ldr	r2, [pc, #212]	@ (8002be4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d157      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b16:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	482f      	ldr	r0, [pc, #188]	@ (8002bdc <HAL_ADC_ConfigChannel+0x7a8>)
 8002b1e:	f7ff f904 	bl	8001d2a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b22:	4b31      	ldr	r3, [pc, #196]	@ (8002be8 <HAL_ADC_ConfigChannel+0x7b4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	099b      	lsrs	r3, r3, #6
 8002b28:	4a30      	ldr	r2, [pc, #192]	@ (8002bec <HAL_ADC_ConfigChannel+0x7b8>)
 8002b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2e:	099b      	lsrs	r3, r3, #6
 8002b30:	1c5a      	adds	r2, r3, #1
 8002b32:	4613      	mov	r3, r2
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b3c:	e002      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	3b01      	subs	r3, #1
 8002b42:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1f9      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b4a:	e03a      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a27      	ldr	r2, [pc, #156]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d113      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10d      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a1f      	ldr	r2, [pc, #124]	@ (8002be4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d12a      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b70:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b74:	4619      	mov	r1, r3
 8002b76:	4819      	ldr	r0, [pc, #100]	@ (8002bdc <HAL_ADC_ConfigChannel+0x7a8>)
 8002b78:	f7ff f8d7 	bl	8001d2a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b7c:	e021      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a1c      	ldr	r2, [pc, #112]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d11c      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d116      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a12      	ldr	r2, [pc, #72]	@ (8002be4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d111      	bne.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b9e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ba2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	480c      	ldr	r0, [pc, #48]	@ (8002bdc <HAL_ADC_ConfigChannel+0x7a8>)
 8002baa:	f7ff f8be 	bl	8001d2a <LL_ADC_SetCommonPathInternalCh>
 8002bae:	e008      	b.n	8002bc2 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb4:	f043 0220 	orr.w	r2, r3, #32
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bca:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	37d8      	adds	r7, #216	@ 0xd8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	80080000 	.word	0x80080000
 8002bdc:	50040300 	.word	0x50040300
 8002be0:	c7520000 	.word	0xc7520000
 8002be4:	50040000 	.word	0x50040000
 8002be8:	20000000 	.word	0x20000000
 8002bec:	053e2d63 	.word	0x053e2d63
 8002bf0:	cb840000 	.word	0xcb840000
 8002bf4:	80000001 	.word	0x80000001

08002bf8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c00:	2300      	movs	r3, #0
 8002c02:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff f9f5 	bl	8001ff8 <LL_ADC_IsEnabled>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d169      	bne.n	8002ce8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689a      	ldr	r2, [r3, #8]
 8002c1a:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <ADC_Enable+0xfc>)
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00d      	beq.n	8002c3e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c26:	f043 0210 	orr.w	r2, r3, #16
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c32:	f043 0201 	orr.w	r2, r3, #1
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e055      	b.n	8002cea <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff f9c4 	bl	8001fd0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c48:	482b      	ldr	r0, [pc, #172]	@ (8002cf8 <ADC_Enable+0x100>)
 8002c4a:	f7ff f881 	bl	8001d50 <LL_ADC_GetCommonPathInternalCh>
 8002c4e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d013      	beq.n	8002c80 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c58:	4b28      	ldr	r3, [pc, #160]	@ (8002cfc <ADC_Enable+0x104>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	099b      	lsrs	r3, r3, #6
 8002c5e:	4a28      	ldr	r2, [pc, #160]	@ (8002d00 <ADC_Enable+0x108>)
 8002c60:	fba2 2303 	umull	r2, r3, r2, r3
 8002c64:	099b      	lsrs	r3, r3, #6
 8002c66:	1c5a      	adds	r2, r3, #1
 8002c68:	4613      	mov	r3, r2
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	4413      	add	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c72:	e002      	b.n	8002c7a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1f9      	bne.n	8002c74 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002c80:	f7ff f834 	bl	8001cec <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c86:	e028      	b.n	8002cda <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff f9b3 	bl	8001ff8 <LL_ADC_IsEnabled>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d104      	bne.n	8002ca2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff f997 	bl	8001fd0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002ca2:	f7ff f823 	bl	8001cec <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d914      	bls.n	8002cda <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d00d      	beq.n	8002cda <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc2:	f043 0210 	orr.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e007      	b.n	8002cea <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d1cf      	bne.n	8002c88 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	8000003f 	.word	0x8000003f
 8002cf8:	50040300 	.word	0x50040300
 8002cfc:	20000000 	.word	0x20000000
 8002d00:	053e2d63 	.word	0x053e2d63

08002d04 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d10:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d16:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d14b      	bne.n	8002db6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d22:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0308 	and.w	r3, r3, #8
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d021      	beq.n	8002d7c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff f86a 	bl	8001e16 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d032      	beq.n	8002dae <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d12b      	bne.n	8002dae <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d11f      	bne.n	8002dae <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d72:	f043 0201 	orr.w	r2, r3, #1
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	655a      	str	r2, [r3, #84]	@ 0x54
 8002d7a:	e018      	b.n	8002dae <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d111      	bne.n	8002dae <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d105      	bne.n	8002dae <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da6:	f043 0201 	orr.w	r2, r3, #1
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7fe fc68 	bl	8001684 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002db4:	e00e      	b.n	8002dd4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dba:	f003 0310 	and.w	r3, r3, #16
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f7ff fb2c 	bl	8002420 <HAL_ADC_ErrorCallback>
}
 8002dc8:	e004      	b.n	8002dd4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	4798      	blx	r3
}
 8002dd4:	bf00      	nop
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f7fe fc40 	bl	8001670 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002df0:	bf00      	nop
 8002df2:	3710      	adds	r7, #16
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e16:	f043 0204 	orr.w	r2, r3, #4
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f7ff fafe 	bl	8002420 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f003 0307 	and.w	r3, r3, #7
 8002e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e5e:	4a04      	ldr	r2, [pc, #16]	@ (8002e70 <__NVIC_SetPriorityGrouping+0x44>)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	60d3      	str	r3, [r2, #12]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e78:	4b04      	ldr	r3, [pc, #16]	@ (8002e8c <__NVIC_GetPriorityGrouping+0x18>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	0a1b      	lsrs	r3, r3, #8
 8002e7e:	f003 0307 	and.w	r3, r3, #7
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	db0b      	blt.n	8002eba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	f003 021f 	and.w	r2, r3, #31
 8002ea8:	4907      	ldr	r1, [pc, #28]	@ (8002ec8 <__NVIC_EnableIRQ+0x38>)
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	095b      	lsrs	r3, r3, #5
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	fa00 f202 	lsl.w	r2, r0, r2
 8002eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	e000e100 	.word	0xe000e100

08002ecc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	6039      	str	r1, [r7, #0]
 8002ed6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	db0a      	blt.n	8002ef6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	490c      	ldr	r1, [pc, #48]	@ (8002f18 <__NVIC_SetPriority+0x4c>)
 8002ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eea:	0112      	lsls	r2, r2, #4
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	440b      	add	r3, r1
 8002ef0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ef4:	e00a      	b.n	8002f0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	4908      	ldr	r1, [pc, #32]	@ (8002f1c <__NVIC_SetPriority+0x50>)
 8002efc:	79fb      	ldrb	r3, [r7, #7]
 8002efe:	f003 030f 	and.w	r3, r3, #15
 8002f02:	3b04      	subs	r3, #4
 8002f04:	0112      	lsls	r2, r2, #4
 8002f06:	b2d2      	uxtb	r2, r2
 8002f08:	440b      	add	r3, r1
 8002f0a:	761a      	strb	r2, [r3, #24]
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	e000e100 	.word	0xe000e100
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b089      	sub	sp, #36	@ 0x24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f1c3 0307 	rsb	r3, r3, #7
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	bf28      	it	cs
 8002f3e:	2304      	movcs	r3, #4
 8002f40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	3304      	adds	r3, #4
 8002f46:	2b06      	cmp	r3, #6
 8002f48:	d902      	bls.n	8002f50 <NVIC_EncodePriority+0x30>
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	3b03      	subs	r3, #3
 8002f4e:	e000      	b.n	8002f52 <NVIC_EncodePriority+0x32>
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43da      	mvns	r2, r3
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	401a      	ands	r2, r3
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f72:	43d9      	mvns	r1, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f78:	4313      	orrs	r3, r2
         );
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3724      	adds	r7, #36	@ 0x24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3b01      	subs	r3, #1
 8002f94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f98:	d301      	bcc.n	8002f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e00f      	b.n	8002fbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc8 <SysTick_Config+0x40>)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fa6:	210f      	movs	r1, #15
 8002fa8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fac:	f7ff ff8e 	bl	8002ecc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fb0:	4b05      	ldr	r3, [pc, #20]	@ (8002fc8 <SysTick_Config+0x40>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fb6:	4b04      	ldr	r3, [pc, #16]	@ (8002fc8 <SysTick_Config+0x40>)
 8002fb8:	2207      	movs	r2, #7
 8002fba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	e000e010 	.word	0xe000e010

08002fcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f7ff ff29 	bl	8002e2c <__NVIC_SetPriorityGrouping>
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b086      	sub	sp, #24
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	4603      	mov	r3, r0
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
 8002fee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ff4:	f7ff ff3e 	bl	8002e74 <__NVIC_GetPriorityGrouping>
 8002ff8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68b9      	ldr	r1, [r7, #8]
 8002ffe:	6978      	ldr	r0, [r7, #20]
 8003000:	f7ff ff8e 	bl	8002f20 <NVIC_EncodePriority>
 8003004:	4602      	mov	r2, r0
 8003006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800300a:	4611      	mov	r1, r2
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff ff5d 	bl	8002ecc <__NVIC_SetPriority>
}
 8003012:	bf00      	nop
 8003014:	3718      	adds	r7, #24
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b082      	sub	sp, #8
 800301e:	af00      	add	r7, sp, #0
 8003020:	4603      	mov	r3, r0
 8003022:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff ff31 	bl	8002e90 <__NVIC_EnableIRQ>
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f7ff ffa2 	bl	8002f88 <SysTick_Config>
 8003044:	4603      	mov	r3, r0
}
 8003046:	4618      	mov	r0, r3
 8003048:	3708      	adds	r7, #8
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e098      	b.n	8003194 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	461a      	mov	r2, r3
 8003068:	4b4d      	ldr	r3, [pc, #308]	@ (80031a0 <HAL_DMA_Init+0x150>)
 800306a:	429a      	cmp	r2, r3
 800306c:	d80f      	bhi.n	800308e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	4b4b      	ldr	r3, [pc, #300]	@ (80031a4 <HAL_DMA_Init+0x154>)
 8003076:	4413      	add	r3, r2
 8003078:	4a4b      	ldr	r2, [pc, #300]	@ (80031a8 <HAL_DMA_Init+0x158>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	091b      	lsrs	r3, r3, #4
 8003080:	009a      	lsls	r2, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a48      	ldr	r2, [pc, #288]	@ (80031ac <HAL_DMA_Init+0x15c>)
 800308a:	641a      	str	r2, [r3, #64]	@ 0x40
 800308c:	e00e      	b.n	80030ac <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	4b46      	ldr	r3, [pc, #280]	@ (80031b0 <HAL_DMA_Init+0x160>)
 8003096:	4413      	add	r3, r2
 8003098:	4a43      	ldr	r2, [pc, #268]	@ (80031a8 <HAL_DMA_Init+0x158>)
 800309a:	fba2 2303 	umull	r2, r3, r2, r3
 800309e:	091b      	lsrs	r3, r3, #4
 80030a0:	009a      	lsls	r2, r3, #2
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a42      	ldr	r2, [pc, #264]	@ (80031b4 <HAL_DMA_Init+0x164>)
 80030aa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80030c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030c6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
 80030ee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003106:	d039      	beq.n	800317c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310c:	4a27      	ldr	r2, [pc, #156]	@ (80031ac <HAL_DMA_Init+0x15c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d11a      	bne.n	8003148 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003112:	4b29      	ldr	r3, [pc, #164]	@ (80031b8 <HAL_DMA_Init+0x168>)
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800311a:	f003 031c 	and.w	r3, r3, #28
 800311e:	210f      	movs	r1, #15
 8003120:	fa01 f303 	lsl.w	r3, r1, r3
 8003124:	43db      	mvns	r3, r3
 8003126:	4924      	ldr	r1, [pc, #144]	@ (80031b8 <HAL_DMA_Init+0x168>)
 8003128:	4013      	ands	r3, r2
 800312a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800312c:	4b22      	ldr	r3, [pc, #136]	@ (80031b8 <HAL_DMA_Init+0x168>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6859      	ldr	r1, [r3, #4]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	f003 031c 	and.w	r3, r3, #28
 800313c:	fa01 f303 	lsl.w	r3, r1, r3
 8003140:	491d      	ldr	r1, [pc, #116]	@ (80031b8 <HAL_DMA_Init+0x168>)
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]
 8003146:	e019      	b.n	800317c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003148:	4b1c      	ldr	r3, [pc, #112]	@ (80031bc <HAL_DMA_Init+0x16c>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003150:	f003 031c 	and.w	r3, r3, #28
 8003154:	210f      	movs	r1, #15
 8003156:	fa01 f303 	lsl.w	r3, r1, r3
 800315a:	43db      	mvns	r3, r3
 800315c:	4917      	ldr	r1, [pc, #92]	@ (80031bc <HAL_DMA_Init+0x16c>)
 800315e:	4013      	ands	r3, r2
 8003160:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003162:	4b16      	ldr	r3, [pc, #88]	@ (80031bc <HAL_DMA_Init+0x16c>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6859      	ldr	r1, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316e:	f003 031c 	and.w	r3, r3, #28
 8003172:	fa01 f303 	lsl.w	r3, r1, r3
 8003176:	4911      	ldr	r1, [pc, #68]	@ (80031bc <HAL_DMA_Init+0x16c>)
 8003178:	4313      	orrs	r3, r2
 800317a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr
 80031a0:	40020407 	.word	0x40020407
 80031a4:	bffdfff8 	.word	0xbffdfff8
 80031a8:	cccccccd 	.word	0xcccccccd
 80031ac:	40020000 	.word	0x40020000
 80031b0:	bffdfbf8 	.word	0xbffdfbf8
 80031b4:	40020400 	.word	0x40020400
 80031b8:	400200a8 	.word	0x400200a8
 80031bc:	400204a8 	.word	0x400204a8

080031c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <HAL_DMA_Start_IT+0x20>
 80031dc:	2302      	movs	r3, #2
 80031de:	e04b      	b.n	8003278 <HAL_DMA_Start_IT+0xb8>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d13a      	bne.n	800326a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2202      	movs	r2, #2
 80031f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0201 	bic.w	r2, r2, #1
 8003210:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	68b9      	ldr	r1, [r7, #8]
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f000 f8e0 	bl	80033de <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003222:	2b00      	cmp	r3, #0
 8003224:	d008      	beq.n	8003238 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f042 020e 	orr.w	r2, r2, #14
 8003234:	601a      	str	r2, [r3, #0]
 8003236:	e00f      	b.n	8003258 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0204 	bic.w	r2, r2, #4
 8003246:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 020a 	orr.w	r2, r2, #10
 8003256:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	e005      	b.n	8003276 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003272:	2302      	movs	r3, #2
 8003274:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003276:	7dfb      	ldrb	r3, [r7, #23]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329c:	f003 031c 	and.w	r3, r3, #28
 80032a0:	2204      	movs	r2, #4
 80032a2:	409a      	lsls	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4013      	ands	r3, r2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d026      	beq.n	80032fa <HAL_DMA_IRQHandler+0x7a>
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d021      	beq.n	80032fa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0320 	and.w	r3, r3, #32
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d107      	bne.n	80032d4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0204 	bic.w	r2, r2, #4
 80032d2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d8:	f003 021c 	and.w	r2, r3, #28
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e0:	2104      	movs	r1, #4
 80032e2:	fa01 f202 	lsl.w	r2, r1, r2
 80032e6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d071      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80032f8:	e06c      	b.n	80033d4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fe:	f003 031c 	and.w	r3, r3, #28
 8003302:	2202      	movs	r2, #2
 8003304:	409a      	lsls	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	4013      	ands	r3, r2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d02e      	beq.n	800336c <HAL_DMA_IRQHandler+0xec>
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d029      	beq.n	800336c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0320 	and.w	r3, r3, #32
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10b      	bne.n	800333e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 020a 	bic.w	r2, r2, #10
 8003334:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003342:	f003 021c 	and.w	r2, r3, #28
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	2102      	movs	r1, #2
 800334c:	fa01 f202 	lsl.w	r2, r1, r2
 8003350:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335e:	2b00      	cmp	r3, #0
 8003360:	d038      	beq.n	80033d4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800336a:	e033      	b.n	80033d4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003370:	f003 031c 	and.w	r3, r3, #28
 8003374:	2208      	movs	r2, #8
 8003376:	409a      	lsls	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	4013      	ands	r3, r2
 800337c:	2b00      	cmp	r3, #0
 800337e:	d02a      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x156>
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	2b00      	cmp	r3, #0
 8003388:	d025      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 020e 	bic.w	r2, r2, #14
 8003398:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339e:	f003 021c 	and.w	r2, r3, #28
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	2101      	movs	r1, #1
 80033a8:	fa01 f202 	lsl.w	r2, r1, r2
 80033ac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d004      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80033d4:	bf00      	nop
 80033d6:	bf00      	nop
}
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033de:	b480      	push	{r7}
 80033e0:	b085      	sub	sp, #20
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	60f8      	str	r0, [r7, #12]
 80033e6:	60b9      	str	r1, [r7, #8]
 80033e8:	607a      	str	r2, [r7, #4]
 80033ea:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f0:	f003 021c 	and.w	r2, r3, #28
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	2101      	movs	r1, #1
 80033fa:	fa01 f202 	lsl.w	r2, r1, r2
 80033fe:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b10      	cmp	r3, #16
 800340e:	d108      	bne.n	8003422 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003420:	e007      	b.n	8003432 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	60da      	str	r2, [r3, #12]
}
 8003432:	bf00      	nop
 8003434:	3714      	adds	r7, #20
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
	...

08003440 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003440:	b480      	push	{r7}
 8003442:	b087      	sub	sp, #28
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800344a:	2300      	movs	r3, #0
 800344c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800344e:	e148      	b.n	80036e2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	2101      	movs	r1, #1
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	fa01 f303 	lsl.w	r3, r1, r3
 800345c:	4013      	ands	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 813a 	beq.w	80036dc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	2b01      	cmp	r3, #1
 8003472:	d005      	beq.n	8003480 <HAL_GPIO_Init+0x40>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d130      	bne.n	80034e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	005b      	lsls	r3, r3, #1
 800348a:	2203      	movs	r2, #3
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	43db      	mvns	r3, r3
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	4013      	ands	r3, r2
 8003496:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68da      	ldr	r2, [r3, #12]
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034b6:	2201      	movs	r2, #1
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43db      	mvns	r3, r3
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4013      	ands	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	091b      	lsrs	r3, r3, #4
 80034cc:	f003 0201 	and.w	r2, r3, #1
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 0303 	and.w	r3, r3, #3
 80034ea:	2b03      	cmp	r3, #3
 80034ec:	d017      	beq.n	800351e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	2203      	movs	r2, #3
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43db      	mvns	r3, r3
 8003500:	693a      	ldr	r2, [r7, #16]
 8003502:	4013      	ands	r3, r2
 8003504:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	689a      	ldr	r2, [r3, #8]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	4313      	orrs	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f003 0303 	and.w	r3, r3, #3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d123      	bne.n	8003572 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	08da      	lsrs	r2, r3, #3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3208      	adds	r2, #8
 8003532:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003536:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	f003 0307 	and.w	r3, r3, #7
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	220f      	movs	r2, #15
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43db      	mvns	r3, r3
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	4013      	ands	r3, r2
 800354c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	691a      	ldr	r2, [r3, #16]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	08da      	lsrs	r2, r3, #3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3208      	adds	r2, #8
 800356c:	6939      	ldr	r1, [r7, #16]
 800356e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	693a      	ldr	r2, [r7, #16]
 8003586:	4013      	ands	r3, r2
 8003588:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f003 0203 	and.w	r2, r3, #3
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4313      	orrs	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 8094 	beq.w	80036dc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b4:	4b52      	ldr	r3, [pc, #328]	@ (8003700 <HAL_GPIO_Init+0x2c0>)
 80035b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b8:	4a51      	ldr	r2, [pc, #324]	@ (8003700 <HAL_GPIO_Init+0x2c0>)
 80035ba:	f043 0301 	orr.w	r3, r3, #1
 80035be:	6613      	str	r3, [r2, #96]	@ 0x60
 80035c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003700 <HAL_GPIO_Init+0x2c0>)
 80035c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	60bb      	str	r3, [r7, #8]
 80035ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035cc:	4a4d      	ldr	r2, [pc, #308]	@ (8003704 <HAL_GPIO_Init+0x2c4>)
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	089b      	lsrs	r3, r3, #2
 80035d2:	3302      	adds	r3, #2
 80035d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f003 0303 	and.w	r3, r3, #3
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	220f      	movs	r2, #15
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4013      	ands	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80035f6:	d00d      	beq.n	8003614 <HAL_GPIO_Init+0x1d4>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a43      	ldr	r2, [pc, #268]	@ (8003708 <HAL_GPIO_Init+0x2c8>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d007      	beq.n	8003610 <HAL_GPIO_Init+0x1d0>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	4a42      	ldr	r2, [pc, #264]	@ (800370c <HAL_GPIO_Init+0x2cc>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d101      	bne.n	800360c <HAL_GPIO_Init+0x1cc>
 8003608:	2302      	movs	r3, #2
 800360a:	e004      	b.n	8003616 <HAL_GPIO_Init+0x1d6>
 800360c:	2307      	movs	r3, #7
 800360e:	e002      	b.n	8003616 <HAL_GPIO_Init+0x1d6>
 8003610:	2301      	movs	r3, #1
 8003612:	e000      	b.n	8003616 <HAL_GPIO_Init+0x1d6>
 8003614:	2300      	movs	r3, #0
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	f002 0203 	and.w	r2, r2, #3
 800361c:	0092      	lsls	r2, r2, #2
 800361e:	4093      	lsls	r3, r2
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003626:	4937      	ldr	r1, [pc, #220]	@ (8003704 <HAL_GPIO_Init+0x2c4>)
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	089b      	lsrs	r3, r3, #2
 800362c:	3302      	adds	r3, #2
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003634:	4b36      	ldr	r3, [pc, #216]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	43db      	mvns	r3, r3
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	4013      	ands	r3, r2
 8003642:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4313      	orrs	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003658:	4a2d      	ldr	r2, [pc, #180]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800365e:	4b2c      	ldr	r3, [pc, #176]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	43db      	mvns	r3, r3
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	4013      	ands	r3, r2
 800366c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003682:	4a23      	ldr	r2, [pc, #140]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003688:	4b21      	ldr	r3, [pc, #132]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	43db      	mvns	r3, r3
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	4013      	ands	r3, r2
 8003696:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036ac:	4a18      	ldr	r2, [pc, #96]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80036b2:	4b17      	ldr	r3, [pc, #92]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	43db      	mvns	r3, r3
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4013      	ands	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80036d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003710 <HAL_GPIO_Init+0x2d0>)
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	3301      	adds	r3, #1
 80036e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	fa22 f303 	lsr.w	r3, r2, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f47f aeaf 	bne.w	8003450 <HAL_GPIO_Init+0x10>
  }
}
 80036f2:	bf00      	nop
 80036f4:	bf00      	nop
 80036f6:	371c      	adds	r7, #28
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	40021000 	.word	0x40021000
 8003704:	40010000 	.word	0x40010000
 8003708:	48000400 	.word	0x48000400
 800370c:	48000800 	.word	0x48000800
 8003710:	40010400 	.word	0x40010400

08003714 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	460b      	mov	r3, r1
 800371e:	807b      	strh	r3, [r7, #2]
 8003720:	4613      	mov	r3, r2
 8003722:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003724:	787b      	ldrb	r3, [r7, #1]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800372a:	887a      	ldrh	r2, [r7, #2]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003730:	e002      	b.n	8003738 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003748:	4b05      	ldr	r3, [pc, #20]	@ (8003760 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a04      	ldr	r2, [pc, #16]	@ (8003760 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800374e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003752:	6013      	str	r3, [r2, #0]
}
 8003754:	bf00      	nop
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40007000 	.word	0x40007000

08003764 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003768:	4b04      	ldr	r3, [pc, #16]	@ (800377c <HAL_PWREx_GetVoltageRange+0x18>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003770:	4618      	mov	r0, r3
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40007000 	.word	0x40007000

08003780 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800378e:	d130      	bne.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003790:	4b23      	ldr	r3, [pc, #140]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800379c:	d038      	beq.n	8003810 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800379e:	4b20      	ldr	r3, [pc, #128]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037a6:	4a1e      	ldr	r2, [pc, #120]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003824 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2232      	movs	r2, #50	@ 0x32
 80037b4:	fb02 f303 	mul.w	r3, r2, r3
 80037b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003828 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80037ba:	fba2 2303 	umull	r2, r3, r2, r3
 80037be:	0c9b      	lsrs	r3, r3, #18
 80037c0:	3301      	adds	r3, #1
 80037c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037c4:	e002      	b.n	80037cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	3b01      	subs	r3, #1
 80037ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037cc:	4b14      	ldr	r3, [pc, #80]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d8:	d102      	bne.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1f2      	bne.n	80037c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ec:	d110      	bne.n	8003810 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e00f      	b.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80037f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037fe:	d007      	beq.n	8003810 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003800:	4b07      	ldr	r3, [pc, #28]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003808:	4a05      	ldr	r2, [pc, #20]	@ (8003820 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800380a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800380e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40007000 	.word	0x40007000
 8003824:	20000000 	.word	0x20000000
 8003828:	431bde83 	.word	0x431bde83

0800382c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d102      	bne.n	8003840 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	f000 bc02 	b.w	8004044 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003840:	4b96      	ldr	r3, [pc, #600]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 030c 	and.w	r3, r3, #12
 8003848:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800384a:	4b94      	ldr	r3, [pc, #592]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0310 	and.w	r3, r3, #16
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 80e4 	beq.w	8003a2a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d007      	beq.n	8003878 <HAL_RCC_OscConfig+0x4c>
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	2b0c      	cmp	r3, #12
 800386c:	f040 808b 	bne.w	8003986 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	2b01      	cmp	r3, #1
 8003874:	f040 8087 	bne.w	8003986 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003878:	4b88      	ldr	r3, [pc, #544]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d005      	beq.n	8003890 <HAL_RCC_OscConfig+0x64>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e3d9      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1a      	ldr	r2, [r3, #32]
 8003894:	4b81      	ldr	r3, [pc, #516]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0308 	and.w	r3, r3, #8
 800389c:	2b00      	cmp	r3, #0
 800389e:	d004      	beq.n	80038aa <HAL_RCC_OscConfig+0x7e>
 80038a0:	4b7e      	ldr	r3, [pc, #504]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038a8:	e005      	b.n	80038b6 <HAL_RCC_OscConfig+0x8a>
 80038aa:	4b7c      	ldr	r3, [pc, #496]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038b0:	091b      	lsrs	r3, r3, #4
 80038b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d223      	bcs.n	8003902 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 fd8c 	bl	80043dc <RCC_SetFlashLatencyFromMSIRange>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e3ba      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038ce:	4b73      	ldr	r3, [pc, #460]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a72      	ldr	r2, [pc, #456]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038d4:	f043 0308 	orr.w	r3, r3, #8
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	4b70      	ldr	r3, [pc, #448]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	496d      	ldr	r1, [pc, #436]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ec:	4b6b      	ldr	r3, [pc, #428]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	69db      	ldr	r3, [r3, #28]
 80038f8:	021b      	lsls	r3, r3, #8
 80038fa:	4968      	ldr	r1, [pc, #416]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	604b      	str	r3, [r1, #4]
 8003900:	e025      	b.n	800394e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003902:	4b66      	ldr	r3, [pc, #408]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a65      	ldr	r2, [pc, #404]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003908:	f043 0308 	orr.w	r3, r3, #8
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	4b63      	ldr	r3, [pc, #396]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	4960      	ldr	r1, [pc, #384]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 800391c:	4313      	orrs	r3, r2
 800391e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003920:	4b5e      	ldr	r3, [pc, #376]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	69db      	ldr	r3, [r3, #28]
 800392c:	021b      	lsls	r3, r3, #8
 800392e:	495b      	ldr	r1, [pc, #364]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003930:	4313      	orrs	r3, r2
 8003932:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	4618      	mov	r0, r3
 8003940:	f000 fd4c 	bl	80043dc <RCC_SetFlashLatencyFromMSIRange>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e37a      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800394e:	f000 fc81 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 8003952:	4602      	mov	r2, r0
 8003954:	4b51      	ldr	r3, [pc, #324]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	091b      	lsrs	r3, r3, #4
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	4950      	ldr	r1, [pc, #320]	@ (8003aa0 <HAL_RCC_OscConfig+0x274>)
 8003960:	5ccb      	ldrb	r3, [r1, r3]
 8003962:	f003 031f 	and.w	r3, r3, #31
 8003966:	fa22 f303 	lsr.w	r3, r2, r3
 800396a:	4a4e      	ldr	r2, [pc, #312]	@ (8003aa4 <HAL_RCC_OscConfig+0x278>)
 800396c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800396e:	4b4e      	ldr	r3, [pc, #312]	@ (8003aa8 <HAL_RCC_OscConfig+0x27c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7fe f96a 	bl	8001c4c <HAL_InitTick>
 8003978:	4603      	mov	r3, r0
 800397a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800397c:	7bfb      	ldrb	r3, [r7, #15]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d052      	beq.n	8003a28 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003982:	7bfb      	ldrb	r3, [r7, #15]
 8003984:	e35e      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d032      	beq.n	80039f4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800398e:	4b43      	ldr	r3, [pc, #268]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a42      	ldr	r2, [pc, #264]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800399a:	f7fe f9a7 	bl	8001cec <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039a2:	f7fe f9a3 	bl	8001cec <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e347      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039b4:	4b39      	ldr	r3, [pc, #228]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039c0:	4b36      	ldr	r3, [pc, #216]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a35      	ldr	r2, [pc, #212]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039c6:	f043 0308 	orr.w	r3, r3, #8
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	4b33      	ldr	r3, [pc, #204]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	4930      	ldr	r1, [pc, #192]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039de:	4b2f      	ldr	r3, [pc, #188]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69db      	ldr	r3, [r3, #28]
 80039ea:	021b      	lsls	r3, r3, #8
 80039ec:	492b      	ldr	r1, [pc, #172]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	604b      	str	r3, [r1, #4]
 80039f2:	e01a      	b.n	8003a2a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039f4:	4b29      	ldr	r3, [pc, #164]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a28      	ldr	r2, [pc, #160]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039fa:	f023 0301 	bic.w	r3, r3, #1
 80039fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a00:	f7fe f974 	bl	8001cec <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a08:	f7fe f970 	bl	8001cec <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e314      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a1a:	4b20      	ldr	r3, [pc, #128]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1f0      	bne.n	8003a08 <HAL_RCC_OscConfig+0x1dc>
 8003a26:	e000      	b.n	8003a2a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d073      	beq.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d005      	beq.n	8003a48 <HAL_RCC_OscConfig+0x21c>
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	2b0c      	cmp	r3, #12
 8003a40:	d10e      	bne.n	8003a60 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	2b03      	cmp	r3, #3
 8003a46:	d10b      	bne.n	8003a60 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a48:	4b14      	ldr	r3, [pc, #80]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d063      	beq.n	8003b1c <HAL_RCC_OscConfig+0x2f0>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d15f      	bne.n	8003b1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e2f1      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a68:	d106      	bne.n	8003a78 <HAL_RCC_OscConfig+0x24c>
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a0b      	ldr	r2, [pc, #44]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	e025      	b.n	8003ac4 <HAL_RCC_OscConfig+0x298>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a80:	d114      	bne.n	8003aac <HAL_RCC_OscConfig+0x280>
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a05      	ldr	r2, [pc, #20]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a8c:	6013      	str	r3, [r2, #0]
 8003a8e:	4b03      	ldr	r3, [pc, #12]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a02      	ldr	r2, [pc, #8]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a98:	6013      	str	r3, [r2, #0]
 8003a9a:	e013      	b.n	8003ac4 <HAL_RCC_OscConfig+0x298>
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	08008280 	.word	0x08008280
 8003aa4:	20000000 	.word	0x20000000
 8003aa8:	20000004 	.word	0x20000004
 8003aac:	4ba0      	ldr	r3, [pc, #640]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a9f      	ldr	r2, [pc, #636]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ab6:	6013      	str	r3, [r2, #0]
 8003ab8:	4b9d      	ldr	r3, [pc, #628]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a9c      	ldr	r2, [pc, #624]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d013      	beq.n	8003af4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003acc:	f7fe f90e 	bl	8001cec <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ad4:	f7fe f90a 	bl	8001cec <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b64      	cmp	r3, #100	@ 0x64
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e2ae      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ae6:	4b92      	ldr	r3, [pc, #584]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d0f0      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x2a8>
 8003af2:	e014      	b.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af4:	f7fe f8fa 	bl	8001cec <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003afc:	f7fe f8f6 	bl	8001cec <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b64      	cmp	r3, #100	@ 0x64
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e29a      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b0e:	4b88      	ldr	r3, [pc, #544]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1f0      	bne.n	8003afc <HAL_RCC_OscConfig+0x2d0>
 8003b1a:	e000      	b.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d060      	beq.n	8003bec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	2b04      	cmp	r3, #4
 8003b2e:	d005      	beq.n	8003b3c <HAL_RCC_OscConfig+0x310>
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	2b0c      	cmp	r3, #12
 8003b34:	d119      	bne.n	8003b6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d116      	bne.n	8003b6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b3c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d005      	beq.n	8003b54 <HAL_RCC_OscConfig+0x328>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e277      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b54:	4b76      	ldr	r3, [pc, #472]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	061b      	lsls	r3, r3, #24
 8003b62:	4973      	ldr	r1, [pc, #460]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b68:	e040      	b.n	8003bec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d023      	beq.n	8003bba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b72:	4b6f      	ldr	r3, [pc, #444]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a6e      	ldr	r2, [pc, #440]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7e:	f7fe f8b5 	bl	8001cec <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe f8b1 	bl	8001cec <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e255      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b98:	4b65      	ldr	r3, [pc, #404]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b62      	ldr	r3, [pc, #392]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	061b      	lsls	r3, r3, #24
 8003bb2:	495f      	ldr	r1, [pc, #380]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	604b      	str	r3, [r1, #4]
 8003bb8:	e018      	b.n	8003bec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bba:	4b5d      	ldr	r3, [pc, #372]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a5c      	ldr	r2, [pc, #368]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc6:	f7fe f891 	bl	8001cec <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bce:	f7fe f88d 	bl	8001cec <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e231      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003be0:	4b53      	ldr	r3, [pc, #332]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1f0      	bne.n	8003bce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0308 	and.w	r3, r3, #8
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d03c      	beq.n	8003c72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d01c      	beq.n	8003c3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c00:	4b4b      	ldr	r3, [pc, #300]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c06:	4a4a      	ldr	r2, [pc, #296]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c08:	f043 0301 	orr.w	r3, r3, #1
 8003c0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c10:	f7fe f86c 	bl	8001cec <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c18:	f7fe f868 	bl	8001cec <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e20c      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c2a:	4b41      	ldr	r3, [pc, #260]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d0ef      	beq.n	8003c18 <HAL_RCC_OscConfig+0x3ec>
 8003c38:	e01b      	b.n	8003c72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c3a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c40:	4a3b      	ldr	r2, [pc, #236]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c42:	f023 0301 	bic.w	r3, r3, #1
 8003c46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c4a:	f7fe f84f 	bl	8001cec <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c52:	f7fe f84b 	bl	8001cec <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e1ef      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c64:	4b32      	ldr	r3, [pc, #200]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1ef      	bne.n	8003c52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0304 	and.w	r3, r3, #4
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 80a6 	beq.w	8003dcc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c80:	2300      	movs	r3, #0
 8003c82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c84:	4b2a      	ldr	r3, [pc, #168]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10d      	bne.n	8003cac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c90:	4b27      	ldr	r3, [pc, #156]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c94:	4a26      	ldr	r2, [pc, #152]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c9c:	4b24      	ldr	r3, [pc, #144]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cac:	4b21      	ldr	r3, [pc, #132]	@ (8003d34 <HAL_RCC_OscConfig+0x508>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d118      	bne.n	8003cea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8003d34 <HAL_RCC_OscConfig+0x508>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8003d34 <HAL_RCC_OscConfig+0x508>)
 8003cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cc2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cc4:	f7fe f812 	bl	8001cec <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ccc:	f7fe f80e 	bl	8001cec <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e1b2      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cde:	4b15      	ldr	r3, [pc, #84]	@ (8003d34 <HAL_RCC_OscConfig+0x508>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d0f0      	beq.n	8003ccc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d108      	bne.n	8003d04 <HAL_RCC_OscConfig+0x4d8>
 8003cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003cfa:	f043 0301 	orr.w	r3, r3, #1
 8003cfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d02:	e029      	b.n	8003d58 <HAL_RCC_OscConfig+0x52c>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	2b05      	cmp	r3, #5
 8003d0a:	d115      	bne.n	8003d38 <HAL_RCC_OscConfig+0x50c>
 8003d0c:	4b08      	ldr	r3, [pc, #32]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d12:	4a07      	ldr	r2, [pc, #28]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003d14:	f043 0304 	orr.w	r3, r3, #4
 8003d18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d1c:	4b04      	ldr	r3, [pc, #16]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d22:	4a03      	ldr	r2, [pc, #12]	@ (8003d30 <HAL_RCC_OscConfig+0x504>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d2c:	e014      	b.n	8003d58 <HAL_RCC_OscConfig+0x52c>
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000
 8003d34:	40007000 	.word	0x40007000
 8003d38:	4b9a      	ldr	r3, [pc, #616]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d3e:	4a99      	ldr	r2, [pc, #612]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003d40:	f023 0301 	bic.w	r3, r3, #1
 8003d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d48:	4b96      	ldr	r3, [pc, #600]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d4e:	4a95      	ldr	r2, [pc, #596]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003d50:	f023 0304 	bic.w	r3, r3, #4
 8003d54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d016      	beq.n	8003d8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fd ffc4 	bl	8001cec <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fd ffc0 	bl	8001cec <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e162      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d7e:	4b89      	ldr	r3, [pc, #548]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0ed      	beq.n	8003d68 <HAL_RCC_OscConfig+0x53c>
 8003d8c:	e015      	b.n	8003dba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8e:	f7fd ffad 	bl	8001cec <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d94:	e00a      	b.n	8003dac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d96:	f7fd ffa9 	bl	8001cec <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e14b      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003dac:	4b7d      	ldr	r3, [pc, #500]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1ed      	bne.n	8003d96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dba:	7ffb      	ldrb	r3, [r7, #31]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d105      	bne.n	8003dcc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dc0:	4b78      	ldr	r3, [pc, #480]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dc4:	4a77      	ldr	r2, [pc, #476]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0320 	and.w	r3, r3, #32
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d03c      	beq.n	8003e52 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01c      	beq.n	8003e1a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003de0:	4b70      	ldr	r3, [pc, #448]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003de2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003de6:	4a6f      	ldr	r2, [pc, #444]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df0:	f7fd ff7c 	bl	8001cec <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003df8:	f7fd ff78 	bl	8001cec <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e11c      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e0a:	4b66      	ldr	r3, [pc, #408]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003e0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d0ef      	beq.n	8003df8 <HAL_RCC_OscConfig+0x5cc>
 8003e18:	e01b      	b.n	8003e52 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e1a:	4b62      	ldr	r3, [pc, #392]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003e1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e20:	4a60      	ldr	r2, [pc, #384]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003e22:	f023 0301 	bic.w	r3, r3, #1
 8003e26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e2a:	f7fd ff5f 	bl	8001cec <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e32:	f7fd ff5b 	bl	8001cec <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e0ff      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e44:	4b57      	ldr	r3, [pc, #348]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003e46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1ef      	bne.n	8003e32 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80f3 	beq.w	8004042 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	f040 80c9 	bne.w	8003ff8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e66:	4b4f      	ldr	r3, [pc, #316]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	f003 0203 	and.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d12c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e84:	3b01      	subs	r3, #1
 8003e86:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d123      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e96:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d11b      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d113      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb6:	085b      	lsrs	r3, r3, #1
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d109      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eca:	085b      	lsrs	r3, r3, #1
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d06b      	beq.n	8003fac <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	2b0c      	cmp	r3, #12
 8003ed8:	d062      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003eda:	4b32      	ldr	r3, [pc, #200]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e0ac      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003eea:	4b2e      	ldr	r3, [pc, #184]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a2d      	ldr	r2, [pc, #180]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003ef0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ef4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ef6:	f7fd fef9 	bl	8001cec <HAL_GetTick>
 8003efa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efe:	f7fd fef5 	bl	8001cec <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e099      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f10:	4b24      	ldr	r3, [pc, #144]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f0      	bne.n	8003efe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f1c:	4b21      	ldr	r3, [pc, #132]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	4b21      	ldr	r3, [pc, #132]	@ (8003fa8 <HAL_RCC_OscConfig+0x77c>)
 8003f22:	4013      	ands	r3, r2
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003f2c:	3a01      	subs	r2, #1
 8003f2e:	0112      	lsls	r2, r2, #4
 8003f30:	4311      	orrs	r1, r2
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f36:	0212      	lsls	r2, r2, #8
 8003f38:	4311      	orrs	r1, r2
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f3e:	0852      	lsrs	r2, r2, #1
 8003f40:	3a01      	subs	r2, #1
 8003f42:	0552      	lsls	r2, r2, #21
 8003f44:	4311      	orrs	r1, r2
 8003f46:	687a      	ldr	r2, [r7, #4]
 8003f48:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003f4a:	0852      	lsrs	r2, r2, #1
 8003f4c:	3a01      	subs	r2, #1
 8003f4e:	0652      	lsls	r2, r2, #25
 8003f50:	4311      	orrs	r1, r2
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f56:	06d2      	lsls	r2, r2, #27
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	4912      	ldr	r1, [pc, #72]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f60:	4b10      	ldr	r3, [pc, #64]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a0f      	ldr	r2, [pc, #60]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f6a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	4a0c      	ldr	r2, [pc, #48]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f76:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f78:	f7fd feb8 	bl	8001cec <HAL_GetTick>
 8003f7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f7e:	e008      	b.n	8003f92 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f80:	f7fd feb4 	bl	8001cec <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e058      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f92:	4b04      	ldr	r3, [pc, #16]	@ (8003fa4 <HAL_RCC_OscConfig+0x778>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f0      	beq.n	8003f80 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f9e:	e050      	b.n	8004042 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e04f      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fac:	4b27      	ldr	r3, [pc, #156]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d144      	bne.n	8004042 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003fb8:	4b24      	ldr	r3, [pc, #144]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a23      	ldr	r2, [pc, #140]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8003fbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fc2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fc4:	4b21      	ldr	r3, [pc, #132]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	4a20      	ldr	r2, [pc, #128]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8003fca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003fd0:	f7fd fe8c 	bl	8001cec <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd8:	f7fd fe88 	bl	8001cec <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e02c      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fea:	4b18      	ldr	r3, [pc, #96]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d0f0      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x7ac>
 8003ff6:	e024      	b.n	8004042 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b0c      	cmp	r3, #12
 8003ffc:	d01f      	beq.n	800403e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	4b13      	ldr	r3, [pc, #76]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a12      	ldr	r2, [pc, #72]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8004004:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400a:	f7fd fe6f 	bl	8001cec <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004012:	f7fd fe6b 	bl	8001cec <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e00f      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004024:	4b09      	ldr	r3, [pc, #36]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1f0      	bne.n	8004012 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004030:	4b06      	ldr	r3, [pc, #24]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	4905      	ldr	r1, [pc, #20]	@ (800404c <HAL_RCC_OscConfig+0x820>)
 8004036:	4b06      	ldr	r3, [pc, #24]	@ (8004050 <HAL_RCC_OscConfig+0x824>)
 8004038:	4013      	ands	r3, r2
 800403a:	60cb      	str	r3, [r1, #12]
 800403c:	e001      	b.n	8004042 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e000      	b.n	8004044 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3720      	adds	r7, #32
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40021000 	.word	0x40021000
 8004050:	feeefffc 	.word	0xfeeefffc

08004054 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d101      	bne.n	8004068 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e0e7      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004068:	4b75      	ldr	r3, [pc, #468]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	429a      	cmp	r2, r3
 8004074:	d910      	bls.n	8004098 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004076:	4b72      	ldr	r3, [pc, #456]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f023 0207 	bic.w	r2, r3, #7
 800407e:	4970      	ldr	r1, [pc, #448]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	4313      	orrs	r3, r2
 8004084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b6e      	ldr	r3, [pc, #440]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0cf      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d010      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	4b66      	ldr	r3, [pc, #408]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d908      	bls.n	80040c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b4:	4b63      	ldr	r3, [pc, #396]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	4960      	ldr	r1, [pc, #384]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d04c      	beq.n	800416c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d107      	bne.n	80040ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040da:	4b5a      	ldr	r3, [pc, #360]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d121      	bne.n	800412a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0a6      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d107      	bne.n	8004102 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040f2:	4b54      	ldr	r3, [pc, #336]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e09a      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d107      	bne.n	800411a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800410a:	4b4e      	ldr	r3, [pc, #312]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d109      	bne.n	800412a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e08e      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800411a:	4b4a      	ldr	r3, [pc, #296]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e086      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800412a:	4b46      	ldr	r3, [pc, #280]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f023 0203 	bic.w	r2, r3, #3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4943      	ldr	r1, [pc, #268]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 8004138:	4313      	orrs	r3, r2
 800413a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800413c:	f7fd fdd6 	bl	8001cec <HAL_GetTick>
 8004140:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004142:	e00a      	b.n	800415a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7fd fdd2 	bl	8001cec <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004152:	4293      	cmp	r3, r2
 8004154:	d901      	bls.n	800415a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e06e      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415a:	4b3a      	ldr	r3, [pc, #232]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 020c 	and.w	r2, r3, #12
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	429a      	cmp	r2, r3
 800416a:	d1eb      	bne.n	8004144 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d010      	beq.n	800419a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689a      	ldr	r2, [r3, #8]
 800417c:	4b31      	ldr	r3, [pc, #196]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004184:	429a      	cmp	r2, r3
 8004186:	d208      	bcs.n	800419a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004188:	4b2e      	ldr	r3, [pc, #184]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	492b      	ldr	r1, [pc, #172]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 8004196:	4313      	orrs	r3, r2
 8004198:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800419a:	4b29      	ldr	r3, [pc, #164]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d210      	bcs.n	80041ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a8:	4b25      	ldr	r3, [pc, #148]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f023 0207 	bic.w	r2, r3, #7
 80041b0:	4923      	ldr	r1, [pc, #140]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b8:	4b21      	ldr	r3, [pc, #132]	@ (8004240 <HAL_RCC_ClockConfig+0x1ec>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d001      	beq.n	80041ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e036      	b.n	8004238 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d008      	beq.n	80041e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	4918      	ldr	r1, [pc, #96]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d009      	beq.n	8004208 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041f4:	4b13      	ldr	r3, [pc, #76]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	00db      	lsls	r3, r3, #3
 8004202:	4910      	ldr	r1, [pc, #64]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 8004204:	4313      	orrs	r3, r2
 8004206:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004208:	f000 f824 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 800420c:	4602      	mov	r2, r0
 800420e:	4b0d      	ldr	r3, [pc, #52]	@ (8004244 <HAL_RCC_ClockConfig+0x1f0>)
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	091b      	lsrs	r3, r3, #4
 8004214:	f003 030f 	and.w	r3, r3, #15
 8004218:	490b      	ldr	r1, [pc, #44]	@ (8004248 <HAL_RCC_ClockConfig+0x1f4>)
 800421a:	5ccb      	ldrb	r3, [r1, r3]
 800421c:	f003 031f 	and.w	r3, r3, #31
 8004220:	fa22 f303 	lsr.w	r3, r2, r3
 8004224:	4a09      	ldr	r2, [pc, #36]	@ (800424c <HAL_RCC_ClockConfig+0x1f8>)
 8004226:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004228:	4b09      	ldr	r3, [pc, #36]	@ (8004250 <HAL_RCC_ClockConfig+0x1fc>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f7fd fd0d 	bl	8001c4c <HAL_InitTick>
 8004232:	4603      	mov	r3, r0
 8004234:	72fb      	strb	r3, [r7, #11]

  return status;
 8004236:	7afb      	ldrb	r3, [r7, #11]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	40022000 	.word	0x40022000
 8004244:	40021000 	.word	0x40021000
 8004248:	08008280 	.word	0x08008280
 800424c:	20000000 	.word	0x20000000
 8004250:	20000004 	.word	0x20000004

08004254 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004254:	b480      	push	{r7}
 8004256:	b089      	sub	sp, #36	@ 0x24
 8004258:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	61fb      	str	r3, [r7, #28]
 800425e:	2300      	movs	r3, #0
 8004260:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004262:	4b3e      	ldr	r3, [pc, #248]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800426c:	4b3b      	ldr	r3, [pc, #236]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f003 0303 	and.w	r3, r3, #3
 8004274:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d005      	beq.n	8004288 <HAL_RCC_GetSysClockFreq+0x34>
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	2b0c      	cmp	r3, #12
 8004280:	d121      	bne.n	80042c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d11e      	bne.n	80042c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004288:	4b34      	ldr	r3, [pc, #208]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0308 	and.w	r3, r3, #8
 8004290:	2b00      	cmp	r3, #0
 8004292:	d107      	bne.n	80042a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004294:	4b31      	ldr	r3, [pc, #196]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 8004296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800429a:	0a1b      	lsrs	r3, r3, #8
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	61fb      	str	r3, [r7, #28]
 80042a2:	e005      	b.n	80042b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80042a4:	4b2d      	ldr	r3, [pc, #180]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	091b      	lsrs	r3, r3, #4
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80042b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004360 <HAL_RCC_GetSysClockFreq+0x10c>)
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d10d      	bne.n	80042dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042c4:	e00a      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d102      	bne.n	80042d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042cc:	4b25      	ldr	r3, [pc, #148]	@ (8004364 <HAL_RCC_GetSysClockFreq+0x110>)
 80042ce:	61bb      	str	r3, [r7, #24]
 80042d0:	e004      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	2b08      	cmp	r3, #8
 80042d6:	d101      	bne.n	80042dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042d8:	4b23      	ldr	r3, [pc, #140]	@ (8004368 <HAL_RCC_GetSysClockFreq+0x114>)
 80042da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	2b0c      	cmp	r3, #12
 80042e0:	d134      	bne.n	800434c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042e2:	4b1e      	ldr	r3, [pc, #120]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f003 0303 	and.w	r3, r3, #3
 80042ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d003      	beq.n	80042fa <HAL_RCC_GetSysClockFreq+0xa6>
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b03      	cmp	r3, #3
 80042f6:	d003      	beq.n	8004300 <HAL_RCC_GetSysClockFreq+0xac>
 80042f8:	e005      	b.n	8004306 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80042fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004364 <HAL_RCC_GetSysClockFreq+0x110>)
 80042fc:	617b      	str	r3, [r7, #20]
      break;
 80042fe:	e005      	b.n	800430c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004300:	4b19      	ldr	r3, [pc, #100]	@ (8004368 <HAL_RCC_GetSysClockFreq+0x114>)
 8004302:	617b      	str	r3, [r7, #20]
      break;
 8004304:	e002      	b.n	800430c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	617b      	str	r3, [r7, #20]
      break;
 800430a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800430c:	4b13      	ldr	r3, [pc, #76]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	3301      	adds	r3, #1
 8004318:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800431a:	4b10      	ldr	r3, [pc, #64]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	0a1b      	lsrs	r3, r3, #8
 8004320:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004324:	697a      	ldr	r2, [r7, #20]
 8004326:	fb03 f202 	mul.w	r2, r3, r2
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004330:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004332:	4b0a      	ldr	r3, [pc, #40]	@ (800435c <HAL_RCC_GetSysClockFreq+0x108>)
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	0e5b      	lsrs	r3, r3, #25
 8004338:	f003 0303 	and.w	r3, r3, #3
 800433c:	3301      	adds	r3, #1
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004342:	697a      	ldr	r2, [r7, #20]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	fbb2 f3f3 	udiv	r3, r2, r3
 800434a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800434c:	69bb      	ldr	r3, [r7, #24]
}
 800434e:	4618      	mov	r0, r3
 8004350:	3724      	adds	r7, #36	@ 0x24
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40021000 	.word	0x40021000
 8004360:	08008298 	.word	0x08008298
 8004364:	00f42400 	.word	0x00f42400
 8004368:	007a1200 	.word	0x007a1200

0800436c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004370:	4b03      	ldr	r3, [pc, #12]	@ (8004380 <HAL_RCC_GetHCLKFreq+0x14>)
 8004372:	681b      	ldr	r3, [r3, #0]
}
 8004374:	4618      	mov	r0, r3
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	20000000 	.word	0x20000000

08004384 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004388:	f7ff fff0 	bl	800436c <HAL_RCC_GetHCLKFreq>
 800438c:	4602      	mov	r2, r0
 800438e:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	0a1b      	lsrs	r3, r3, #8
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	4904      	ldr	r1, [pc, #16]	@ (80043ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800439a:	5ccb      	ldrb	r3, [r1, r3]
 800439c:	f003 031f 	and.w	r3, r3, #31
 80043a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40021000 	.word	0x40021000
 80043ac:	08008290 	.word	0x08008290

080043b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043b4:	f7ff ffda 	bl	800436c <HAL_RCC_GetHCLKFreq>
 80043b8:	4602      	mov	r2, r0
 80043ba:	4b06      	ldr	r3, [pc, #24]	@ (80043d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	0adb      	lsrs	r3, r3, #11
 80043c0:	f003 0307 	and.w	r3, r3, #7
 80043c4:	4904      	ldr	r1, [pc, #16]	@ (80043d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043c6:	5ccb      	ldrb	r3, [r1, r3]
 80043c8:	f003 031f 	and.w	r3, r3, #31
 80043cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	40021000 	.word	0x40021000
 80043d8:	08008290 	.word	0x08008290

080043dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043e4:	2300      	movs	r3, #0
 80043e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043f4:	f7ff f9b6 	bl	8003764 <HAL_PWREx_GetVoltageRange>
 80043f8:	6178      	str	r0, [r7, #20]
 80043fa:	e014      	b.n	8004426 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043fc:	4b25      	ldr	r3, [pc, #148]	@ (8004494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004400:	4a24      	ldr	r2, [pc, #144]	@ (8004494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004402:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004406:	6593      	str	r3, [r2, #88]	@ 0x58
 8004408:	4b22      	ldr	r3, [pc, #136]	@ (8004494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800440a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004414:	f7ff f9a6 	bl	8003764 <HAL_PWREx_GetVoltageRange>
 8004418:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800441a:	4b1e      	ldr	r3, [pc, #120]	@ (8004494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800441c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441e:	4a1d      	ldr	r2, [pc, #116]	@ (8004494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004420:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004424:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800442c:	d10b      	bne.n	8004446 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2b80      	cmp	r3, #128	@ 0x80
 8004432:	d919      	bls.n	8004468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2ba0      	cmp	r3, #160	@ 0xa0
 8004438:	d902      	bls.n	8004440 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800443a:	2302      	movs	r3, #2
 800443c:	613b      	str	r3, [r7, #16]
 800443e:	e013      	b.n	8004468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004440:	2301      	movs	r3, #1
 8004442:	613b      	str	r3, [r7, #16]
 8004444:	e010      	b.n	8004468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b80      	cmp	r3, #128	@ 0x80
 800444a:	d902      	bls.n	8004452 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800444c:	2303      	movs	r3, #3
 800444e:	613b      	str	r3, [r7, #16]
 8004450:	e00a      	b.n	8004468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b80      	cmp	r3, #128	@ 0x80
 8004456:	d102      	bne.n	800445e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004458:	2302      	movs	r3, #2
 800445a:	613b      	str	r3, [r7, #16]
 800445c:	e004      	b.n	8004468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b70      	cmp	r3, #112	@ 0x70
 8004462:	d101      	bne.n	8004468 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004464:	2301      	movs	r3, #1
 8004466:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004468:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f023 0207 	bic.w	r2, r3, #7
 8004470:	4909      	ldr	r1, [pc, #36]	@ (8004498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004478:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0307 	and.w	r3, r3, #7
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	429a      	cmp	r2, r3
 8004484:	d001      	beq.n	800448a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e000      	b.n	800448c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3718      	adds	r7, #24
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40021000 	.word	0x40021000
 8004498:	40022000 	.word	0x40022000

0800449c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044a4:	2300      	movs	r3, #0
 80044a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044a8:	2300      	movs	r3, #0
 80044aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d031      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044c0:	d01a      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80044c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80044c6:	d814      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d009      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80044cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80044d0:	d10f      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80044d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	4a5c      	ldr	r2, [pc, #368]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044dc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044de:	e00c      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3304      	adds	r3, #4
 80044e4:	2100      	movs	r1, #0
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 f9de 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 80044ec:	4603      	mov	r3, r0
 80044ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044f0:	e003      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	74fb      	strb	r3, [r7, #19]
      break;
 80044f6:	e000      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80044f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044fa:	7cfb      	ldrb	r3, [r7, #19]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10b      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004500:	4b51      	ldr	r3, [pc, #324]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004506:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450e:	494e      	ldr	r1, [pc, #312]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004516:	e001      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004518:	7cfb      	ldrb	r3, [r7, #19]
 800451a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 809e 	beq.w	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800452a:	2300      	movs	r3, #0
 800452c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800452e:	4b46      	ldr	r3, [pc, #280]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800453a:	2301      	movs	r3, #1
 800453c:	e000      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800453e:	2300      	movs	r3, #0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00d      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004544:	4b40      	ldr	r3, [pc, #256]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004548:	4a3f      	ldr	r2, [pc, #252]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800454a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800454e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004550:	4b3d      	ldr	r3, [pc, #244]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004558:	60bb      	str	r3, [r7, #8]
 800455a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800455c:	2301      	movs	r3, #1
 800455e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004560:	4b3a      	ldr	r3, [pc, #232]	@ (800464c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a39      	ldr	r2, [pc, #228]	@ (800464c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800456a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800456c:	f7fd fbbe 	bl	8001cec <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004572:	e009      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004574:	f7fd fbba 	bl	8001cec <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d902      	bls.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	74fb      	strb	r3, [r7, #19]
        break;
 8004586:	e005      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004588:	4b30      	ldr	r3, [pc, #192]	@ (800464c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0ef      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004594:	7cfb      	ldrb	r3, [r7, #19]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d15a      	bne.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800459a:	4b2b      	ldr	r3, [pc, #172]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d01e      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b0:	697a      	ldr	r2, [r7, #20]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d019      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045b6:	4b24      	ldr	r3, [pc, #144]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045c2:	4b21      	ldr	r3, [pc, #132]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045e2:	4a19      	ldr	r2, [pc, #100]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d016      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fd fb7a 	bl	8001cec <HAL_GetTick>
 80045f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045fa:	e00b      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045fc:	f7fd fb76 	bl	8001cec <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800460a:	4293      	cmp	r3, r2
 800460c:	d902      	bls.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	74fb      	strb	r3, [r7, #19]
            break;
 8004612:	e006      	b.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004614:	4b0c      	ldr	r3, [pc, #48]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0ec      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004622:	7cfb      	ldrb	r3, [r7, #19]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10b      	bne.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004628:	4b07      	ldr	r3, [pc, #28]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800462a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004636:	4904      	ldr	r1, [pc, #16]	@ (8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004638:	4313      	orrs	r3, r2
 800463a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800463e:	e009      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004640:	7cfb      	ldrb	r3, [r7, #19]
 8004642:	74bb      	strb	r3, [r7, #18]
 8004644:	e006      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004646:	bf00      	nop
 8004648:	40021000 	.word	0x40021000
 800464c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004650:	7cfb      	ldrb	r3, [r7, #19]
 8004652:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004654:	7c7b      	ldrb	r3, [r7, #17]
 8004656:	2b01      	cmp	r3, #1
 8004658:	d105      	bne.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800465a:	4b8a      	ldr	r3, [pc, #552]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800465c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800465e:	4a89      	ldr	r2, [pc, #548]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004660:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004664:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0301 	and.w	r3, r3, #1
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00a      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004672:	4b84      	ldr	r3, [pc, #528]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004678:	f023 0203 	bic.w	r2, r3, #3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a1b      	ldr	r3, [r3, #32]
 8004680:	4980      	ldr	r1, [pc, #512]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004682:	4313      	orrs	r3, r2
 8004684:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00a      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004694:	4b7b      	ldr	r3, [pc, #492]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800469a:	f023 020c 	bic.w	r2, r3, #12
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	4978      	ldr	r1, [pc, #480]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0320 	and.w	r3, r3, #32
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00a      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046b6:	4b73      	ldr	r3, [pc, #460]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c4:	496f      	ldr	r1, [pc, #444]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00a      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046de:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046e6:	4967      	ldr	r1, [pc, #412]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00a      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80046fa:	4b62      	ldr	r3, [pc, #392]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004700:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004708:	495e      	ldr	r1, [pc, #376]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800470a:	4313      	orrs	r3, r2
 800470c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00a      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800471c:	4b59      	ldr	r3, [pc, #356]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004722:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472a:	4956      	ldr	r1, [pc, #344]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800472c:	4313      	orrs	r3, r2
 800472e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00a      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800473e:	4b51      	ldr	r3, [pc, #324]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004744:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474c:	494d      	ldr	r1, [pc, #308]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800474e:	4313      	orrs	r3, r2
 8004750:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d028      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004760:	4b48      	ldr	r3, [pc, #288]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004766:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476e:	4945      	ldr	r1, [pc, #276]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004770:	4313      	orrs	r3, r2
 8004772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800477e:	d106      	bne.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004780:	4b40      	ldr	r3, [pc, #256]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	4a3f      	ldr	r2, [pc, #252]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004786:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800478a:	60d3      	str	r3, [r2, #12]
 800478c:	e011      	b.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004792:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004796:	d10c      	bne.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3304      	adds	r3, #4
 800479c:	2101      	movs	r1, #1
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 f882 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 80047a4:	4603      	mov	r3, r0
 80047a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80047a8:	7cfb      	ldrb	r3, [r7, #19]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80047ae:	7cfb      	ldrb	r3, [r7, #19]
 80047b0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d028      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047be:	4b31      	ldr	r3, [pc, #196]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047cc:	492d      	ldr	r1, [pc, #180]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047ce:	4313      	orrs	r3, r2
 80047d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047dc:	d106      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047de:	4b29      	ldr	r3, [pc, #164]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	4a28      	ldr	r2, [pc, #160]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e8:	60d3      	str	r3, [r2, #12]
 80047ea:	e011      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047f4:	d10c      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	3304      	adds	r3, #4
 80047fa:	2101      	movs	r1, #1
 80047fc:	4618      	mov	r0, r3
 80047fe:	f000 f853 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 8004802:	4603      	mov	r3, r0
 8004804:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004806:	7cfb      	ldrb	r3, [r7, #19]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800480c:	7cfb      	ldrb	r3, [r7, #19]
 800480e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01c      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800481c:	4b19      	ldr	r3, [pc, #100]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800481e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004822:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800482a:	4916      	ldr	r1, [pc, #88]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800482c:	4313      	orrs	r3, r2
 800482e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004836:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800483a:	d10c      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	3304      	adds	r3, #4
 8004840:	2102      	movs	r1, #2
 8004842:	4618      	mov	r0, r3
 8004844:	f000 f830 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 8004848:	4603      	mov	r3, r0
 800484a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800484c:	7cfb      	ldrb	r3, [r7, #19]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004852:	7cfb      	ldrb	r3, [r7, #19]
 8004854:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00a      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004862:	4b08      	ldr	r3, [pc, #32]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004868:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004870:	4904      	ldr	r1, [pc, #16]	@ (8004884 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004878:	7cbb      	ldrb	r3, [r7, #18]
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40021000 	.word	0x40021000

08004888 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004888:	b480      	push	{r7}
 800488a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800488c:	4b05      	ldr	r3, [pc, #20]	@ (80048a4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a04      	ldr	r2, [pc, #16]	@ (80048a4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004892:	f043 0304 	orr.w	r3, r3, #4
 8004896:	6013      	str	r3, [r2, #0]
}
 8004898:	bf00      	nop
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	40021000 	.word	0x40021000

080048a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048b6:	4b74      	ldr	r3, [pc, #464]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d018      	beq.n	80048f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048c2:	4b71      	ldr	r3, [pc, #452]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f003 0203 	and.w	r2, r3, #3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d10d      	bne.n	80048ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
       ||
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d009      	beq.n	80048ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048da:	4b6b      	ldr	r3, [pc, #428]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	091b      	lsrs	r3, r3, #4
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
       ||
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d047      	beq.n	800497e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	73fb      	strb	r3, [r7, #15]
 80048f2:	e044      	b.n	800497e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b03      	cmp	r3, #3
 80048fa:	d018      	beq.n	800492e <RCCEx_PLLSAI1_Config+0x86>
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	d825      	bhi.n	800494c <RCCEx_PLLSAI1_Config+0xa4>
 8004900:	2b01      	cmp	r3, #1
 8004902:	d002      	beq.n	800490a <RCCEx_PLLSAI1_Config+0x62>
 8004904:	2b02      	cmp	r3, #2
 8004906:	d009      	beq.n	800491c <RCCEx_PLLSAI1_Config+0x74>
 8004908:	e020      	b.n	800494c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800490a:	4b5f      	ldr	r3, [pc, #380]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d11d      	bne.n	8004952 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800491a:	e01a      	b.n	8004952 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800491c:	4b5a      	ldr	r3, [pc, #360]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004924:	2b00      	cmp	r3, #0
 8004926:	d116      	bne.n	8004956 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800492c:	e013      	b.n	8004956 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800492e:	4b56      	ldr	r3, [pc, #344]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10f      	bne.n	800495a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800493a:	4b53      	ldr	r3, [pc, #332]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d109      	bne.n	800495a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800494a:	e006      	b.n	800495a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	73fb      	strb	r3, [r7, #15]
      break;
 8004950:	e004      	b.n	800495c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004952:	bf00      	nop
 8004954:	e002      	b.n	800495c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004956:	bf00      	nop
 8004958:	e000      	b.n	800495c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800495a:	bf00      	nop
    }

    if(status == HAL_OK)
 800495c:	7bfb      	ldrb	r3, [r7, #15]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10d      	bne.n	800497e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004962:	4b49      	ldr	r3, [pc, #292]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6819      	ldr	r1, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	3b01      	subs	r3, #1
 8004974:	011b      	lsls	r3, r3, #4
 8004976:	430b      	orrs	r3, r1
 8004978:	4943      	ldr	r1, [pc, #268]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 800497a:	4313      	orrs	r3, r2
 800497c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800497e:	7bfb      	ldrb	r3, [r7, #15]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d17c      	bne.n	8004a7e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004984:	4b40      	ldr	r3, [pc, #256]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a3f      	ldr	r2, [pc, #252]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 800498a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800498e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004990:	f7fd f9ac 	bl	8001cec <HAL_GetTick>
 8004994:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004996:	e009      	b.n	80049ac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004998:	f7fd f9a8 	bl	8001cec <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d902      	bls.n	80049ac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	73fb      	strb	r3, [r7, #15]
        break;
 80049aa:	e005      	b.n	80049b8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049ac:	4b36      	ldr	r3, [pc, #216]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d1ef      	bne.n	8004998 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d15f      	bne.n	8004a7e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d110      	bne.n	80049e6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049c4:	4b30      	ldr	r3, [pc, #192]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80049cc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	6892      	ldr	r2, [r2, #8]
 80049d4:	0211      	lsls	r1, r2, #8
 80049d6:	687a      	ldr	r2, [r7, #4]
 80049d8:	68d2      	ldr	r2, [r2, #12]
 80049da:	06d2      	lsls	r2, r2, #27
 80049dc:	430a      	orrs	r2, r1
 80049de:	492a      	ldr	r1, [pc, #168]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	610b      	str	r3, [r1, #16]
 80049e4:	e027      	b.n	8004a36 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d112      	bne.n	8004a12 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049ec:	4b26      	ldr	r3, [pc, #152]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80049f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6892      	ldr	r2, [r2, #8]
 80049fc:	0211      	lsls	r1, r2, #8
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	6912      	ldr	r2, [r2, #16]
 8004a02:	0852      	lsrs	r2, r2, #1
 8004a04:	3a01      	subs	r2, #1
 8004a06:	0552      	lsls	r2, r2, #21
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	491f      	ldr	r1, [pc, #124]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	610b      	str	r3, [r1, #16]
 8004a10:	e011      	b.n	8004a36 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a12:	4b1d      	ldr	r3, [pc, #116]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004a1a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6892      	ldr	r2, [r2, #8]
 8004a22:	0211      	lsls	r1, r2, #8
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6952      	ldr	r2, [r2, #20]
 8004a28:	0852      	lsrs	r2, r2, #1
 8004a2a:	3a01      	subs	r2, #1
 8004a2c:	0652      	lsls	r2, r2, #25
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	4915      	ldr	r1, [pc, #84]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a36:	4b14      	ldr	r3, [pc, #80]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a13      	ldr	r2, [pc, #76]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a3c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a40:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a42:	f7fd f953 	bl	8001cec <HAL_GetTick>
 8004a46:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a48:	e009      	b.n	8004a5e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a4a:	f7fd f94f 	bl	8001cec <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d902      	bls.n	8004a5e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	73fb      	strb	r3, [r7, #15]
          break;
 8004a5c:	e005      	b.n	8004a6a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0ef      	beq.n	8004a4a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004a6a:	7bfb      	ldrb	r3, [r7, #15]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d106      	bne.n	8004a7e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a70:	4b05      	ldr	r3, [pc, #20]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	4903      	ldr	r1, [pc, #12]	@ (8004a88 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40021000 	.word	0x40021000

08004a8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e049      	b.n	8004b32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d106      	bne.n	8004ab8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7fc feac 	bl	8001810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2202      	movs	r2, #2
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3304      	adds	r3, #4
 8004ac8:	4619      	mov	r1, r3
 8004aca:	4610      	mov	r0, r2
 8004acc:	f000 f882 	bl	8004bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
	...

08004b3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d001      	beq.n	8004b54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e033      	b.n	8004bbc <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a19      	ldr	r2, [pc, #100]	@ (8004bc8 <HAL_TIM_Base_Start+0x8c>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d009      	beq.n	8004b7a <HAL_TIM_Base_Start+0x3e>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b6e:	d004      	beq.n	8004b7a <HAL_TIM_Base_Start+0x3e>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a15      	ldr	r2, [pc, #84]	@ (8004bcc <HAL_TIM_Base_Start+0x90>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d115      	bne.n	8004ba6 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	4b13      	ldr	r3, [pc, #76]	@ (8004bd0 <HAL_TIM_Base_Start+0x94>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2b06      	cmp	r3, #6
 8004b8a:	d015      	beq.n	8004bb8 <HAL_TIM_Base_Start+0x7c>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b92:	d011      	beq.n	8004bb8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0201 	orr.w	r2, r2, #1
 8004ba2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba4:	e008      	b.n	8004bb8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f042 0201 	orr.w	r2, r2, #1
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	e000      	b.n	8004bba <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bb8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bba:	2300      	movs	r3, #0
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3714      	adds	r7, #20
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	40012c00 	.word	0x40012c00
 8004bcc:	40014000 	.word	0x40014000
 8004bd0:	00010007 	.word	0x00010007

08004bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a30      	ldr	r2, [pc, #192]	@ (8004ca8 <TIM_Base_SetConfig+0xd4>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d003      	beq.n	8004bf4 <TIM_Base_SetConfig+0x20>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf2:	d108      	bne.n	8004c06 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a27      	ldr	r2, [pc, #156]	@ (8004ca8 <TIM_Base_SetConfig+0xd4>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d00b      	beq.n	8004c26 <TIM_Base_SetConfig+0x52>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c14:	d007      	beq.n	8004c26 <TIM_Base_SetConfig+0x52>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a24      	ldr	r2, [pc, #144]	@ (8004cac <TIM_Base_SetConfig+0xd8>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d003      	beq.n	8004c26 <TIM_Base_SetConfig+0x52>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a23      	ldr	r2, [pc, #140]	@ (8004cb0 <TIM_Base_SetConfig+0xdc>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d108      	bne.n	8004c38 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	689a      	ldr	r2, [r3, #8]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a12      	ldr	r2, [pc, #72]	@ (8004ca8 <TIM_Base_SetConfig+0xd4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d007      	beq.n	8004c74 <TIM_Base_SetConfig+0xa0>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a11      	ldr	r2, [pc, #68]	@ (8004cac <TIM_Base_SetConfig+0xd8>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_Base_SetConfig+0xa0>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a10      	ldr	r2, [pc, #64]	@ (8004cb0 <TIM_Base_SetConfig+0xdc>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d103      	bne.n	8004c7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	691a      	ldr	r2, [r3, #16]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d105      	bne.n	8004c9a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f023 0201 	bic.w	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	611a      	str	r2, [r3, #16]
  }
}
 8004c9a:	bf00      	nop
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40012c00 	.word	0x40012c00
 8004cac:	40014000 	.word	0x40014000
 8004cb0:	40014400 	.word	0x40014400

08004cb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b085      	sub	sp, #20
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e04f      	b.n	8004d6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a21      	ldr	r2, [pc, #132]	@ (8004d78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d108      	bne.n	8004d08 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004cfc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a14      	ldr	r2, [pc, #80]	@ (8004d78 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d009      	beq.n	8004d40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d34:	d004      	beq.n	8004d40 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a10      	ldr	r2, [pc, #64]	@ (8004d7c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d10c      	bne.n	8004d5a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	40012c00 	.word	0x40012c00
 8004d7c:	40014000 	.word	0x40014000

08004d80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e040      	b.n	8004e14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fc fd54 	bl	8001850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2224      	movs	r2, #36	@ 0x24
 8004dac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0201 	bic.w	r2, r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 fade 	bl	8005388 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 f8af 	bl	8004f30 <UART_SetConfig>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e01b      	b.n	8004e14 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004dea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fb5d 	bl	80054cc <UART_CheckIdleState>
 8004e12:	4603      	mov	r3, r0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3708      	adds	r7, #8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08a      	sub	sp, #40	@ 0x28
 8004e20:	af02      	add	r7, sp, #8
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	60b9      	str	r1, [r7, #8]
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e30:	2b20      	cmp	r3, #32
 8004e32:	d177      	bne.n	8004f24 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d002      	beq.n	8004e40 <HAL_UART_Transmit+0x24>
 8004e3a:	88fb      	ldrh	r3, [r7, #6]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d101      	bne.n	8004e44 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e070      	b.n	8004f26 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2221      	movs	r2, #33	@ 0x21
 8004e50:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e52:	f7fc ff4b 	bl	8001cec <HAL_GetTick>
 8004e56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	88fa      	ldrh	r2, [r7, #6]
 8004e5c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	88fa      	ldrh	r2, [r7, #6]
 8004e64:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e70:	d108      	bne.n	8004e84 <HAL_UART_Transmit+0x68>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d104      	bne.n	8004e84 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	61bb      	str	r3, [r7, #24]
 8004e82:	e003      	b.n	8004e8c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e8c:	e02f      	b.n	8004eee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	9300      	str	r3, [sp, #0]
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	2200      	movs	r2, #0
 8004e96:	2180      	movs	r1, #128	@ 0x80
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	f000 fbbf 	bl	800561c <UART_WaitOnFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d004      	beq.n	8004eae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e03b      	b.n	8004f26 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10b      	bne.n	8004ecc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	881a      	ldrh	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ec0:	b292      	uxth	r2, r2
 8004ec2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	3302      	adds	r3, #2
 8004ec8:	61bb      	str	r3, [r7, #24]
 8004eca:	e007      	b.n	8004edc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	781a      	ldrb	r2, [r3, #0]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	3301      	adds	r3, #1
 8004eda:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d1c9      	bne.n	8004e8e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	2200      	movs	r2, #0
 8004f02:	2140      	movs	r1, #64	@ 0x40
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 fb89 	bl	800561c <UART_WaitOnFlagUntilTimeout>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d004      	beq.n	8004f1a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2220      	movs	r2, #32
 8004f14:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e005      	b.n	8004f26 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2220      	movs	r2, #32
 8004f1e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	e000      	b.n	8004f26 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3720      	adds	r7, #32
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
	...

08004f30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f34:	b08a      	sub	sp, #40	@ 0x28
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	689a      	ldr	r2, [r3, #8]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	69db      	ldr	r3, [r3, #28]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	4bb4      	ldr	r3, [pc, #720]	@ (8005230 <UART_SetConfig+0x300>)
 8004f60:	4013      	ands	r3, r2
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	6812      	ldr	r2, [r2, #0]
 8004f66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	68da      	ldr	r2, [r3, #12]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4aa9      	ldr	r2, [pc, #676]	@ (8005234 <UART_SetConfig+0x304>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fac:	430a      	orrs	r2, r1
 8004fae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4aa0      	ldr	r2, [pc, #640]	@ (8005238 <UART_SetConfig+0x308>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d126      	bne.n	8005008 <UART_SetConfig+0xd8>
 8004fba:	4ba0      	ldr	r3, [pc, #640]	@ (800523c <UART_SetConfig+0x30c>)
 8004fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc0:	f003 0303 	and.w	r3, r3, #3
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d81b      	bhi.n	8005000 <UART_SetConfig+0xd0>
 8004fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd0 <UART_SetConfig+0xa0>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	08004fe1 	.word	0x08004fe1
 8004fd4:	08004ff1 	.word	0x08004ff1
 8004fd8:	08004fe9 	.word	0x08004fe9
 8004fdc:	08004ff9 	.word	0x08004ff9
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe6:	e080      	b.n	80050ea <UART_SetConfig+0x1ba>
 8004fe8:	2302      	movs	r3, #2
 8004fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fee:	e07c      	b.n	80050ea <UART_SetConfig+0x1ba>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff6:	e078      	b.n	80050ea <UART_SetConfig+0x1ba>
 8004ff8:	2308      	movs	r3, #8
 8004ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffe:	e074      	b.n	80050ea <UART_SetConfig+0x1ba>
 8005000:	2310      	movs	r3, #16
 8005002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005006:	e070      	b.n	80050ea <UART_SetConfig+0x1ba>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a8c      	ldr	r2, [pc, #560]	@ (8005240 <UART_SetConfig+0x310>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d138      	bne.n	8005084 <UART_SetConfig+0x154>
 8005012:	4b8a      	ldr	r3, [pc, #552]	@ (800523c <UART_SetConfig+0x30c>)
 8005014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005018:	f003 030c 	and.w	r3, r3, #12
 800501c:	2b0c      	cmp	r3, #12
 800501e:	d82d      	bhi.n	800507c <UART_SetConfig+0x14c>
 8005020:	a201      	add	r2, pc, #4	@ (adr r2, 8005028 <UART_SetConfig+0xf8>)
 8005022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005026:	bf00      	nop
 8005028:	0800505d 	.word	0x0800505d
 800502c:	0800507d 	.word	0x0800507d
 8005030:	0800507d 	.word	0x0800507d
 8005034:	0800507d 	.word	0x0800507d
 8005038:	0800506d 	.word	0x0800506d
 800503c:	0800507d 	.word	0x0800507d
 8005040:	0800507d 	.word	0x0800507d
 8005044:	0800507d 	.word	0x0800507d
 8005048:	08005065 	.word	0x08005065
 800504c:	0800507d 	.word	0x0800507d
 8005050:	0800507d 	.word	0x0800507d
 8005054:	0800507d 	.word	0x0800507d
 8005058:	08005075 	.word	0x08005075
 800505c:	2300      	movs	r3, #0
 800505e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005062:	e042      	b.n	80050ea <UART_SetConfig+0x1ba>
 8005064:	2302      	movs	r3, #2
 8005066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506a:	e03e      	b.n	80050ea <UART_SetConfig+0x1ba>
 800506c:	2304      	movs	r3, #4
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e03a      	b.n	80050ea <UART_SetConfig+0x1ba>
 8005074:	2308      	movs	r3, #8
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507a:	e036      	b.n	80050ea <UART_SetConfig+0x1ba>
 800507c:	2310      	movs	r3, #16
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005082:	e032      	b.n	80050ea <UART_SetConfig+0x1ba>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a6a      	ldr	r2, [pc, #424]	@ (8005234 <UART_SetConfig+0x304>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d12a      	bne.n	80050e4 <UART_SetConfig+0x1b4>
 800508e:	4b6b      	ldr	r3, [pc, #428]	@ (800523c <UART_SetConfig+0x30c>)
 8005090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005094:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005098:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800509c:	d01a      	beq.n	80050d4 <UART_SetConfig+0x1a4>
 800509e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050a2:	d81b      	bhi.n	80050dc <UART_SetConfig+0x1ac>
 80050a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a8:	d00c      	beq.n	80050c4 <UART_SetConfig+0x194>
 80050aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ae:	d815      	bhi.n	80050dc <UART_SetConfig+0x1ac>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <UART_SetConfig+0x18c>
 80050b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050b8:	d008      	beq.n	80050cc <UART_SetConfig+0x19c>
 80050ba:	e00f      	b.n	80050dc <UART_SetConfig+0x1ac>
 80050bc:	2300      	movs	r3, #0
 80050be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c2:	e012      	b.n	80050ea <UART_SetConfig+0x1ba>
 80050c4:	2302      	movs	r3, #2
 80050c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ca:	e00e      	b.n	80050ea <UART_SetConfig+0x1ba>
 80050cc:	2304      	movs	r3, #4
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d2:	e00a      	b.n	80050ea <UART_SetConfig+0x1ba>
 80050d4:	2308      	movs	r3, #8
 80050d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050da:	e006      	b.n	80050ea <UART_SetConfig+0x1ba>
 80050dc:	2310      	movs	r3, #16
 80050de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e2:	e002      	b.n	80050ea <UART_SetConfig+0x1ba>
 80050e4:	2310      	movs	r3, #16
 80050e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a51      	ldr	r2, [pc, #324]	@ (8005234 <UART_SetConfig+0x304>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d17a      	bne.n	80051ea <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d824      	bhi.n	8005146 <UART_SetConfig+0x216>
 80050fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005104 <UART_SetConfig+0x1d4>)
 80050fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005102:	bf00      	nop
 8005104:	08005129 	.word	0x08005129
 8005108:	08005147 	.word	0x08005147
 800510c:	08005131 	.word	0x08005131
 8005110:	08005147 	.word	0x08005147
 8005114:	08005137 	.word	0x08005137
 8005118:	08005147 	.word	0x08005147
 800511c:	08005147 	.word	0x08005147
 8005120:	08005147 	.word	0x08005147
 8005124:	0800513f 	.word	0x0800513f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005128:	f7ff f92c 	bl	8004384 <HAL_RCC_GetPCLK1Freq>
 800512c:	61f8      	str	r0, [r7, #28]
        break;
 800512e:	e010      	b.n	8005152 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005130:	4b44      	ldr	r3, [pc, #272]	@ (8005244 <UART_SetConfig+0x314>)
 8005132:	61fb      	str	r3, [r7, #28]
        break;
 8005134:	e00d      	b.n	8005152 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005136:	f7ff f88d 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 800513a:	61f8      	str	r0, [r7, #28]
        break;
 800513c:	e009      	b.n	8005152 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800513e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005142:	61fb      	str	r3, [r7, #28]
        break;
 8005144:	e005      	b.n	8005152 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005146:	2300      	movs	r3, #0
 8005148:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005150:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 8107 	beq.w	8005368 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	685a      	ldr	r2, [r3, #4]
 800515e:	4613      	mov	r3, r2
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	4413      	add	r3, r2
 8005164:	69fa      	ldr	r2, [r7, #28]
 8005166:	429a      	cmp	r2, r3
 8005168:	d305      	bcc.n	8005176 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005170:	69fa      	ldr	r2, [r7, #28]
 8005172:	429a      	cmp	r2, r3
 8005174:	d903      	bls.n	800517e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800517c:	e0f4      	b.n	8005368 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	2200      	movs	r2, #0
 8005182:	461c      	mov	r4, r3
 8005184:	4615      	mov	r5, r2
 8005186:	f04f 0200 	mov.w	r2, #0
 800518a:	f04f 0300 	mov.w	r3, #0
 800518e:	022b      	lsls	r3, r5, #8
 8005190:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005194:	0222      	lsls	r2, r4, #8
 8005196:	68f9      	ldr	r1, [r7, #12]
 8005198:	6849      	ldr	r1, [r1, #4]
 800519a:	0849      	lsrs	r1, r1, #1
 800519c:	2000      	movs	r0, #0
 800519e:	4688      	mov	r8, r1
 80051a0:	4681      	mov	r9, r0
 80051a2:	eb12 0a08 	adds.w	sl, r2, r8
 80051a6:	eb43 0b09 	adc.w	fp, r3, r9
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2200      	movs	r2, #0
 80051b0:	603b      	str	r3, [r7, #0]
 80051b2:	607a      	str	r2, [r7, #4]
 80051b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051b8:	4650      	mov	r0, sl
 80051ba:	4659      	mov	r1, fp
 80051bc:	f7fb fcf4 	bl	8000ba8 <__aeabi_uldivmod>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4613      	mov	r3, r2
 80051c6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ce:	d308      	bcc.n	80051e2 <UART_SetConfig+0x2b2>
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051d6:	d204      	bcs.n	80051e2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	60da      	str	r2, [r3, #12]
 80051e0:	e0c2      	b.n	8005368 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051e8:	e0be      	b.n	8005368 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	69db      	ldr	r3, [r3, #28]
 80051ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f2:	d16a      	bne.n	80052ca <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80051f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d834      	bhi.n	8005266 <UART_SetConfig+0x336>
 80051fc:	a201      	add	r2, pc, #4	@ (adr r2, 8005204 <UART_SetConfig+0x2d4>)
 80051fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005202:	bf00      	nop
 8005204:	08005229 	.word	0x08005229
 8005208:	08005249 	.word	0x08005249
 800520c:	08005251 	.word	0x08005251
 8005210:	08005267 	.word	0x08005267
 8005214:	08005257 	.word	0x08005257
 8005218:	08005267 	.word	0x08005267
 800521c:	08005267 	.word	0x08005267
 8005220:	08005267 	.word	0x08005267
 8005224:	0800525f 	.word	0x0800525f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005228:	f7ff f8ac 	bl	8004384 <HAL_RCC_GetPCLK1Freq>
 800522c:	61f8      	str	r0, [r7, #28]
        break;
 800522e:	e020      	b.n	8005272 <UART_SetConfig+0x342>
 8005230:	efff69f3 	.word	0xefff69f3
 8005234:	40008000 	.word	0x40008000
 8005238:	40013800 	.word	0x40013800
 800523c:	40021000 	.word	0x40021000
 8005240:	40004400 	.word	0x40004400
 8005244:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005248:	f7ff f8b2 	bl	80043b0 <HAL_RCC_GetPCLK2Freq>
 800524c:	61f8      	str	r0, [r7, #28]
        break;
 800524e:	e010      	b.n	8005272 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005250:	4b4c      	ldr	r3, [pc, #304]	@ (8005384 <UART_SetConfig+0x454>)
 8005252:	61fb      	str	r3, [r7, #28]
        break;
 8005254:	e00d      	b.n	8005272 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005256:	f7fe fffd 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 800525a:	61f8      	str	r0, [r7, #28]
        break;
 800525c:	e009      	b.n	8005272 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800525e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005262:	61fb      	str	r3, [r7, #28]
        break;
 8005264:	e005      	b.n	8005272 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005266:	2300      	movs	r3, #0
 8005268:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005270:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d077      	beq.n	8005368 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	005a      	lsls	r2, r3, #1
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	085b      	lsrs	r3, r3, #1
 8005282:	441a      	add	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	fbb2 f3f3 	udiv	r3, r2, r3
 800528c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	2b0f      	cmp	r3, #15
 8005292:	d916      	bls.n	80052c2 <UART_SetConfig+0x392>
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800529a:	d212      	bcs.n	80052c2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	b29b      	uxth	r3, r3
 80052a0:	f023 030f 	bic.w	r3, r3, #15
 80052a4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	085b      	lsrs	r3, r3, #1
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	8afb      	ldrh	r3, [r7, #22]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	8afa      	ldrh	r2, [r7, #22]
 80052be:	60da      	str	r2, [r3, #12]
 80052c0:	e052      	b.n	8005368 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052c8:	e04e      	b.n	8005368 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80052ca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052ce:	2b08      	cmp	r3, #8
 80052d0:	d827      	bhi.n	8005322 <UART_SetConfig+0x3f2>
 80052d2:	a201      	add	r2, pc, #4	@ (adr r2, 80052d8 <UART_SetConfig+0x3a8>)
 80052d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d8:	080052fd 	.word	0x080052fd
 80052dc:	08005305 	.word	0x08005305
 80052e0:	0800530d 	.word	0x0800530d
 80052e4:	08005323 	.word	0x08005323
 80052e8:	08005313 	.word	0x08005313
 80052ec:	08005323 	.word	0x08005323
 80052f0:	08005323 	.word	0x08005323
 80052f4:	08005323 	.word	0x08005323
 80052f8:	0800531b 	.word	0x0800531b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052fc:	f7ff f842 	bl	8004384 <HAL_RCC_GetPCLK1Freq>
 8005300:	61f8      	str	r0, [r7, #28]
        break;
 8005302:	e014      	b.n	800532e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005304:	f7ff f854 	bl	80043b0 <HAL_RCC_GetPCLK2Freq>
 8005308:	61f8      	str	r0, [r7, #28]
        break;
 800530a:	e010      	b.n	800532e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800530c:	4b1d      	ldr	r3, [pc, #116]	@ (8005384 <UART_SetConfig+0x454>)
 800530e:	61fb      	str	r3, [r7, #28]
        break;
 8005310:	e00d      	b.n	800532e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005312:	f7fe ff9f 	bl	8004254 <HAL_RCC_GetSysClockFreq>
 8005316:	61f8      	str	r0, [r7, #28]
        break;
 8005318:	e009      	b.n	800532e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800531a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800531e:	61fb      	str	r3, [r7, #28]
        break;
 8005320:	e005      	b.n	800532e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800532c:	bf00      	nop
    }

    if (pclk != 0U)
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d019      	beq.n	8005368 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	085a      	lsrs	r2, r3, #1
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	441a      	add	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	fbb2 f3f3 	udiv	r3, r2, r3
 8005346:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	2b0f      	cmp	r3, #15
 800534c:	d909      	bls.n	8005362 <UART_SetConfig+0x432>
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005354:	d205      	bcs.n	8005362 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	60da      	str	r2, [r3, #12]
 8005360:	e002      	b.n	8005368 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005374:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005378:	4618      	mov	r0, r3
 800537a:	3728      	adds	r7, #40	@ 0x28
 800537c:	46bd      	mov	sp, r7
 800537e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005382:	bf00      	nop
 8005384:	00f42400 	.word	0x00f42400

08005388 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00a      	beq.n	80053b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	430a      	orrs	r2, r1
 80053b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00a      	beq.n	80053d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d8:	f003 0302 	and.w	r3, r3, #2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00a      	beq.n	80053f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fa:	f003 0304 	and.w	r3, r3, #4
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00a      	beq.n	8005418 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	f003 0310 	and.w	r3, r3, #16
 8005420:	2b00      	cmp	r3, #0
 8005422:	d00a      	beq.n	800543a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	430a      	orrs	r2, r1
 8005438:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00a      	beq.n	800545c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005464:	2b00      	cmp	r3, #0
 8005466:	d01a      	beq.n	800549e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005486:	d10a      	bne.n	800549e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	430a      	orrs	r2, r1
 800549c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00a      	beq.n	80054c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	430a      	orrs	r2, r1
 80054be:	605a      	str	r2, [r3, #4]
  }
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b098      	sub	sp, #96	@ 0x60
 80054d0:	af02      	add	r7, sp, #8
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054dc:	f7fc fc06 	bl	8001cec <HAL_GetTick>
 80054e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d12e      	bne.n	800554e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054f4:	9300      	str	r3, [sp, #0]
 80054f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054f8:	2200      	movs	r2, #0
 80054fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f88c 	bl	800561c <UART_WaitOnFlagUntilTimeout>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d021      	beq.n	800554e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005512:	e853 3f00 	ldrex	r3, [r3]
 8005516:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800551a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800551e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	461a      	mov	r2, r3
 8005526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005528:	647b      	str	r3, [r7, #68]	@ 0x44
 800552a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800552c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800552e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005530:	e841 2300 	strex	r3, r2, [r1]
 8005534:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1e6      	bne.n	800550a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2220      	movs	r2, #32
 8005540:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e062      	b.n	8005614 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	2b04      	cmp	r3, #4
 800555a:	d149      	bne.n	80055f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800555c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005564:	2200      	movs	r2, #0
 8005566:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 f856 	bl	800561c <UART_WaitOnFlagUntilTimeout>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d03c      	beq.n	80055f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557e:	e853 3f00 	ldrex	r3, [r3]
 8005582:	623b      	str	r3, [r7, #32]
   return(result);
 8005584:	6a3b      	ldr	r3, [r7, #32]
 8005586:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800558a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	461a      	mov	r2, r3
 8005592:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005594:	633b      	str	r3, [r7, #48]	@ 0x30
 8005596:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005598:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800559a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800559c:	e841 2300 	strex	r3, r2, [r1]
 80055a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80055a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1e6      	bne.n	8005576 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	3308      	adds	r3, #8
 80055ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	e853 3f00 	ldrex	r3, [r3]
 80055b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0301 	bic.w	r3, r3, #1
 80055be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	3308      	adds	r3, #8
 80055c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055c8:	61fa      	str	r2, [r7, #28]
 80055ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055cc:	69b9      	ldr	r1, [r7, #24]
 80055ce:	69fa      	ldr	r2, [r7, #28]
 80055d0:	e841 2300 	strex	r3, r2, [r1]
 80055d4:	617b      	str	r3, [r7, #20]
   return(result);
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1e5      	bne.n	80055a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2220      	movs	r2, #32
 80055e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e011      	b.n	8005614 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2220      	movs	r2, #32
 80055f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2220      	movs	r2, #32
 80055fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2200      	movs	r2, #0
 800560e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3758      	adds	r7, #88	@ 0x58
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	603b      	str	r3, [r7, #0]
 8005628:	4613      	mov	r3, r2
 800562a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800562c:	e04f      	b.n	80056ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005634:	d04b      	beq.n	80056ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005636:	f7fc fb59 	bl	8001cec <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	69ba      	ldr	r2, [r7, #24]
 8005642:	429a      	cmp	r2, r3
 8005644:	d302      	bcc.n	800564c <UART_WaitOnFlagUntilTimeout+0x30>
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d101      	bne.n	8005650 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e04e      	b.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	2b00      	cmp	r3, #0
 800565c:	d037      	beq.n	80056ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2b80      	cmp	r3, #128	@ 0x80
 8005662:	d034      	beq.n	80056ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	2b40      	cmp	r3, #64	@ 0x40
 8005668:	d031      	beq.n	80056ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	69db      	ldr	r3, [r3, #28]
 8005670:	f003 0308 	and.w	r3, r3, #8
 8005674:	2b08      	cmp	r3, #8
 8005676:	d110      	bne.n	800569a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2208      	movs	r2, #8
 800567e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 f838 	bl	80056f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2208      	movs	r2, #8
 800568a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e029      	b.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	69db      	ldr	r3, [r3, #28]
 80056a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056a8:	d111      	bne.n	80056ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 f81e 	bl	80056f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2220      	movs	r2, #32
 80056be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e00f      	b.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69da      	ldr	r2, [r3, #28]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	4013      	ands	r3, r2
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	429a      	cmp	r2, r3
 80056dc:	bf0c      	ite	eq
 80056de:	2301      	moveq	r3, #1
 80056e0:	2300      	movne	r3, #0
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	461a      	mov	r2, r3
 80056e6:	79fb      	ldrb	r3, [r7, #7]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d0a0      	beq.n	800562e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b095      	sub	sp, #84	@ 0x54
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005706:	e853 3f00 	ldrex	r3, [r3]
 800570a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800570c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	461a      	mov	r2, r3
 800571a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800571c:	643b      	str	r3, [r7, #64]	@ 0x40
 800571e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005720:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005722:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005724:	e841 2300 	strex	r3, r2, [r1]
 8005728:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800572a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1e6      	bne.n	80056fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3308      	adds	r3, #8
 8005736:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	f023 0301 	bic.w	r3, r3, #1
 8005746:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3308      	adds	r3, #8
 800574e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005750:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005752:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005756:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005758:	e841 2300 	strex	r3, r2, [r1]
 800575c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800575e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e5      	bne.n	8005730 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005768:	2b01      	cmp	r3, #1
 800576a:	d118      	bne.n	800579e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	e853 3f00 	ldrex	r3, [r3]
 8005778:	60bb      	str	r3, [r7, #8]
   return(result);
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f023 0310 	bic.w	r3, r3, #16
 8005780:	647b      	str	r3, [r7, #68]	@ 0x44
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	461a      	mov	r2, r3
 8005788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800578a:	61bb      	str	r3, [r7, #24]
 800578c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578e:	6979      	ldr	r1, [r7, #20]
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	e841 2300 	strex	r3, r2, [r1]
 8005796:	613b      	str	r3, [r7, #16]
   return(result);
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1e6      	bne.n	800576c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2220      	movs	r2, #32
 80057a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80057b2:	bf00      	nop
 80057b4:	3754      	adds	r7, #84	@ 0x54
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr

080057be <__cvt>:
 80057be:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057c2:	ec57 6b10 	vmov	r6, r7, d0
 80057c6:	2f00      	cmp	r7, #0
 80057c8:	460c      	mov	r4, r1
 80057ca:	4619      	mov	r1, r3
 80057cc:	463b      	mov	r3, r7
 80057ce:	bfbb      	ittet	lt
 80057d0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80057d4:	461f      	movlt	r7, r3
 80057d6:	2300      	movge	r3, #0
 80057d8:	232d      	movlt	r3, #45	@ 0x2d
 80057da:	700b      	strb	r3, [r1, #0]
 80057dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80057de:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80057e2:	4691      	mov	r9, r2
 80057e4:	f023 0820 	bic.w	r8, r3, #32
 80057e8:	bfbc      	itt	lt
 80057ea:	4632      	movlt	r2, r6
 80057ec:	4616      	movlt	r6, r2
 80057ee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80057f2:	d005      	beq.n	8005800 <__cvt+0x42>
 80057f4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80057f8:	d100      	bne.n	80057fc <__cvt+0x3e>
 80057fa:	3401      	adds	r4, #1
 80057fc:	2102      	movs	r1, #2
 80057fe:	e000      	b.n	8005802 <__cvt+0x44>
 8005800:	2103      	movs	r1, #3
 8005802:	ab03      	add	r3, sp, #12
 8005804:	9301      	str	r3, [sp, #4]
 8005806:	ab02      	add	r3, sp, #8
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	ec47 6b10 	vmov	d0, r6, r7
 800580e:	4653      	mov	r3, sl
 8005810:	4622      	mov	r2, r4
 8005812:	f000 fe1d 	bl	8006450 <_dtoa_r>
 8005816:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800581a:	4605      	mov	r5, r0
 800581c:	d119      	bne.n	8005852 <__cvt+0x94>
 800581e:	f019 0f01 	tst.w	r9, #1
 8005822:	d00e      	beq.n	8005842 <__cvt+0x84>
 8005824:	eb00 0904 	add.w	r9, r0, r4
 8005828:	2200      	movs	r2, #0
 800582a:	2300      	movs	r3, #0
 800582c:	4630      	mov	r0, r6
 800582e:	4639      	mov	r1, r7
 8005830:	f7fb f94a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005834:	b108      	cbz	r0, 800583a <__cvt+0x7c>
 8005836:	f8cd 900c 	str.w	r9, [sp, #12]
 800583a:	2230      	movs	r2, #48	@ 0x30
 800583c:	9b03      	ldr	r3, [sp, #12]
 800583e:	454b      	cmp	r3, r9
 8005840:	d31e      	bcc.n	8005880 <__cvt+0xc2>
 8005842:	9b03      	ldr	r3, [sp, #12]
 8005844:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005846:	1b5b      	subs	r3, r3, r5
 8005848:	4628      	mov	r0, r5
 800584a:	6013      	str	r3, [r2, #0]
 800584c:	b004      	add	sp, #16
 800584e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005852:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005856:	eb00 0904 	add.w	r9, r0, r4
 800585a:	d1e5      	bne.n	8005828 <__cvt+0x6a>
 800585c:	7803      	ldrb	r3, [r0, #0]
 800585e:	2b30      	cmp	r3, #48	@ 0x30
 8005860:	d10a      	bne.n	8005878 <__cvt+0xba>
 8005862:	2200      	movs	r2, #0
 8005864:	2300      	movs	r3, #0
 8005866:	4630      	mov	r0, r6
 8005868:	4639      	mov	r1, r7
 800586a:	f7fb f92d 	bl	8000ac8 <__aeabi_dcmpeq>
 800586e:	b918      	cbnz	r0, 8005878 <__cvt+0xba>
 8005870:	f1c4 0401 	rsb	r4, r4, #1
 8005874:	f8ca 4000 	str.w	r4, [sl]
 8005878:	f8da 3000 	ldr.w	r3, [sl]
 800587c:	4499      	add	r9, r3
 800587e:	e7d3      	b.n	8005828 <__cvt+0x6a>
 8005880:	1c59      	adds	r1, r3, #1
 8005882:	9103      	str	r1, [sp, #12]
 8005884:	701a      	strb	r2, [r3, #0]
 8005886:	e7d9      	b.n	800583c <__cvt+0x7e>

08005888 <__exponent>:
 8005888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800588a:	2900      	cmp	r1, #0
 800588c:	bfba      	itte	lt
 800588e:	4249      	neglt	r1, r1
 8005890:	232d      	movlt	r3, #45	@ 0x2d
 8005892:	232b      	movge	r3, #43	@ 0x2b
 8005894:	2909      	cmp	r1, #9
 8005896:	7002      	strb	r2, [r0, #0]
 8005898:	7043      	strb	r3, [r0, #1]
 800589a:	dd29      	ble.n	80058f0 <__exponent+0x68>
 800589c:	f10d 0307 	add.w	r3, sp, #7
 80058a0:	461d      	mov	r5, r3
 80058a2:	270a      	movs	r7, #10
 80058a4:	461a      	mov	r2, r3
 80058a6:	fbb1 f6f7 	udiv	r6, r1, r7
 80058aa:	fb07 1416 	mls	r4, r7, r6, r1
 80058ae:	3430      	adds	r4, #48	@ 0x30
 80058b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80058b4:	460c      	mov	r4, r1
 80058b6:	2c63      	cmp	r4, #99	@ 0x63
 80058b8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80058bc:	4631      	mov	r1, r6
 80058be:	dcf1      	bgt.n	80058a4 <__exponent+0x1c>
 80058c0:	3130      	adds	r1, #48	@ 0x30
 80058c2:	1e94      	subs	r4, r2, #2
 80058c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80058c8:	1c41      	adds	r1, r0, #1
 80058ca:	4623      	mov	r3, r4
 80058cc:	42ab      	cmp	r3, r5
 80058ce:	d30a      	bcc.n	80058e6 <__exponent+0x5e>
 80058d0:	f10d 0309 	add.w	r3, sp, #9
 80058d4:	1a9b      	subs	r3, r3, r2
 80058d6:	42ac      	cmp	r4, r5
 80058d8:	bf88      	it	hi
 80058da:	2300      	movhi	r3, #0
 80058dc:	3302      	adds	r3, #2
 80058de:	4403      	add	r3, r0
 80058e0:	1a18      	subs	r0, r3, r0
 80058e2:	b003      	add	sp, #12
 80058e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80058ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 80058ee:	e7ed      	b.n	80058cc <__exponent+0x44>
 80058f0:	2330      	movs	r3, #48	@ 0x30
 80058f2:	3130      	adds	r1, #48	@ 0x30
 80058f4:	7083      	strb	r3, [r0, #2]
 80058f6:	70c1      	strb	r1, [r0, #3]
 80058f8:	1d03      	adds	r3, r0, #4
 80058fa:	e7f1      	b.n	80058e0 <__exponent+0x58>

080058fc <_printf_float>:
 80058fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005900:	b08d      	sub	sp, #52	@ 0x34
 8005902:	460c      	mov	r4, r1
 8005904:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005908:	4616      	mov	r6, r2
 800590a:	461f      	mov	r7, r3
 800590c:	4605      	mov	r5, r0
 800590e:	f000 fd13 	bl	8006338 <_localeconv_r>
 8005912:	6803      	ldr	r3, [r0, #0]
 8005914:	9304      	str	r3, [sp, #16]
 8005916:	4618      	mov	r0, r3
 8005918:	f7fa fcaa 	bl	8000270 <strlen>
 800591c:	2300      	movs	r3, #0
 800591e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005920:	f8d8 3000 	ldr.w	r3, [r8]
 8005924:	9005      	str	r0, [sp, #20]
 8005926:	3307      	adds	r3, #7
 8005928:	f023 0307 	bic.w	r3, r3, #7
 800592c:	f103 0208 	add.w	r2, r3, #8
 8005930:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005934:	f8d4 b000 	ldr.w	fp, [r4]
 8005938:	f8c8 2000 	str.w	r2, [r8]
 800593c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005940:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005944:	9307      	str	r3, [sp, #28]
 8005946:	f8cd 8018 	str.w	r8, [sp, #24]
 800594a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800594e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005952:	4b9c      	ldr	r3, [pc, #624]	@ (8005bc4 <_printf_float+0x2c8>)
 8005954:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005958:	f7fb f8e8 	bl	8000b2c <__aeabi_dcmpun>
 800595c:	bb70      	cbnz	r0, 80059bc <_printf_float+0xc0>
 800595e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005962:	4b98      	ldr	r3, [pc, #608]	@ (8005bc4 <_printf_float+0x2c8>)
 8005964:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005968:	f7fb f8c2 	bl	8000af0 <__aeabi_dcmple>
 800596c:	bb30      	cbnz	r0, 80059bc <_printf_float+0xc0>
 800596e:	2200      	movs	r2, #0
 8005970:	2300      	movs	r3, #0
 8005972:	4640      	mov	r0, r8
 8005974:	4649      	mov	r1, r9
 8005976:	f7fb f8b1 	bl	8000adc <__aeabi_dcmplt>
 800597a:	b110      	cbz	r0, 8005982 <_printf_float+0x86>
 800597c:	232d      	movs	r3, #45	@ 0x2d
 800597e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005982:	4a91      	ldr	r2, [pc, #580]	@ (8005bc8 <_printf_float+0x2cc>)
 8005984:	4b91      	ldr	r3, [pc, #580]	@ (8005bcc <_printf_float+0x2d0>)
 8005986:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800598a:	bf8c      	ite	hi
 800598c:	4690      	movhi	r8, r2
 800598e:	4698      	movls	r8, r3
 8005990:	2303      	movs	r3, #3
 8005992:	6123      	str	r3, [r4, #16]
 8005994:	f02b 0304 	bic.w	r3, fp, #4
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	f04f 0900 	mov.w	r9, #0
 800599e:	9700      	str	r7, [sp, #0]
 80059a0:	4633      	mov	r3, r6
 80059a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80059a4:	4621      	mov	r1, r4
 80059a6:	4628      	mov	r0, r5
 80059a8:	f000 f9d2 	bl	8005d50 <_printf_common>
 80059ac:	3001      	adds	r0, #1
 80059ae:	f040 808d 	bne.w	8005acc <_printf_float+0x1d0>
 80059b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059b6:	b00d      	add	sp, #52	@ 0x34
 80059b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059bc:	4642      	mov	r2, r8
 80059be:	464b      	mov	r3, r9
 80059c0:	4640      	mov	r0, r8
 80059c2:	4649      	mov	r1, r9
 80059c4:	f7fb f8b2 	bl	8000b2c <__aeabi_dcmpun>
 80059c8:	b140      	cbz	r0, 80059dc <_printf_float+0xe0>
 80059ca:	464b      	mov	r3, r9
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	bfbc      	itt	lt
 80059d0:	232d      	movlt	r3, #45	@ 0x2d
 80059d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80059d6:	4a7e      	ldr	r2, [pc, #504]	@ (8005bd0 <_printf_float+0x2d4>)
 80059d8:	4b7e      	ldr	r3, [pc, #504]	@ (8005bd4 <_printf_float+0x2d8>)
 80059da:	e7d4      	b.n	8005986 <_printf_float+0x8a>
 80059dc:	6863      	ldr	r3, [r4, #4]
 80059de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80059e2:	9206      	str	r2, [sp, #24]
 80059e4:	1c5a      	adds	r2, r3, #1
 80059e6:	d13b      	bne.n	8005a60 <_printf_float+0x164>
 80059e8:	2306      	movs	r3, #6
 80059ea:	6063      	str	r3, [r4, #4]
 80059ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80059f0:	2300      	movs	r3, #0
 80059f2:	6022      	str	r2, [r4, #0]
 80059f4:	9303      	str	r3, [sp, #12]
 80059f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80059f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80059fc:	ab09      	add	r3, sp, #36	@ 0x24
 80059fe:	9300      	str	r3, [sp, #0]
 8005a00:	6861      	ldr	r1, [r4, #4]
 8005a02:	ec49 8b10 	vmov	d0, r8, r9
 8005a06:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	f7ff fed7 	bl	80057be <__cvt>
 8005a10:	9b06      	ldr	r3, [sp, #24]
 8005a12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005a14:	2b47      	cmp	r3, #71	@ 0x47
 8005a16:	4680      	mov	r8, r0
 8005a18:	d129      	bne.n	8005a6e <_printf_float+0x172>
 8005a1a:	1cc8      	adds	r0, r1, #3
 8005a1c:	db02      	blt.n	8005a24 <_printf_float+0x128>
 8005a1e:	6863      	ldr	r3, [r4, #4]
 8005a20:	4299      	cmp	r1, r3
 8005a22:	dd41      	ble.n	8005aa8 <_printf_float+0x1ac>
 8005a24:	f1aa 0a02 	sub.w	sl, sl, #2
 8005a28:	fa5f fa8a 	uxtb.w	sl, sl
 8005a2c:	3901      	subs	r1, #1
 8005a2e:	4652      	mov	r2, sl
 8005a30:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005a34:	9109      	str	r1, [sp, #36]	@ 0x24
 8005a36:	f7ff ff27 	bl	8005888 <__exponent>
 8005a3a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a3c:	1813      	adds	r3, r2, r0
 8005a3e:	2a01      	cmp	r2, #1
 8005a40:	4681      	mov	r9, r0
 8005a42:	6123      	str	r3, [r4, #16]
 8005a44:	dc02      	bgt.n	8005a4c <_printf_float+0x150>
 8005a46:	6822      	ldr	r2, [r4, #0]
 8005a48:	07d2      	lsls	r2, r2, #31
 8005a4a:	d501      	bpl.n	8005a50 <_printf_float+0x154>
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	6123      	str	r3, [r4, #16]
 8005a50:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d0a2      	beq.n	800599e <_printf_float+0xa2>
 8005a58:	232d      	movs	r3, #45	@ 0x2d
 8005a5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a5e:	e79e      	b.n	800599e <_printf_float+0xa2>
 8005a60:	9a06      	ldr	r2, [sp, #24]
 8005a62:	2a47      	cmp	r2, #71	@ 0x47
 8005a64:	d1c2      	bne.n	80059ec <_printf_float+0xf0>
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1c0      	bne.n	80059ec <_printf_float+0xf0>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e7bd      	b.n	80059ea <_printf_float+0xee>
 8005a6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a72:	d9db      	bls.n	8005a2c <_printf_float+0x130>
 8005a74:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005a78:	d118      	bne.n	8005aac <_printf_float+0x1b0>
 8005a7a:	2900      	cmp	r1, #0
 8005a7c:	6863      	ldr	r3, [r4, #4]
 8005a7e:	dd0b      	ble.n	8005a98 <_printf_float+0x19c>
 8005a80:	6121      	str	r1, [r4, #16]
 8005a82:	b913      	cbnz	r3, 8005a8a <_printf_float+0x18e>
 8005a84:	6822      	ldr	r2, [r4, #0]
 8005a86:	07d0      	lsls	r0, r2, #31
 8005a88:	d502      	bpl.n	8005a90 <_printf_float+0x194>
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	440b      	add	r3, r1
 8005a8e:	6123      	str	r3, [r4, #16]
 8005a90:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005a92:	f04f 0900 	mov.w	r9, #0
 8005a96:	e7db      	b.n	8005a50 <_printf_float+0x154>
 8005a98:	b913      	cbnz	r3, 8005aa0 <_printf_float+0x1a4>
 8005a9a:	6822      	ldr	r2, [r4, #0]
 8005a9c:	07d2      	lsls	r2, r2, #31
 8005a9e:	d501      	bpl.n	8005aa4 <_printf_float+0x1a8>
 8005aa0:	3302      	adds	r3, #2
 8005aa2:	e7f4      	b.n	8005a8e <_printf_float+0x192>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e7f2      	b.n	8005a8e <_printf_float+0x192>
 8005aa8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005aac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005aae:	4299      	cmp	r1, r3
 8005ab0:	db05      	blt.n	8005abe <_printf_float+0x1c2>
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	6121      	str	r1, [r4, #16]
 8005ab6:	07d8      	lsls	r0, r3, #31
 8005ab8:	d5ea      	bpl.n	8005a90 <_printf_float+0x194>
 8005aba:	1c4b      	adds	r3, r1, #1
 8005abc:	e7e7      	b.n	8005a8e <_printf_float+0x192>
 8005abe:	2900      	cmp	r1, #0
 8005ac0:	bfd4      	ite	le
 8005ac2:	f1c1 0202 	rsble	r2, r1, #2
 8005ac6:	2201      	movgt	r2, #1
 8005ac8:	4413      	add	r3, r2
 8005aca:	e7e0      	b.n	8005a8e <_printf_float+0x192>
 8005acc:	6823      	ldr	r3, [r4, #0]
 8005ace:	055a      	lsls	r2, r3, #21
 8005ad0:	d407      	bmi.n	8005ae2 <_printf_float+0x1e6>
 8005ad2:	6923      	ldr	r3, [r4, #16]
 8005ad4:	4642      	mov	r2, r8
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	4628      	mov	r0, r5
 8005ada:	47b8      	blx	r7
 8005adc:	3001      	adds	r0, #1
 8005ade:	d12b      	bne.n	8005b38 <_printf_float+0x23c>
 8005ae0:	e767      	b.n	80059b2 <_printf_float+0xb6>
 8005ae2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ae6:	f240 80dd 	bls.w	8005ca4 <_printf_float+0x3a8>
 8005aea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005aee:	2200      	movs	r2, #0
 8005af0:	2300      	movs	r3, #0
 8005af2:	f7fa ffe9 	bl	8000ac8 <__aeabi_dcmpeq>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	d033      	beq.n	8005b62 <_printf_float+0x266>
 8005afa:	4a37      	ldr	r2, [pc, #220]	@ (8005bd8 <_printf_float+0x2dc>)
 8005afc:	2301      	movs	r3, #1
 8005afe:	4631      	mov	r1, r6
 8005b00:	4628      	mov	r0, r5
 8005b02:	47b8      	blx	r7
 8005b04:	3001      	adds	r0, #1
 8005b06:	f43f af54 	beq.w	80059b2 <_printf_float+0xb6>
 8005b0a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005b0e:	4543      	cmp	r3, r8
 8005b10:	db02      	blt.n	8005b18 <_printf_float+0x21c>
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	07d8      	lsls	r0, r3, #31
 8005b16:	d50f      	bpl.n	8005b38 <_printf_float+0x23c>
 8005b18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b1c:	4631      	mov	r1, r6
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b8      	blx	r7
 8005b22:	3001      	adds	r0, #1
 8005b24:	f43f af45 	beq.w	80059b2 <_printf_float+0xb6>
 8005b28:	f04f 0900 	mov.w	r9, #0
 8005b2c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005b30:	f104 0a1a 	add.w	sl, r4, #26
 8005b34:	45c8      	cmp	r8, r9
 8005b36:	dc09      	bgt.n	8005b4c <_printf_float+0x250>
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	079b      	lsls	r3, r3, #30
 8005b3c:	f100 8103 	bmi.w	8005d46 <_printf_float+0x44a>
 8005b40:	68e0      	ldr	r0, [r4, #12]
 8005b42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005b44:	4298      	cmp	r0, r3
 8005b46:	bfb8      	it	lt
 8005b48:	4618      	movlt	r0, r3
 8005b4a:	e734      	b.n	80059b6 <_printf_float+0xba>
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	4652      	mov	r2, sl
 8005b50:	4631      	mov	r1, r6
 8005b52:	4628      	mov	r0, r5
 8005b54:	47b8      	blx	r7
 8005b56:	3001      	adds	r0, #1
 8005b58:	f43f af2b 	beq.w	80059b2 <_printf_float+0xb6>
 8005b5c:	f109 0901 	add.w	r9, r9, #1
 8005b60:	e7e8      	b.n	8005b34 <_printf_float+0x238>
 8005b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	dc39      	bgt.n	8005bdc <_printf_float+0x2e0>
 8005b68:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <_printf_float+0x2dc>)
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	4631      	mov	r1, r6
 8005b6e:	4628      	mov	r0, r5
 8005b70:	47b8      	blx	r7
 8005b72:	3001      	adds	r0, #1
 8005b74:	f43f af1d 	beq.w	80059b2 <_printf_float+0xb6>
 8005b78:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005b7c:	ea59 0303 	orrs.w	r3, r9, r3
 8005b80:	d102      	bne.n	8005b88 <_printf_float+0x28c>
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	07d9      	lsls	r1, r3, #31
 8005b86:	d5d7      	bpl.n	8005b38 <_printf_float+0x23c>
 8005b88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b8c:	4631      	mov	r1, r6
 8005b8e:	4628      	mov	r0, r5
 8005b90:	47b8      	blx	r7
 8005b92:	3001      	adds	r0, #1
 8005b94:	f43f af0d 	beq.w	80059b2 <_printf_float+0xb6>
 8005b98:	f04f 0a00 	mov.w	sl, #0
 8005b9c:	f104 0b1a 	add.w	fp, r4, #26
 8005ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ba2:	425b      	negs	r3, r3
 8005ba4:	4553      	cmp	r3, sl
 8005ba6:	dc01      	bgt.n	8005bac <_printf_float+0x2b0>
 8005ba8:	464b      	mov	r3, r9
 8005baa:	e793      	b.n	8005ad4 <_printf_float+0x1d8>
 8005bac:	2301      	movs	r3, #1
 8005bae:	465a      	mov	r2, fp
 8005bb0:	4631      	mov	r1, r6
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	47b8      	blx	r7
 8005bb6:	3001      	adds	r0, #1
 8005bb8:	f43f aefb 	beq.w	80059b2 <_printf_float+0xb6>
 8005bbc:	f10a 0a01 	add.w	sl, sl, #1
 8005bc0:	e7ee      	b.n	8005ba0 <_printf_float+0x2a4>
 8005bc2:	bf00      	nop
 8005bc4:	7fefffff 	.word	0x7fefffff
 8005bc8:	080082cc 	.word	0x080082cc
 8005bcc:	080082c8 	.word	0x080082c8
 8005bd0:	080082d4 	.word	0x080082d4
 8005bd4:	080082d0 	.word	0x080082d0
 8005bd8:	080082d8 	.word	0x080082d8
 8005bdc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005bde:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005be2:	4553      	cmp	r3, sl
 8005be4:	bfa8      	it	ge
 8005be6:	4653      	movge	r3, sl
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	4699      	mov	r9, r3
 8005bec:	dc36      	bgt.n	8005c5c <_printf_float+0x360>
 8005bee:	f04f 0b00 	mov.w	fp, #0
 8005bf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bf6:	f104 021a 	add.w	r2, r4, #26
 8005bfa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005bfc:	9306      	str	r3, [sp, #24]
 8005bfe:	eba3 0309 	sub.w	r3, r3, r9
 8005c02:	455b      	cmp	r3, fp
 8005c04:	dc31      	bgt.n	8005c6a <_printf_float+0x36e>
 8005c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c08:	459a      	cmp	sl, r3
 8005c0a:	dc3a      	bgt.n	8005c82 <_printf_float+0x386>
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	07da      	lsls	r2, r3, #31
 8005c10:	d437      	bmi.n	8005c82 <_printf_float+0x386>
 8005c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c14:	ebaa 0903 	sub.w	r9, sl, r3
 8005c18:	9b06      	ldr	r3, [sp, #24]
 8005c1a:	ebaa 0303 	sub.w	r3, sl, r3
 8005c1e:	4599      	cmp	r9, r3
 8005c20:	bfa8      	it	ge
 8005c22:	4699      	movge	r9, r3
 8005c24:	f1b9 0f00 	cmp.w	r9, #0
 8005c28:	dc33      	bgt.n	8005c92 <_printf_float+0x396>
 8005c2a:	f04f 0800 	mov.w	r8, #0
 8005c2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c32:	f104 0b1a 	add.w	fp, r4, #26
 8005c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c38:	ebaa 0303 	sub.w	r3, sl, r3
 8005c3c:	eba3 0309 	sub.w	r3, r3, r9
 8005c40:	4543      	cmp	r3, r8
 8005c42:	f77f af79 	ble.w	8005b38 <_printf_float+0x23c>
 8005c46:	2301      	movs	r3, #1
 8005c48:	465a      	mov	r2, fp
 8005c4a:	4631      	mov	r1, r6
 8005c4c:	4628      	mov	r0, r5
 8005c4e:	47b8      	blx	r7
 8005c50:	3001      	adds	r0, #1
 8005c52:	f43f aeae 	beq.w	80059b2 <_printf_float+0xb6>
 8005c56:	f108 0801 	add.w	r8, r8, #1
 8005c5a:	e7ec      	b.n	8005c36 <_printf_float+0x33a>
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	4631      	mov	r1, r6
 8005c60:	4628      	mov	r0, r5
 8005c62:	47b8      	blx	r7
 8005c64:	3001      	adds	r0, #1
 8005c66:	d1c2      	bne.n	8005bee <_printf_float+0x2f2>
 8005c68:	e6a3      	b.n	80059b2 <_printf_float+0xb6>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	4631      	mov	r1, r6
 8005c6e:	4628      	mov	r0, r5
 8005c70:	9206      	str	r2, [sp, #24]
 8005c72:	47b8      	blx	r7
 8005c74:	3001      	adds	r0, #1
 8005c76:	f43f ae9c 	beq.w	80059b2 <_printf_float+0xb6>
 8005c7a:	9a06      	ldr	r2, [sp, #24]
 8005c7c:	f10b 0b01 	add.w	fp, fp, #1
 8005c80:	e7bb      	b.n	8005bfa <_printf_float+0x2fe>
 8005c82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c86:	4631      	mov	r1, r6
 8005c88:	4628      	mov	r0, r5
 8005c8a:	47b8      	blx	r7
 8005c8c:	3001      	adds	r0, #1
 8005c8e:	d1c0      	bne.n	8005c12 <_printf_float+0x316>
 8005c90:	e68f      	b.n	80059b2 <_printf_float+0xb6>
 8005c92:	9a06      	ldr	r2, [sp, #24]
 8005c94:	464b      	mov	r3, r9
 8005c96:	4442      	add	r2, r8
 8005c98:	4631      	mov	r1, r6
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	47b8      	blx	r7
 8005c9e:	3001      	adds	r0, #1
 8005ca0:	d1c3      	bne.n	8005c2a <_printf_float+0x32e>
 8005ca2:	e686      	b.n	80059b2 <_printf_float+0xb6>
 8005ca4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ca8:	f1ba 0f01 	cmp.w	sl, #1
 8005cac:	dc01      	bgt.n	8005cb2 <_printf_float+0x3b6>
 8005cae:	07db      	lsls	r3, r3, #31
 8005cb0:	d536      	bpl.n	8005d20 <_printf_float+0x424>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4642      	mov	r2, r8
 8005cb6:	4631      	mov	r1, r6
 8005cb8:	4628      	mov	r0, r5
 8005cba:	47b8      	blx	r7
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	f43f ae78 	beq.w	80059b2 <_printf_float+0xb6>
 8005cc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cc6:	4631      	mov	r1, r6
 8005cc8:	4628      	mov	r0, r5
 8005cca:	47b8      	blx	r7
 8005ccc:	3001      	adds	r0, #1
 8005cce:	f43f ae70 	beq.w	80059b2 <_printf_float+0xb6>
 8005cd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005cde:	f7fa fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ce2:	b9c0      	cbnz	r0, 8005d16 <_printf_float+0x41a>
 8005ce4:	4653      	mov	r3, sl
 8005ce6:	f108 0201 	add.w	r2, r8, #1
 8005cea:	4631      	mov	r1, r6
 8005cec:	4628      	mov	r0, r5
 8005cee:	47b8      	blx	r7
 8005cf0:	3001      	adds	r0, #1
 8005cf2:	d10c      	bne.n	8005d0e <_printf_float+0x412>
 8005cf4:	e65d      	b.n	80059b2 <_printf_float+0xb6>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	465a      	mov	r2, fp
 8005cfa:	4631      	mov	r1, r6
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	47b8      	blx	r7
 8005d00:	3001      	adds	r0, #1
 8005d02:	f43f ae56 	beq.w	80059b2 <_printf_float+0xb6>
 8005d06:	f108 0801 	add.w	r8, r8, #1
 8005d0a:	45d0      	cmp	r8, sl
 8005d0c:	dbf3      	blt.n	8005cf6 <_printf_float+0x3fa>
 8005d0e:	464b      	mov	r3, r9
 8005d10:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005d14:	e6df      	b.n	8005ad6 <_printf_float+0x1da>
 8005d16:	f04f 0800 	mov.w	r8, #0
 8005d1a:	f104 0b1a 	add.w	fp, r4, #26
 8005d1e:	e7f4      	b.n	8005d0a <_printf_float+0x40e>
 8005d20:	2301      	movs	r3, #1
 8005d22:	4642      	mov	r2, r8
 8005d24:	e7e1      	b.n	8005cea <_printf_float+0x3ee>
 8005d26:	2301      	movs	r3, #1
 8005d28:	464a      	mov	r2, r9
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	47b8      	blx	r7
 8005d30:	3001      	adds	r0, #1
 8005d32:	f43f ae3e 	beq.w	80059b2 <_printf_float+0xb6>
 8005d36:	f108 0801 	add.w	r8, r8, #1
 8005d3a:	68e3      	ldr	r3, [r4, #12]
 8005d3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d3e:	1a5b      	subs	r3, r3, r1
 8005d40:	4543      	cmp	r3, r8
 8005d42:	dcf0      	bgt.n	8005d26 <_printf_float+0x42a>
 8005d44:	e6fc      	b.n	8005b40 <_printf_float+0x244>
 8005d46:	f04f 0800 	mov.w	r8, #0
 8005d4a:	f104 0919 	add.w	r9, r4, #25
 8005d4e:	e7f4      	b.n	8005d3a <_printf_float+0x43e>

08005d50 <_printf_common>:
 8005d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d54:	4616      	mov	r6, r2
 8005d56:	4698      	mov	r8, r3
 8005d58:	688a      	ldr	r2, [r1, #8]
 8005d5a:	690b      	ldr	r3, [r1, #16]
 8005d5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d60:	4293      	cmp	r3, r2
 8005d62:	bfb8      	it	lt
 8005d64:	4613      	movlt	r3, r2
 8005d66:	6033      	str	r3, [r6, #0]
 8005d68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d6c:	4607      	mov	r7, r0
 8005d6e:	460c      	mov	r4, r1
 8005d70:	b10a      	cbz	r2, 8005d76 <_printf_common+0x26>
 8005d72:	3301      	adds	r3, #1
 8005d74:	6033      	str	r3, [r6, #0]
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	0699      	lsls	r1, r3, #26
 8005d7a:	bf42      	ittt	mi
 8005d7c:	6833      	ldrmi	r3, [r6, #0]
 8005d7e:	3302      	addmi	r3, #2
 8005d80:	6033      	strmi	r3, [r6, #0]
 8005d82:	6825      	ldr	r5, [r4, #0]
 8005d84:	f015 0506 	ands.w	r5, r5, #6
 8005d88:	d106      	bne.n	8005d98 <_printf_common+0x48>
 8005d8a:	f104 0a19 	add.w	sl, r4, #25
 8005d8e:	68e3      	ldr	r3, [r4, #12]
 8005d90:	6832      	ldr	r2, [r6, #0]
 8005d92:	1a9b      	subs	r3, r3, r2
 8005d94:	42ab      	cmp	r3, r5
 8005d96:	dc26      	bgt.n	8005de6 <_printf_common+0x96>
 8005d98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d9c:	6822      	ldr	r2, [r4, #0]
 8005d9e:	3b00      	subs	r3, #0
 8005da0:	bf18      	it	ne
 8005da2:	2301      	movne	r3, #1
 8005da4:	0692      	lsls	r2, r2, #26
 8005da6:	d42b      	bmi.n	8005e00 <_printf_common+0xb0>
 8005da8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005dac:	4641      	mov	r1, r8
 8005dae:	4638      	mov	r0, r7
 8005db0:	47c8      	blx	r9
 8005db2:	3001      	adds	r0, #1
 8005db4:	d01e      	beq.n	8005df4 <_printf_common+0xa4>
 8005db6:	6823      	ldr	r3, [r4, #0]
 8005db8:	6922      	ldr	r2, [r4, #16]
 8005dba:	f003 0306 	and.w	r3, r3, #6
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	bf02      	ittt	eq
 8005dc2:	68e5      	ldreq	r5, [r4, #12]
 8005dc4:	6833      	ldreq	r3, [r6, #0]
 8005dc6:	1aed      	subeq	r5, r5, r3
 8005dc8:	68a3      	ldr	r3, [r4, #8]
 8005dca:	bf0c      	ite	eq
 8005dcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005dd0:	2500      	movne	r5, #0
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	bfc4      	itt	gt
 8005dd6:	1a9b      	subgt	r3, r3, r2
 8005dd8:	18ed      	addgt	r5, r5, r3
 8005dda:	2600      	movs	r6, #0
 8005ddc:	341a      	adds	r4, #26
 8005dde:	42b5      	cmp	r5, r6
 8005de0:	d11a      	bne.n	8005e18 <_printf_common+0xc8>
 8005de2:	2000      	movs	r0, #0
 8005de4:	e008      	b.n	8005df8 <_printf_common+0xa8>
 8005de6:	2301      	movs	r3, #1
 8005de8:	4652      	mov	r2, sl
 8005dea:	4641      	mov	r1, r8
 8005dec:	4638      	mov	r0, r7
 8005dee:	47c8      	blx	r9
 8005df0:	3001      	adds	r0, #1
 8005df2:	d103      	bne.n	8005dfc <_printf_common+0xac>
 8005df4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dfc:	3501      	adds	r5, #1
 8005dfe:	e7c6      	b.n	8005d8e <_printf_common+0x3e>
 8005e00:	18e1      	adds	r1, r4, r3
 8005e02:	1c5a      	adds	r2, r3, #1
 8005e04:	2030      	movs	r0, #48	@ 0x30
 8005e06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e0a:	4422      	add	r2, r4
 8005e0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e14:	3302      	adds	r3, #2
 8005e16:	e7c7      	b.n	8005da8 <_printf_common+0x58>
 8005e18:	2301      	movs	r3, #1
 8005e1a:	4622      	mov	r2, r4
 8005e1c:	4641      	mov	r1, r8
 8005e1e:	4638      	mov	r0, r7
 8005e20:	47c8      	blx	r9
 8005e22:	3001      	adds	r0, #1
 8005e24:	d0e6      	beq.n	8005df4 <_printf_common+0xa4>
 8005e26:	3601      	adds	r6, #1
 8005e28:	e7d9      	b.n	8005dde <_printf_common+0x8e>
	...

08005e2c <_printf_i>:
 8005e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e30:	7e0f      	ldrb	r7, [r1, #24]
 8005e32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e34:	2f78      	cmp	r7, #120	@ 0x78
 8005e36:	4691      	mov	r9, r2
 8005e38:	4680      	mov	r8, r0
 8005e3a:	460c      	mov	r4, r1
 8005e3c:	469a      	mov	sl, r3
 8005e3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e42:	d807      	bhi.n	8005e54 <_printf_i+0x28>
 8005e44:	2f62      	cmp	r7, #98	@ 0x62
 8005e46:	d80a      	bhi.n	8005e5e <_printf_i+0x32>
 8005e48:	2f00      	cmp	r7, #0
 8005e4a:	f000 80d1 	beq.w	8005ff0 <_printf_i+0x1c4>
 8005e4e:	2f58      	cmp	r7, #88	@ 0x58
 8005e50:	f000 80b8 	beq.w	8005fc4 <_printf_i+0x198>
 8005e54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e5c:	e03a      	b.n	8005ed4 <_printf_i+0xa8>
 8005e5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e62:	2b15      	cmp	r3, #21
 8005e64:	d8f6      	bhi.n	8005e54 <_printf_i+0x28>
 8005e66:	a101      	add	r1, pc, #4	@ (adr r1, 8005e6c <_printf_i+0x40>)
 8005e68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e6c:	08005ec5 	.word	0x08005ec5
 8005e70:	08005ed9 	.word	0x08005ed9
 8005e74:	08005e55 	.word	0x08005e55
 8005e78:	08005e55 	.word	0x08005e55
 8005e7c:	08005e55 	.word	0x08005e55
 8005e80:	08005e55 	.word	0x08005e55
 8005e84:	08005ed9 	.word	0x08005ed9
 8005e88:	08005e55 	.word	0x08005e55
 8005e8c:	08005e55 	.word	0x08005e55
 8005e90:	08005e55 	.word	0x08005e55
 8005e94:	08005e55 	.word	0x08005e55
 8005e98:	08005fd7 	.word	0x08005fd7
 8005e9c:	08005f03 	.word	0x08005f03
 8005ea0:	08005f91 	.word	0x08005f91
 8005ea4:	08005e55 	.word	0x08005e55
 8005ea8:	08005e55 	.word	0x08005e55
 8005eac:	08005ff9 	.word	0x08005ff9
 8005eb0:	08005e55 	.word	0x08005e55
 8005eb4:	08005f03 	.word	0x08005f03
 8005eb8:	08005e55 	.word	0x08005e55
 8005ebc:	08005e55 	.word	0x08005e55
 8005ec0:	08005f99 	.word	0x08005f99
 8005ec4:	6833      	ldr	r3, [r6, #0]
 8005ec6:	1d1a      	adds	r2, r3, #4
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	6032      	str	r2, [r6, #0]
 8005ecc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ed0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e09c      	b.n	8006012 <_printf_i+0x1e6>
 8005ed8:	6833      	ldr	r3, [r6, #0]
 8005eda:	6820      	ldr	r0, [r4, #0]
 8005edc:	1d19      	adds	r1, r3, #4
 8005ede:	6031      	str	r1, [r6, #0]
 8005ee0:	0606      	lsls	r6, r0, #24
 8005ee2:	d501      	bpl.n	8005ee8 <_printf_i+0xbc>
 8005ee4:	681d      	ldr	r5, [r3, #0]
 8005ee6:	e003      	b.n	8005ef0 <_printf_i+0xc4>
 8005ee8:	0645      	lsls	r5, r0, #25
 8005eea:	d5fb      	bpl.n	8005ee4 <_printf_i+0xb8>
 8005eec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ef0:	2d00      	cmp	r5, #0
 8005ef2:	da03      	bge.n	8005efc <_printf_i+0xd0>
 8005ef4:	232d      	movs	r3, #45	@ 0x2d
 8005ef6:	426d      	negs	r5, r5
 8005ef8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005efc:	4858      	ldr	r0, [pc, #352]	@ (8006060 <_printf_i+0x234>)
 8005efe:	230a      	movs	r3, #10
 8005f00:	e011      	b.n	8005f26 <_printf_i+0xfa>
 8005f02:	6821      	ldr	r1, [r4, #0]
 8005f04:	6833      	ldr	r3, [r6, #0]
 8005f06:	0608      	lsls	r0, r1, #24
 8005f08:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f0c:	d402      	bmi.n	8005f14 <_printf_i+0xe8>
 8005f0e:	0649      	lsls	r1, r1, #25
 8005f10:	bf48      	it	mi
 8005f12:	b2ad      	uxthmi	r5, r5
 8005f14:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f16:	4852      	ldr	r0, [pc, #328]	@ (8006060 <_printf_i+0x234>)
 8005f18:	6033      	str	r3, [r6, #0]
 8005f1a:	bf14      	ite	ne
 8005f1c:	230a      	movne	r3, #10
 8005f1e:	2308      	moveq	r3, #8
 8005f20:	2100      	movs	r1, #0
 8005f22:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f26:	6866      	ldr	r6, [r4, #4]
 8005f28:	60a6      	str	r6, [r4, #8]
 8005f2a:	2e00      	cmp	r6, #0
 8005f2c:	db05      	blt.n	8005f3a <_printf_i+0x10e>
 8005f2e:	6821      	ldr	r1, [r4, #0]
 8005f30:	432e      	orrs	r6, r5
 8005f32:	f021 0104 	bic.w	r1, r1, #4
 8005f36:	6021      	str	r1, [r4, #0]
 8005f38:	d04b      	beq.n	8005fd2 <_printf_i+0x1a6>
 8005f3a:	4616      	mov	r6, r2
 8005f3c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f40:	fb03 5711 	mls	r7, r3, r1, r5
 8005f44:	5dc7      	ldrb	r7, [r0, r7]
 8005f46:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f4a:	462f      	mov	r7, r5
 8005f4c:	42bb      	cmp	r3, r7
 8005f4e:	460d      	mov	r5, r1
 8005f50:	d9f4      	bls.n	8005f3c <_printf_i+0x110>
 8005f52:	2b08      	cmp	r3, #8
 8005f54:	d10b      	bne.n	8005f6e <_printf_i+0x142>
 8005f56:	6823      	ldr	r3, [r4, #0]
 8005f58:	07df      	lsls	r7, r3, #31
 8005f5a:	d508      	bpl.n	8005f6e <_printf_i+0x142>
 8005f5c:	6923      	ldr	r3, [r4, #16]
 8005f5e:	6861      	ldr	r1, [r4, #4]
 8005f60:	4299      	cmp	r1, r3
 8005f62:	bfde      	ittt	le
 8005f64:	2330      	movle	r3, #48	@ 0x30
 8005f66:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f6a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005f6e:	1b92      	subs	r2, r2, r6
 8005f70:	6122      	str	r2, [r4, #16]
 8005f72:	f8cd a000 	str.w	sl, [sp]
 8005f76:	464b      	mov	r3, r9
 8005f78:	aa03      	add	r2, sp, #12
 8005f7a:	4621      	mov	r1, r4
 8005f7c:	4640      	mov	r0, r8
 8005f7e:	f7ff fee7 	bl	8005d50 <_printf_common>
 8005f82:	3001      	adds	r0, #1
 8005f84:	d14a      	bne.n	800601c <_printf_i+0x1f0>
 8005f86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f8a:	b004      	add	sp, #16
 8005f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	f043 0320 	orr.w	r3, r3, #32
 8005f96:	6023      	str	r3, [r4, #0]
 8005f98:	4832      	ldr	r0, [pc, #200]	@ (8006064 <_printf_i+0x238>)
 8005f9a:	2778      	movs	r7, #120	@ 0x78
 8005f9c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	6831      	ldr	r1, [r6, #0]
 8005fa4:	061f      	lsls	r7, r3, #24
 8005fa6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005faa:	d402      	bmi.n	8005fb2 <_printf_i+0x186>
 8005fac:	065f      	lsls	r7, r3, #25
 8005fae:	bf48      	it	mi
 8005fb0:	b2ad      	uxthmi	r5, r5
 8005fb2:	6031      	str	r1, [r6, #0]
 8005fb4:	07d9      	lsls	r1, r3, #31
 8005fb6:	bf44      	itt	mi
 8005fb8:	f043 0320 	orrmi.w	r3, r3, #32
 8005fbc:	6023      	strmi	r3, [r4, #0]
 8005fbe:	b11d      	cbz	r5, 8005fc8 <_printf_i+0x19c>
 8005fc0:	2310      	movs	r3, #16
 8005fc2:	e7ad      	b.n	8005f20 <_printf_i+0xf4>
 8005fc4:	4826      	ldr	r0, [pc, #152]	@ (8006060 <_printf_i+0x234>)
 8005fc6:	e7e9      	b.n	8005f9c <_printf_i+0x170>
 8005fc8:	6823      	ldr	r3, [r4, #0]
 8005fca:	f023 0320 	bic.w	r3, r3, #32
 8005fce:	6023      	str	r3, [r4, #0]
 8005fd0:	e7f6      	b.n	8005fc0 <_printf_i+0x194>
 8005fd2:	4616      	mov	r6, r2
 8005fd4:	e7bd      	b.n	8005f52 <_printf_i+0x126>
 8005fd6:	6833      	ldr	r3, [r6, #0]
 8005fd8:	6825      	ldr	r5, [r4, #0]
 8005fda:	6961      	ldr	r1, [r4, #20]
 8005fdc:	1d18      	adds	r0, r3, #4
 8005fde:	6030      	str	r0, [r6, #0]
 8005fe0:	062e      	lsls	r6, r5, #24
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	d501      	bpl.n	8005fea <_printf_i+0x1be>
 8005fe6:	6019      	str	r1, [r3, #0]
 8005fe8:	e002      	b.n	8005ff0 <_printf_i+0x1c4>
 8005fea:	0668      	lsls	r0, r5, #25
 8005fec:	d5fb      	bpl.n	8005fe6 <_printf_i+0x1ba>
 8005fee:	8019      	strh	r1, [r3, #0]
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	6123      	str	r3, [r4, #16]
 8005ff4:	4616      	mov	r6, r2
 8005ff6:	e7bc      	b.n	8005f72 <_printf_i+0x146>
 8005ff8:	6833      	ldr	r3, [r6, #0]
 8005ffa:	1d1a      	adds	r2, r3, #4
 8005ffc:	6032      	str	r2, [r6, #0]
 8005ffe:	681e      	ldr	r6, [r3, #0]
 8006000:	6862      	ldr	r2, [r4, #4]
 8006002:	2100      	movs	r1, #0
 8006004:	4630      	mov	r0, r6
 8006006:	f7fa f8e3 	bl	80001d0 <memchr>
 800600a:	b108      	cbz	r0, 8006010 <_printf_i+0x1e4>
 800600c:	1b80      	subs	r0, r0, r6
 800600e:	6060      	str	r0, [r4, #4]
 8006010:	6863      	ldr	r3, [r4, #4]
 8006012:	6123      	str	r3, [r4, #16]
 8006014:	2300      	movs	r3, #0
 8006016:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800601a:	e7aa      	b.n	8005f72 <_printf_i+0x146>
 800601c:	6923      	ldr	r3, [r4, #16]
 800601e:	4632      	mov	r2, r6
 8006020:	4649      	mov	r1, r9
 8006022:	4640      	mov	r0, r8
 8006024:	47d0      	blx	sl
 8006026:	3001      	adds	r0, #1
 8006028:	d0ad      	beq.n	8005f86 <_printf_i+0x15a>
 800602a:	6823      	ldr	r3, [r4, #0]
 800602c:	079b      	lsls	r3, r3, #30
 800602e:	d413      	bmi.n	8006058 <_printf_i+0x22c>
 8006030:	68e0      	ldr	r0, [r4, #12]
 8006032:	9b03      	ldr	r3, [sp, #12]
 8006034:	4298      	cmp	r0, r3
 8006036:	bfb8      	it	lt
 8006038:	4618      	movlt	r0, r3
 800603a:	e7a6      	b.n	8005f8a <_printf_i+0x15e>
 800603c:	2301      	movs	r3, #1
 800603e:	4632      	mov	r2, r6
 8006040:	4649      	mov	r1, r9
 8006042:	4640      	mov	r0, r8
 8006044:	47d0      	blx	sl
 8006046:	3001      	adds	r0, #1
 8006048:	d09d      	beq.n	8005f86 <_printf_i+0x15a>
 800604a:	3501      	adds	r5, #1
 800604c:	68e3      	ldr	r3, [r4, #12]
 800604e:	9903      	ldr	r1, [sp, #12]
 8006050:	1a5b      	subs	r3, r3, r1
 8006052:	42ab      	cmp	r3, r5
 8006054:	dcf2      	bgt.n	800603c <_printf_i+0x210>
 8006056:	e7eb      	b.n	8006030 <_printf_i+0x204>
 8006058:	2500      	movs	r5, #0
 800605a:	f104 0619 	add.w	r6, r4, #25
 800605e:	e7f5      	b.n	800604c <_printf_i+0x220>
 8006060:	080082da 	.word	0x080082da
 8006064:	080082eb 	.word	0x080082eb

08006068 <std>:
 8006068:	2300      	movs	r3, #0
 800606a:	b510      	push	{r4, lr}
 800606c:	4604      	mov	r4, r0
 800606e:	e9c0 3300 	strd	r3, r3, [r0]
 8006072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006076:	6083      	str	r3, [r0, #8]
 8006078:	8181      	strh	r1, [r0, #12]
 800607a:	6643      	str	r3, [r0, #100]	@ 0x64
 800607c:	81c2      	strh	r2, [r0, #14]
 800607e:	6183      	str	r3, [r0, #24]
 8006080:	4619      	mov	r1, r3
 8006082:	2208      	movs	r2, #8
 8006084:	305c      	adds	r0, #92	@ 0x5c
 8006086:	f000 f921 	bl	80062cc <memset>
 800608a:	4b0d      	ldr	r3, [pc, #52]	@ (80060c0 <std+0x58>)
 800608c:	6263      	str	r3, [r4, #36]	@ 0x24
 800608e:	4b0d      	ldr	r3, [pc, #52]	@ (80060c4 <std+0x5c>)
 8006090:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006092:	4b0d      	ldr	r3, [pc, #52]	@ (80060c8 <std+0x60>)
 8006094:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006096:	4b0d      	ldr	r3, [pc, #52]	@ (80060cc <std+0x64>)
 8006098:	6323      	str	r3, [r4, #48]	@ 0x30
 800609a:	4b0d      	ldr	r3, [pc, #52]	@ (80060d0 <std+0x68>)
 800609c:	6224      	str	r4, [r4, #32]
 800609e:	429c      	cmp	r4, r3
 80060a0:	d006      	beq.n	80060b0 <std+0x48>
 80060a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060a6:	4294      	cmp	r4, r2
 80060a8:	d002      	beq.n	80060b0 <std+0x48>
 80060aa:	33d0      	adds	r3, #208	@ 0xd0
 80060ac:	429c      	cmp	r4, r3
 80060ae:	d105      	bne.n	80060bc <std+0x54>
 80060b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b8:	f000 b93a 	b.w	8006330 <__retarget_lock_init_recursive>
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	bf00      	nop
 80060c0:	08007c2d 	.word	0x08007c2d
 80060c4:	08007c4f 	.word	0x08007c4f
 80060c8:	08007c87 	.word	0x08007c87
 80060cc:	08007cab 	.word	0x08007cab
 80060d0:	2000a044 	.word	0x2000a044

080060d4 <stdio_exit_handler>:
 80060d4:	4a02      	ldr	r2, [pc, #8]	@ (80060e0 <stdio_exit_handler+0xc>)
 80060d6:	4903      	ldr	r1, [pc, #12]	@ (80060e4 <stdio_exit_handler+0x10>)
 80060d8:	4803      	ldr	r0, [pc, #12]	@ (80060e8 <stdio_exit_handler+0x14>)
 80060da:	f000 b869 	b.w	80061b0 <_fwalk_sglue>
 80060de:	bf00      	nop
 80060e0:	2000000c 	.word	0x2000000c
 80060e4:	080074d1 	.word	0x080074d1
 80060e8:	2000001c 	.word	0x2000001c

080060ec <cleanup_stdio>:
 80060ec:	6841      	ldr	r1, [r0, #4]
 80060ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006120 <cleanup_stdio+0x34>)
 80060f0:	4299      	cmp	r1, r3
 80060f2:	b510      	push	{r4, lr}
 80060f4:	4604      	mov	r4, r0
 80060f6:	d001      	beq.n	80060fc <cleanup_stdio+0x10>
 80060f8:	f001 f9ea 	bl	80074d0 <_fflush_r>
 80060fc:	68a1      	ldr	r1, [r4, #8]
 80060fe:	4b09      	ldr	r3, [pc, #36]	@ (8006124 <cleanup_stdio+0x38>)
 8006100:	4299      	cmp	r1, r3
 8006102:	d002      	beq.n	800610a <cleanup_stdio+0x1e>
 8006104:	4620      	mov	r0, r4
 8006106:	f001 f9e3 	bl	80074d0 <_fflush_r>
 800610a:	68e1      	ldr	r1, [r4, #12]
 800610c:	4b06      	ldr	r3, [pc, #24]	@ (8006128 <cleanup_stdio+0x3c>)
 800610e:	4299      	cmp	r1, r3
 8006110:	d004      	beq.n	800611c <cleanup_stdio+0x30>
 8006112:	4620      	mov	r0, r4
 8006114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006118:	f001 b9da 	b.w	80074d0 <_fflush_r>
 800611c:	bd10      	pop	{r4, pc}
 800611e:	bf00      	nop
 8006120:	2000a044 	.word	0x2000a044
 8006124:	2000a0ac 	.word	0x2000a0ac
 8006128:	2000a114 	.word	0x2000a114

0800612c <global_stdio_init.part.0>:
 800612c:	b510      	push	{r4, lr}
 800612e:	4b0b      	ldr	r3, [pc, #44]	@ (800615c <global_stdio_init.part.0+0x30>)
 8006130:	4c0b      	ldr	r4, [pc, #44]	@ (8006160 <global_stdio_init.part.0+0x34>)
 8006132:	4a0c      	ldr	r2, [pc, #48]	@ (8006164 <global_stdio_init.part.0+0x38>)
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	4620      	mov	r0, r4
 8006138:	2200      	movs	r2, #0
 800613a:	2104      	movs	r1, #4
 800613c:	f7ff ff94 	bl	8006068 <std>
 8006140:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006144:	2201      	movs	r2, #1
 8006146:	2109      	movs	r1, #9
 8006148:	f7ff ff8e 	bl	8006068 <std>
 800614c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006150:	2202      	movs	r2, #2
 8006152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006156:	2112      	movs	r1, #18
 8006158:	f7ff bf86 	b.w	8006068 <std>
 800615c:	2000a17c 	.word	0x2000a17c
 8006160:	2000a044 	.word	0x2000a044
 8006164:	080060d5 	.word	0x080060d5

08006168 <__sfp_lock_acquire>:
 8006168:	4801      	ldr	r0, [pc, #4]	@ (8006170 <__sfp_lock_acquire+0x8>)
 800616a:	f000 b8e2 	b.w	8006332 <__retarget_lock_acquire_recursive>
 800616e:	bf00      	nop
 8006170:	2000a181 	.word	0x2000a181

08006174 <__sfp_lock_release>:
 8006174:	4801      	ldr	r0, [pc, #4]	@ (800617c <__sfp_lock_release+0x8>)
 8006176:	f000 b8dd 	b.w	8006334 <__retarget_lock_release_recursive>
 800617a:	bf00      	nop
 800617c:	2000a181 	.word	0x2000a181

08006180 <__sinit>:
 8006180:	b510      	push	{r4, lr}
 8006182:	4604      	mov	r4, r0
 8006184:	f7ff fff0 	bl	8006168 <__sfp_lock_acquire>
 8006188:	6a23      	ldr	r3, [r4, #32]
 800618a:	b11b      	cbz	r3, 8006194 <__sinit+0x14>
 800618c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006190:	f7ff bff0 	b.w	8006174 <__sfp_lock_release>
 8006194:	4b04      	ldr	r3, [pc, #16]	@ (80061a8 <__sinit+0x28>)
 8006196:	6223      	str	r3, [r4, #32]
 8006198:	4b04      	ldr	r3, [pc, #16]	@ (80061ac <__sinit+0x2c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1f5      	bne.n	800618c <__sinit+0xc>
 80061a0:	f7ff ffc4 	bl	800612c <global_stdio_init.part.0>
 80061a4:	e7f2      	b.n	800618c <__sinit+0xc>
 80061a6:	bf00      	nop
 80061a8:	080060ed 	.word	0x080060ed
 80061ac:	2000a17c 	.word	0x2000a17c

080061b0 <_fwalk_sglue>:
 80061b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061b4:	4607      	mov	r7, r0
 80061b6:	4688      	mov	r8, r1
 80061b8:	4614      	mov	r4, r2
 80061ba:	2600      	movs	r6, #0
 80061bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061c0:	f1b9 0901 	subs.w	r9, r9, #1
 80061c4:	d505      	bpl.n	80061d2 <_fwalk_sglue+0x22>
 80061c6:	6824      	ldr	r4, [r4, #0]
 80061c8:	2c00      	cmp	r4, #0
 80061ca:	d1f7      	bne.n	80061bc <_fwalk_sglue+0xc>
 80061cc:	4630      	mov	r0, r6
 80061ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061d2:	89ab      	ldrh	r3, [r5, #12]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d907      	bls.n	80061e8 <_fwalk_sglue+0x38>
 80061d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061dc:	3301      	adds	r3, #1
 80061de:	d003      	beq.n	80061e8 <_fwalk_sglue+0x38>
 80061e0:	4629      	mov	r1, r5
 80061e2:	4638      	mov	r0, r7
 80061e4:	47c0      	blx	r8
 80061e6:	4306      	orrs	r6, r0
 80061e8:	3568      	adds	r5, #104	@ 0x68
 80061ea:	e7e9      	b.n	80061c0 <_fwalk_sglue+0x10>

080061ec <iprintf>:
 80061ec:	b40f      	push	{r0, r1, r2, r3}
 80061ee:	b507      	push	{r0, r1, r2, lr}
 80061f0:	4906      	ldr	r1, [pc, #24]	@ (800620c <iprintf+0x20>)
 80061f2:	ab04      	add	r3, sp, #16
 80061f4:	6808      	ldr	r0, [r1, #0]
 80061f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80061fa:	6881      	ldr	r1, [r0, #8]
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	f000 ff21 	bl	8007044 <_vfiprintf_r>
 8006202:	b003      	add	sp, #12
 8006204:	f85d eb04 	ldr.w	lr, [sp], #4
 8006208:	b004      	add	sp, #16
 800620a:	4770      	bx	lr
 800620c:	20000018 	.word	0x20000018

08006210 <_puts_r>:
 8006210:	6a03      	ldr	r3, [r0, #32]
 8006212:	b570      	push	{r4, r5, r6, lr}
 8006214:	6884      	ldr	r4, [r0, #8]
 8006216:	4605      	mov	r5, r0
 8006218:	460e      	mov	r6, r1
 800621a:	b90b      	cbnz	r3, 8006220 <_puts_r+0x10>
 800621c:	f7ff ffb0 	bl	8006180 <__sinit>
 8006220:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006222:	07db      	lsls	r3, r3, #31
 8006224:	d405      	bmi.n	8006232 <_puts_r+0x22>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	0598      	lsls	r0, r3, #22
 800622a:	d402      	bmi.n	8006232 <_puts_r+0x22>
 800622c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800622e:	f000 f880 	bl	8006332 <__retarget_lock_acquire_recursive>
 8006232:	89a3      	ldrh	r3, [r4, #12]
 8006234:	0719      	lsls	r1, r3, #28
 8006236:	d502      	bpl.n	800623e <_puts_r+0x2e>
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d135      	bne.n	80062aa <_puts_r+0x9a>
 800623e:	4621      	mov	r1, r4
 8006240:	4628      	mov	r0, r5
 8006242:	f001 fd75 	bl	8007d30 <__swsetup_r>
 8006246:	b380      	cbz	r0, 80062aa <_puts_r+0x9a>
 8006248:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800624c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800624e:	07da      	lsls	r2, r3, #31
 8006250:	d405      	bmi.n	800625e <_puts_r+0x4e>
 8006252:	89a3      	ldrh	r3, [r4, #12]
 8006254:	059b      	lsls	r3, r3, #22
 8006256:	d402      	bmi.n	800625e <_puts_r+0x4e>
 8006258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800625a:	f000 f86b 	bl	8006334 <__retarget_lock_release_recursive>
 800625e:	4628      	mov	r0, r5
 8006260:	bd70      	pop	{r4, r5, r6, pc}
 8006262:	2b00      	cmp	r3, #0
 8006264:	da04      	bge.n	8006270 <_puts_r+0x60>
 8006266:	69a2      	ldr	r2, [r4, #24]
 8006268:	429a      	cmp	r2, r3
 800626a:	dc17      	bgt.n	800629c <_puts_r+0x8c>
 800626c:	290a      	cmp	r1, #10
 800626e:	d015      	beq.n	800629c <_puts_r+0x8c>
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	6022      	str	r2, [r4, #0]
 8006276:	7019      	strb	r1, [r3, #0]
 8006278:	68a3      	ldr	r3, [r4, #8]
 800627a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800627e:	3b01      	subs	r3, #1
 8006280:	60a3      	str	r3, [r4, #8]
 8006282:	2900      	cmp	r1, #0
 8006284:	d1ed      	bne.n	8006262 <_puts_r+0x52>
 8006286:	2b00      	cmp	r3, #0
 8006288:	da11      	bge.n	80062ae <_puts_r+0x9e>
 800628a:	4622      	mov	r2, r4
 800628c:	210a      	movs	r1, #10
 800628e:	4628      	mov	r0, r5
 8006290:	f001 fd0f 	bl	8007cb2 <__swbuf_r>
 8006294:	3001      	adds	r0, #1
 8006296:	d0d7      	beq.n	8006248 <_puts_r+0x38>
 8006298:	250a      	movs	r5, #10
 800629a:	e7d7      	b.n	800624c <_puts_r+0x3c>
 800629c:	4622      	mov	r2, r4
 800629e:	4628      	mov	r0, r5
 80062a0:	f001 fd07 	bl	8007cb2 <__swbuf_r>
 80062a4:	3001      	adds	r0, #1
 80062a6:	d1e7      	bne.n	8006278 <_puts_r+0x68>
 80062a8:	e7ce      	b.n	8006248 <_puts_r+0x38>
 80062aa:	3e01      	subs	r6, #1
 80062ac:	e7e4      	b.n	8006278 <_puts_r+0x68>
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	6022      	str	r2, [r4, #0]
 80062b4:	220a      	movs	r2, #10
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	e7ee      	b.n	8006298 <_puts_r+0x88>
	...

080062bc <puts>:
 80062bc:	4b02      	ldr	r3, [pc, #8]	@ (80062c8 <puts+0xc>)
 80062be:	4601      	mov	r1, r0
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	f7ff bfa5 	b.w	8006210 <_puts_r>
 80062c6:	bf00      	nop
 80062c8:	20000018 	.word	0x20000018

080062cc <memset>:
 80062cc:	4402      	add	r2, r0
 80062ce:	4603      	mov	r3, r0
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d100      	bne.n	80062d6 <memset+0xa>
 80062d4:	4770      	bx	lr
 80062d6:	f803 1b01 	strb.w	r1, [r3], #1
 80062da:	e7f9      	b.n	80062d0 <memset+0x4>

080062dc <__errno>:
 80062dc:	4b01      	ldr	r3, [pc, #4]	@ (80062e4 <__errno+0x8>)
 80062de:	6818      	ldr	r0, [r3, #0]
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	20000018 	.word	0x20000018

080062e8 <__libc_init_array>:
 80062e8:	b570      	push	{r4, r5, r6, lr}
 80062ea:	4d0d      	ldr	r5, [pc, #52]	@ (8006320 <__libc_init_array+0x38>)
 80062ec:	4c0d      	ldr	r4, [pc, #52]	@ (8006324 <__libc_init_array+0x3c>)
 80062ee:	1b64      	subs	r4, r4, r5
 80062f0:	10a4      	asrs	r4, r4, #2
 80062f2:	2600      	movs	r6, #0
 80062f4:	42a6      	cmp	r6, r4
 80062f6:	d109      	bne.n	800630c <__libc_init_array+0x24>
 80062f8:	4d0b      	ldr	r5, [pc, #44]	@ (8006328 <__libc_init_array+0x40>)
 80062fa:	4c0c      	ldr	r4, [pc, #48]	@ (800632c <__libc_init_array+0x44>)
 80062fc:	f001 ff4e 	bl	800819c <_init>
 8006300:	1b64      	subs	r4, r4, r5
 8006302:	10a4      	asrs	r4, r4, #2
 8006304:	2600      	movs	r6, #0
 8006306:	42a6      	cmp	r6, r4
 8006308:	d105      	bne.n	8006316 <__libc_init_array+0x2e>
 800630a:	bd70      	pop	{r4, r5, r6, pc}
 800630c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006310:	4798      	blx	r3
 8006312:	3601      	adds	r6, #1
 8006314:	e7ee      	b.n	80062f4 <__libc_init_array+0xc>
 8006316:	f855 3b04 	ldr.w	r3, [r5], #4
 800631a:	4798      	blx	r3
 800631c:	3601      	adds	r6, #1
 800631e:	e7f2      	b.n	8006306 <__libc_init_array+0x1e>
 8006320:	08008644 	.word	0x08008644
 8006324:	08008644 	.word	0x08008644
 8006328:	08008644 	.word	0x08008644
 800632c:	08008648 	.word	0x08008648

08006330 <__retarget_lock_init_recursive>:
 8006330:	4770      	bx	lr

08006332 <__retarget_lock_acquire_recursive>:
 8006332:	4770      	bx	lr

08006334 <__retarget_lock_release_recursive>:
 8006334:	4770      	bx	lr
	...

08006338 <_localeconv_r>:
 8006338:	4800      	ldr	r0, [pc, #0]	@ (800633c <_localeconv_r+0x4>)
 800633a:	4770      	bx	lr
 800633c:	20000158 	.word	0x20000158

08006340 <quorem>:
 8006340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	6903      	ldr	r3, [r0, #16]
 8006346:	690c      	ldr	r4, [r1, #16]
 8006348:	42a3      	cmp	r3, r4
 800634a:	4607      	mov	r7, r0
 800634c:	db7e      	blt.n	800644c <quorem+0x10c>
 800634e:	3c01      	subs	r4, #1
 8006350:	f101 0814 	add.w	r8, r1, #20
 8006354:	00a3      	lsls	r3, r4, #2
 8006356:	f100 0514 	add.w	r5, r0, #20
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006366:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800636a:	3301      	adds	r3, #1
 800636c:	429a      	cmp	r2, r3
 800636e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006372:	fbb2 f6f3 	udiv	r6, r2, r3
 8006376:	d32e      	bcc.n	80063d6 <quorem+0x96>
 8006378:	f04f 0a00 	mov.w	sl, #0
 800637c:	46c4      	mov	ip, r8
 800637e:	46ae      	mov	lr, r5
 8006380:	46d3      	mov	fp, sl
 8006382:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006386:	b298      	uxth	r0, r3
 8006388:	fb06 a000 	mla	r0, r6, r0, sl
 800638c:	0c02      	lsrs	r2, r0, #16
 800638e:	0c1b      	lsrs	r3, r3, #16
 8006390:	fb06 2303 	mla	r3, r6, r3, r2
 8006394:	f8de 2000 	ldr.w	r2, [lr]
 8006398:	b280      	uxth	r0, r0
 800639a:	b292      	uxth	r2, r2
 800639c:	1a12      	subs	r2, r2, r0
 800639e:	445a      	add	r2, fp
 80063a0:	f8de 0000 	ldr.w	r0, [lr]
 80063a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063b2:	b292      	uxth	r2, r2
 80063b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063b8:	45e1      	cmp	r9, ip
 80063ba:	f84e 2b04 	str.w	r2, [lr], #4
 80063be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063c2:	d2de      	bcs.n	8006382 <quorem+0x42>
 80063c4:	9b00      	ldr	r3, [sp, #0]
 80063c6:	58eb      	ldr	r3, [r5, r3]
 80063c8:	b92b      	cbnz	r3, 80063d6 <quorem+0x96>
 80063ca:	9b01      	ldr	r3, [sp, #4]
 80063cc:	3b04      	subs	r3, #4
 80063ce:	429d      	cmp	r5, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	d32f      	bcc.n	8006434 <quorem+0xf4>
 80063d4:	613c      	str	r4, [r7, #16]
 80063d6:	4638      	mov	r0, r7
 80063d8:	f001 fb20 	bl	8007a1c <__mcmp>
 80063dc:	2800      	cmp	r0, #0
 80063de:	db25      	blt.n	800642c <quorem+0xec>
 80063e0:	4629      	mov	r1, r5
 80063e2:	2000      	movs	r0, #0
 80063e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80063e8:	f8d1 c000 	ldr.w	ip, [r1]
 80063ec:	fa1f fe82 	uxth.w	lr, r2
 80063f0:	fa1f f38c 	uxth.w	r3, ip
 80063f4:	eba3 030e 	sub.w	r3, r3, lr
 80063f8:	4403      	add	r3, r0
 80063fa:	0c12      	lsrs	r2, r2, #16
 80063fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006400:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006404:	b29b      	uxth	r3, r3
 8006406:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800640a:	45c1      	cmp	r9, r8
 800640c:	f841 3b04 	str.w	r3, [r1], #4
 8006410:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006414:	d2e6      	bcs.n	80063e4 <quorem+0xa4>
 8006416:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800641a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800641e:	b922      	cbnz	r2, 800642a <quorem+0xea>
 8006420:	3b04      	subs	r3, #4
 8006422:	429d      	cmp	r5, r3
 8006424:	461a      	mov	r2, r3
 8006426:	d30b      	bcc.n	8006440 <quorem+0x100>
 8006428:	613c      	str	r4, [r7, #16]
 800642a:	3601      	adds	r6, #1
 800642c:	4630      	mov	r0, r6
 800642e:	b003      	add	sp, #12
 8006430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006434:	6812      	ldr	r2, [r2, #0]
 8006436:	3b04      	subs	r3, #4
 8006438:	2a00      	cmp	r2, #0
 800643a:	d1cb      	bne.n	80063d4 <quorem+0x94>
 800643c:	3c01      	subs	r4, #1
 800643e:	e7c6      	b.n	80063ce <quorem+0x8e>
 8006440:	6812      	ldr	r2, [r2, #0]
 8006442:	3b04      	subs	r3, #4
 8006444:	2a00      	cmp	r2, #0
 8006446:	d1ef      	bne.n	8006428 <quorem+0xe8>
 8006448:	3c01      	subs	r4, #1
 800644a:	e7ea      	b.n	8006422 <quorem+0xe2>
 800644c:	2000      	movs	r0, #0
 800644e:	e7ee      	b.n	800642e <quorem+0xee>

08006450 <_dtoa_r>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	69c7      	ldr	r7, [r0, #28]
 8006456:	b097      	sub	sp, #92	@ 0x5c
 8006458:	ed8d 0b04 	vstr	d0, [sp, #16]
 800645c:	ec55 4b10 	vmov	r4, r5, d0
 8006460:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006462:	9107      	str	r1, [sp, #28]
 8006464:	4681      	mov	r9, r0
 8006466:	920c      	str	r2, [sp, #48]	@ 0x30
 8006468:	9311      	str	r3, [sp, #68]	@ 0x44
 800646a:	b97f      	cbnz	r7, 800648c <_dtoa_r+0x3c>
 800646c:	2010      	movs	r0, #16
 800646e:	f000 ff01 	bl	8007274 <malloc>
 8006472:	4602      	mov	r2, r0
 8006474:	f8c9 001c 	str.w	r0, [r9, #28]
 8006478:	b920      	cbnz	r0, 8006484 <_dtoa_r+0x34>
 800647a:	4ba9      	ldr	r3, [pc, #676]	@ (8006720 <_dtoa_r+0x2d0>)
 800647c:	21ef      	movs	r1, #239	@ 0xef
 800647e:	48a9      	ldr	r0, [pc, #676]	@ (8006724 <_dtoa_r+0x2d4>)
 8006480:	f001 fd94 	bl	8007fac <__assert_func>
 8006484:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006488:	6007      	str	r7, [r0, #0]
 800648a:	60c7      	str	r7, [r0, #12]
 800648c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006490:	6819      	ldr	r1, [r3, #0]
 8006492:	b159      	cbz	r1, 80064ac <_dtoa_r+0x5c>
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	604a      	str	r2, [r1, #4]
 8006498:	2301      	movs	r3, #1
 800649a:	4093      	lsls	r3, r2
 800649c:	608b      	str	r3, [r1, #8]
 800649e:	4648      	mov	r0, r9
 80064a0:	f001 f88a 	bl	80075b8 <_Bfree>
 80064a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064a8:	2200      	movs	r2, #0
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	1e2b      	subs	r3, r5, #0
 80064ae:	bfb9      	ittee	lt
 80064b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064b4:	9305      	strlt	r3, [sp, #20]
 80064b6:	2300      	movge	r3, #0
 80064b8:	6033      	strge	r3, [r6, #0]
 80064ba:	9f05      	ldr	r7, [sp, #20]
 80064bc:	4b9a      	ldr	r3, [pc, #616]	@ (8006728 <_dtoa_r+0x2d8>)
 80064be:	bfbc      	itt	lt
 80064c0:	2201      	movlt	r2, #1
 80064c2:	6032      	strlt	r2, [r6, #0]
 80064c4:	43bb      	bics	r3, r7
 80064c6:	d112      	bne.n	80064ee <_dtoa_r+0x9e>
 80064c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80064ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064d4:	4323      	orrs	r3, r4
 80064d6:	f000 855a 	beq.w	8006f8e <_dtoa_r+0xb3e>
 80064da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800673c <_dtoa_r+0x2ec>
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f000 855c 	beq.w	8006f9e <_dtoa_r+0xb4e>
 80064e6:	f10a 0303 	add.w	r3, sl, #3
 80064ea:	f000 bd56 	b.w	8006f9a <_dtoa_r+0xb4a>
 80064ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80064f2:	2200      	movs	r2, #0
 80064f4:	ec51 0b17 	vmov	r0, r1, d7
 80064f8:	2300      	movs	r3, #0
 80064fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80064fe:	f7fa fae3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006502:	4680      	mov	r8, r0
 8006504:	b158      	cbz	r0, 800651e <_dtoa_r+0xce>
 8006506:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006508:	2301      	movs	r3, #1
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800650e:	b113      	cbz	r3, 8006516 <_dtoa_r+0xc6>
 8006510:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006512:	4b86      	ldr	r3, [pc, #536]	@ (800672c <_dtoa_r+0x2dc>)
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006740 <_dtoa_r+0x2f0>
 800651a:	f000 bd40 	b.w	8006f9e <_dtoa_r+0xb4e>
 800651e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006522:	aa14      	add	r2, sp, #80	@ 0x50
 8006524:	a915      	add	r1, sp, #84	@ 0x54
 8006526:	4648      	mov	r0, r9
 8006528:	f001 fb28 	bl	8007b7c <__d2b>
 800652c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006530:	9002      	str	r0, [sp, #8]
 8006532:	2e00      	cmp	r6, #0
 8006534:	d078      	beq.n	8006628 <_dtoa_r+0x1d8>
 8006536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006538:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800653c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006540:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006544:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006548:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800654c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006550:	4619      	mov	r1, r3
 8006552:	2200      	movs	r2, #0
 8006554:	4b76      	ldr	r3, [pc, #472]	@ (8006730 <_dtoa_r+0x2e0>)
 8006556:	f7f9 fe97 	bl	8000288 <__aeabi_dsub>
 800655a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006708 <_dtoa_r+0x2b8>)
 800655c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006560:	f7fa f84a 	bl	80005f8 <__aeabi_dmul>
 8006564:	a36a      	add	r3, pc, #424	@ (adr r3, 8006710 <_dtoa_r+0x2c0>)
 8006566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656a:	f7f9 fe8f 	bl	800028c <__adddf3>
 800656e:	4604      	mov	r4, r0
 8006570:	4630      	mov	r0, r6
 8006572:	460d      	mov	r5, r1
 8006574:	f7f9 ffd6 	bl	8000524 <__aeabi_i2d>
 8006578:	a367      	add	r3, pc, #412	@ (adr r3, 8006718 <_dtoa_r+0x2c8>)
 800657a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657e:	f7fa f83b 	bl	80005f8 <__aeabi_dmul>
 8006582:	4602      	mov	r2, r0
 8006584:	460b      	mov	r3, r1
 8006586:	4620      	mov	r0, r4
 8006588:	4629      	mov	r1, r5
 800658a:	f7f9 fe7f 	bl	800028c <__adddf3>
 800658e:	4604      	mov	r4, r0
 8006590:	460d      	mov	r5, r1
 8006592:	f7fa fae1 	bl	8000b58 <__aeabi_d2iz>
 8006596:	2200      	movs	r2, #0
 8006598:	4607      	mov	r7, r0
 800659a:	2300      	movs	r3, #0
 800659c:	4620      	mov	r0, r4
 800659e:	4629      	mov	r1, r5
 80065a0:	f7fa fa9c 	bl	8000adc <__aeabi_dcmplt>
 80065a4:	b140      	cbz	r0, 80065b8 <_dtoa_r+0x168>
 80065a6:	4638      	mov	r0, r7
 80065a8:	f7f9 ffbc 	bl	8000524 <__aeabi_i2d>
 80065ac:	4622      	mov	r2, r4
 80065ae:	462b      	mov	r3, r5
 80065b0:	f7fa fa8a 	bl	8000ac8 <__aeabi_dcmpeq>
 80065b4:	b900      	cbnz	r0, 80065b8 <_dtoa_r+0x168>
 80065b6:	3f01      	subs	r7, #1
 80065b8:	2f16      	cmp	r7, #22
 80065ba:	d852      	bhi.n	8006662 <_dtoa_r+0x212>
 80065bc:	4b5d      	ldr	r3, [pc, #372]	@ (8006734 <_dtoa_r+0x2e4>)
 80065be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065ca:	f7fa fa87 	bl	8000adc <__aeabi_dcmplt>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d049      	beq.n	8006666 <_dtoa_r+0x216>
 80065d2:	3f01      	subs	r7, #1
 80065d4:	2300      	movs	r3, #0
 80065d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80065d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065da:	1b9b      	subs	r3, r3, r6
 80065dc:	1e5a      	subs	r2, r3, #1
 80065de:	bf45      	ittet	mi
 80065e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80065e4:	9300      	strmi	r3, [sp, #0]
 80065e6:	2300      	movpl	r3, #0
 80065e8:	2300      	movmi	r3, #0
 80065ea:	9206      	str	r2, [sp, #24]
 80065ec:	bf54      	ite	pl
 80065ee:	9300      	strpl	r3, [sp, #0]
 80065f0:	9306      	strmi	r3, [sp, #24]
 80065f2:	2f00      	cmp	r7, #0
 80065f4:	db39      	blt.n	800666a <_dtoa_r+0x21a>
 80065f6:	9b06      	ldr	r3, [sp, #24]
 80065f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80065fa:	443b      	add	r3, r7
 80065fc:	9306      	str	r3, [sp, #24]
 80065fe:	2300      	movs	r3, #0
 8006600:	9308      	str	r3, [sp, #32]
 8006602:	9b07      	ldr	r3, [sp, #28]
 8006604:	2b09      	cmp	r3, #9
 8006606:	d863      	bhi.n	80066d0 <_dtoa_r+0x280>
 8006608:	2b05      	cmp	r3, #5
 800660a:	bfc4      	itt	gt
 800660c:	3b04      	subgt	r3, #4
 800660e:	9307      	strgt	r3, [sp, #28]
 8006610:	9b07      	ldr	r3, [sp, #28]
 8006612:	f1a3 0302 	sub.w	r3, r3, #2
 8006616:	bfcc      	ite	gt
 8006618:	2400      	movgt	r4, #0
 800661a:	2401      	movle	r4, #1
 800661c:	2b03      	cmp	r3, #3
 800661e:	d863      	bhi.n	80066e8 <_dtoa_r+0x298>
 8006620:	e8df f003 	tbb	[pc, r3]
 8006624:	2b375452 	.word	0x2b375452
 8006628:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800662c:	441e      	add	r6, r3
 800662e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006632:	2b20      	cmp	r3, #32
 8006634:	bfc1      	itttt	gt
 8006636:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800663a:	409f      	lslgt	r7, r3
 800663c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006640:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006644:	bfd6      	itet	le
 8006646:	f1c3 0320 	rsble	r3, r3, #32
 800664a:	ea47 0003 	orrgt.w	r0, r7, r3
 800664e:	fa04 f003 	lslle.w	r0, r4, r3
 8006652:	f7f9 ff57 	bl	8000504 <__aeabi_ui2d>
 8006656:	2201      	movs	r2, #1
 8006658:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800665c:	3e01      	subs	r6, #1
 800665e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006660:	e776      	b.n	8006550 <_dtoa_r+0x100>
 8006662:	2301      	movs	r3, #1
 8006664:	e7b7      	b.n	80065d6 <_dtoa_r+0x186>
 8006666:	9010      	str	r0, [sp, #64]	@ 0x40
 8006668:	e7b6      	b.n	80065d8 <_dtoa_r+0x188>
 800666a:	9b00      	ldr	r3, [sp, #0]
 800666c:	1bdb      	subs	r3, r3, r7
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	427b      	negs	r3, r7
 8006672:	9308      	str	r3, [sp, #32]
 8006674:	2300      	movs	r3, #0
 8006676:	930d      	str	r3, [sp, #52]	@ 0x34
 8006678:	e7c3      	b.n	8006602 <_dtoa_r+0x1b2>
 800667a:	2301      	movs	r3, #1
 800667c:	9309      	str	r3, [sp, #36]	@ 0x24
 800667e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006680:	eb07 0b03 	add.w	fp, r7, r3
 8006684:	f10b 0301 	add.w	r3, fp, #1
 8006688:	2b01      	cmp	r3, #1
 800668a:	9303      	str	r3, [sp, #12]
 800668c:	bfb8      	it	lt
 800668e:	2301      	movlt	r3, #1
 8006690:	e006      	b.n	80066a0 <_dtoa_r+0x250>
 8006692:	2301      	movs	r3, #1
 8006694:	9309      	str	r3, [sp, #36]	@ 0x24
 8006696:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006698:	2b00      	cmp	r3, #0
 800669a:	dd28      	ble.n	80066ee <_dtoa_r+0x29e>
 800669c:	469b      	mov	fp, r3
 800669e:	9303      	str	r3, [sp, #12]
 80066a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80066a4:	2100      	movs	r1, #0
 80066a6:	2204      	movs	r2, #4
 80066a8:	f102 0514 	add.w	r5, r2, #20
 80066ac:	429d      	cmp	r5, r3
 80066ae:	d926      	bls.n	80066fe <_dtoa_r+0x2ae>
 80066b0:	6041      	str	r1, [r0, #4]
 80066b2:	4648      	mov	r0, r9
 80066b4:	f000 ff40 	bl	8007538 <_Balloc>
 80066b8:	4682      	mov	sl, r0
 80066ba:	2800      	cmp	r0, #0
 80066bc:	d142      	bne.n	8006744 <_dtoa_r+0x2f4>
 80066be:	4b1e      	ldr	r3, [pc, #120]	@ (8006738 <_dtoa_r+0x2e8>)
 80066c0:	4602      	mov	r2, r0
 80066c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80066c6:	e6da      	b.n	800647e <_dtoa_r+0x2e>
 80066c8:	2300      	movs	r3, #0
 80066ca:	e7e3      	b.n	8006694 <_dtoa_r+0x244>
 80066cc:	2300      	movs	r3, #0
 80066ce:	e7d5      	b.n	800667c <_dtoa_r+0x22c>
 80066d0:	2401      	movs	r4, #1
 80066d2:	2300      	movs	r3, #0
 80066d4:	9307      	str	r3, [sp, #28]
 80066d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80066d8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80066dc:	2200      	movs	r2, #0
 80066de:	f8cd b00c 	str.w	fp, [sp, #12]
 80066e2:	2312      	movs	r3, #18
 80066e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80066e6:	e7db      	b.n	80066a0 <_dtoa_r+0x250>
 80066e8:	2301      	movs	r3, #1
 80066ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80066ec:	e7f4      	b.n	80066d8 <_dtoa_r+0x288>
 80066ee:	f04f 0b01 	mov.w	fp, #1
 80066f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80066f6:	465b      	mov	r3, fp
 80066f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80066fc:	e7d0      	b.n	80066a0 <_dtoa_r+0x250>
 80066fe:	3101      	adds	r1, #1
 8006700:	0052      	lsls	r2, r2, #1
 8006702:	e7d1      	b.n	80066a8 <_dtoa_r+0x258>
 8006704:	f3af 8000 	nop.w
 8006708:	636f4361 	.word	0x636f4361
 800670c:	3fd287a7 	.word	0x3fd287a7
 8006710:	8b60c8b3 	.word	0x8b60c8b3
 8006714:	3fc68a28 	.word	0x3fc68a28
 8006718:	509f79fb 	.word	0x509f79fb
 800671c:	3fd34413 	.word	0x3fd34413
 8006720:	08008309 	.word	0x08008309
 8006724:	08008320 	.word	0x08008320
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	080082d9 	.word	0x080082d9
 8006730:	3ff80000 	.word	0x3ff80000
 8006734:	08008470 	.word	0x08008470
 8006738:	08008378 	.word	0x08008378
 800673c:	08008305 	.word	0x08008305
 8006740:	080082d8 	.word	0x080082d8
 8006744:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006748:	6018      	str	r0, [r3, #0]
 800674a:	9b03      	ldr	r3, [sp, #12]
 800674c:	2b0e      	cmp	r3, #14
 800674e:	f200 80a1 	bhi.w	8006894 <_dtoa_r+0x444>
 8006752:	2c00      	cmp	r4, #0
 8006754:	f000 809e 	beq.w	8006894 <_dtoa_r+0x444>
 8006758:	2f00      	cmp	r7, #0
 800675a:	dd33      	ble.n	80067c4 <_dtoa_r+0x374>
 800675c:	4b9c      	ldr	r3, [pc, #624]	@ (80069d0 <_dtoa_r+0x580>)
 800675e:	f007 020f 	and.w	r2, r7, #15
 8006762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006766:	ed93 7b00 	vldr	d7, [r3]
 800676a:	05f8      	lsls	r0, r7, #23
 800676c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006770:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006774:	d516      	bpl.n	80067a4 <_dtoa_r+0x354>
 8006776:	4b97      	ldr	r3, [pc, #604]	@ (80069d4 <_dtoa_r+0x584>)
 8006778:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800677c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006780:	f7fa f864 	bl	800084c <__aeabi_ddiv>
 8006784:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006788:	f004 040f 	and.w	r4, r4, #15
 800678c:	2603      	movs	r6, #3
 800678e:	4d91      	ldr	r5, [pc, #580]	@ (80069d4 <_dtoa_r+0x584>)
 8006790:	b954      	cbnz	r4, 80067a8 <_dtoa_r+0x358>
 8006792:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006796:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800679a:	f7fa f857 	bl	800084c <__aeabi_ddiv>
 800679e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067a2:	e028      	b.n	80067f6 <_dtoa_r+0x3a6>
 80067a4:	2602      	movs	r6, #2
 80067a6:	e7f2      	b.n	800678e <_dtoa_r+0x33e>
 80067a8:	07e1      	lsls	r1, r4, #31
 80067aa:	d508      	bpl.n	80067be <_dtoa_r+0x36e>
 80067ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80067b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067b4:	f7f9 ff20 	bl	80005f8 <__aeabi_dmul>
 80067b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80067bc:	3601      	adds	r6, #1
 80067be:	1064      	asrs	r4, r4, #1
 80067c0:	3508      	adds	r5, #8
 80067c2:	e7e5      	b.n	8006790 <_dtoa_r+0x340>
 80067c4:	f000 80af 	beq.w	8006926 <_dtoa_r+0x4d6>
 80067c8:	427c      	negs	r4, r7
 80067ca:	4b81      	ldr	r3, [pc, #516]	@ (80069d0 <_dtoa_r+0x580>)
 80067cc:	4d81      	ldr	r5, [pc, #516]	@ (80069d4 <_dtoa_r+0x584>)
 80067ce:	f004 020f 	and.w	r2, r4, #15
 80067d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067de:	f7f9 ff0b 	bl	80005f8 <__aeabi_dmul>
 80067e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067e6:	1124      	asrs	r4, r4, #4
 80067e8:	2300      	movs	r3, #0
 80067ea:	2602      	movs	r6, #2
 80067ec:	2c00      	cmp	r4, #0
 80067ee:	f040 808f 	bne.w	8006910 <_dtoa_r+0x4c0>
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1d3      	bne.n	800679e <_dtoa_r+0x34e>
 80067f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80067f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f000 8094 	beq.w	800692a <_dtoa_r+0x4da>
 8006802:	4b75      	ldr	r3, [pc, #468]	@ (80069d8 <_dtoa_r+0x588>)
 8006804:	2200      	movs	r2, #0
 8006806:	4620      	mov	r0, r4
 8006808:	4629      	mov	r1, r5
 800680a:	f7fa f967 	bl	8000adc <__aeabi_dcmplt>
 800680e:	2800      	cmp	r0, #0
 8006810:	f000 808b 	beq.w	800692a <_dtoa_r+0x4da>
 8006814:	9b03      	ldr	r3, [sp, #12]
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 8087 	beq.w	800692a <_dtoa_r+0x4da>
 800681c:	f1bb 0f00 	cmp.w	fp, #0
 8006820:	dd34      	ble.n	800688c <_dtoa_r+0x43c>
 8006822:	4620      	mov	r0, r4
 8006824:	4b6d      	ldr	r3, [pc, #436]	@ (80069dc <_dtoa_r+0x58c>)
 8006826:	2200      	movs	r2, #0
 8006828:	4629      	mov	r1, r5
 800682a:	f7f9 fee5 	bl	80005f8 <__aeabi_dmul>
 800682e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006832:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006836:	3601      	adds	r6, #1
 8006838:	465c      	mov	r4, fp
 800683a:	4630      	mov	r0, r6
 800683c:	f7f9 fe72 	bl	8000524 <__aeabi_i2d>
 8006840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006844:	f7f9 fed8 	bl	80005f8 <__aeabi_dmul>
 8006848:	4b65      	ldr	r3, [pc, #404]	@ (80069e0 <_dtoa_r+0x590>)
 800684a:	2200      	movs	r2, #0
 800684c:	f7f9 fd1e 	bl	800028c <__adddf3>
 8006850:	4605      	mov	r5, r0
 8006852:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006856:	2c00      	cmp	r4, #0
 8006858:	d16a      	bne.n	8006930 <_dtoa_r+0x4e0>
 800685a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800685e:	4b61      	ldr	r3, [pc, #388]	@ (80069e4 <_dtoa_r+0x594>)
 8006860:	2200      	movs	r2, #0
 8006862:	f7f9 fd11 	bl	8000288 <__aeabi_dsub>
 8006866:	4602      	mov	r2, r0
 8006868:	460b      	mov	r3, r1
 800686a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800686e:	462a      	mov	r2, r5
 8006870:	4633      	mov	r3, r6
 8006872:	f7fa f951 	bl	8000b18 <__aeabi_dcmpgt>
 8006876:	2800      	cmp	r0, #0
 8006878:	f040 8298 	bne.w	8006dac <_dtoa_r+0x95c>
 800687c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006880:	462a      	mov	r2, r5
 8006882:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006886:	f7fa f929 	bl	8000adc <__aeabi_dcmplt>
 800688a:	bb38      	cbnz	r0, 80068dc <_dtoa_r+0x48c>
 800688c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006890:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006894:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006896:	2b00      	cmp	r3, #0
 8006898:	f2c0 8157 	blt.w	8006b4a <_dtoa_r+0x6fa>
 800689c:	2f0e      	cmp	r7, #14
 800689e:	f300 8154 	bgt.w	8006b4a <_dtoa_r+0x6fa>
 80068a2:	4b4b      	ldr	r3, [pc, #300]	@ (80069d0 <_dtoa_r+0x580>)
 80068a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068a8:	ed93 7b00 	vldr	d7, [r3]
 80068ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	ed8d 7b00 	vstr	d7, [sp]
 80068b4:	f280 80e5 	bge.w	8006a82 <_dtoa_r+0x632>
 80068b8:	9b03      	ldr	r3, [sp, #12]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f300 80e1 	bgt.w	8006a82 <_dtoa_r+0x632>
 80068c0:	d10c      	bne.n	80068dc <_dtoa_r+0x48c>
 80068c2:	4b48      	ldr	r3, [pc, #288]	@ (80069e4 <_dtoa_r+0x594>)
 80068c4:	2200      	movs	r2, #0
 80068c6:	ec51 0b17 	vmov	r0, r1, d7
 80068ca:	f7f9 fe95 	bl	80005f8 <__aeabi_dmul>
 80068ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068d2:	f7fa f917 	bl	8000b04 <__aeabi_dcmpge>
 80068d6:	2800      	cmp	r0, #0
 80068d8:	f000 8266 	beq.w	8006da8 <_dtoa_r+0x958>
 80068dc:	2400      	movs	r4, #0
 80068de:	4625      	mov	r5, r4
 80068e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068e2:	4656      	mov	r6, sl
 80068e4:	ea6f 0803 	mvn.w	r8, r3
 80068e8:	2700      	movs	r7, #0
 80068ea:	4621      	mov	r1, r4
 80068ec:	4648      	mov	r0, r9
 80068ee:	f000 fe63 	bl	80075b8 <_Bfree>
 80068f2:	2d00      	cmp	r5, #0
 80068f4:	f000 80bd 	beq.w	8006a72 <_dtoa_r+0x622>
 80068f8:	b12f      	cbz	r7, 8006906 <_dtoa_r+0x4b6>
 80068fa:	42af      	cmp	r7, r5
 80068fc:	d003      	beq.n	8006906 <_dtoa_r+0x4b6>
 80068fe:	4639      	mov	r1, r7
 8006900:	4648      	mov	r0, r9
 8006902:	f000 fe59 	bl	80075b8 <_Bfree>
 8006906:	4629      	mov	r1, r5
 8006908:	4648      	mov	r0, r9
 800690a:	f000 fe55 	bl	80075b8 <_Bfree>
 800690e:	e0b0      	b.n	8006a72 <_dtoa_r+0x622>
 8006910:	07e2      	lsls	r2, r4, #31
 8006912:	d505      	bpl.n	8006920 <_dtoa_r+0x4d0>
 8006914:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006918:	f7f9 fe6e 	bl	80005f8 <__aeabi_dmul>
 800691c:	3601      	adds	r6, #1
 800691e:	2301      	movs	r3, #1
 8006920:	1064      	asrs	r4, r4, #1
 8006922:	3508      	adds	r5, #8
 8006924:	e762      	b.n	80067ec <_dtoa_r+0x39c>
 8006926:	2602      	movs	r6, #2
 8006928:	e765      	b.n	80067f6 <_dtoa_r+0x3a6>
 800692a:	9c03      	ldr	r4, [sp, #12]
 800692c:	46b8      	mov	r8, r7
 800692e:	e784      	b.n	800683a <_dtoa_r+0x3ea>
 8006930:	4b27      	ldr	r3, [pc, #156]	@ (80069d0 <_dtoa_r+0x580>)
 8006932:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006934:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006938:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800693c:	4454      	add	r4, sl
 800693e:	2900      	cmp	r1, #0
 8006940:	d054      	beq.n	80069ec <_dtoa_r+0x59c>
 8006942:	4929      	ldr	r1, [pc, #164]	@ (80069e8 <_dtoa_r+0x598>)
 8006944:	2000      	movs	r0, #0
 8006946:	f7f9 ff81 	bl	800084c <__aeabi_ddiv>
 800694a:	4633      	mov	r3, r6
 800694c:	462a      	mov	r2, r5
 800694e:	f7f9 fc9b 	bl	8000288 <__aeabi_dsub>
 8006952:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006956:	4656      	mov	r6, sl
 8006958:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800695c:	f7fa f8fc 	bl	8000b58 <__aeabi_d2iz>
 8006960:	4605      	mov	r5, r0
 8006962:	f7f9 fddf 	bl	8000524 <__aeabi_i2d>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800696e:	f7f9 fc8b 	bl	8000288 <__aeabi_dsub>
 8006972:	3530      	adds	r5, #48	@ 0x30
 8006974:	4602      	mov	r2, r0
 8006976:	460b      	mov	r3, r1
 8006978:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800697c:	f806 5b01 	strb.w	r5, [r6], #1
 8006980:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006984:	f7fa f8aa 	bl	8000adc <__aeabi_dcmplt>
 8006988:	2800      	cmp	r0, #0
 800698a:	d172      	bne.n	8006a72 <_dtoa_r+0x622>
 800698c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006990:	4911      	ldr	r1, [pc, #68]	@ (80069d8 <_dtoa_r+0x588>)
 8006992:	2000      	movs	r0, #0
 8006994:	f7f9 fc78 	bl	8000288 <__aeabi_dsub>
 8006998:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800699c:	f7fa f89e 	bl	8000adc <__aeabi_dcmplt>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	f040 80b4 	bne.w	8006b0e <_dtoa_r+0x6be>
 80069a6:	42a6      	cmp	r6, r4
 80069a8:	f43f af70 	beq.w	800688c <_dtoa_r+0x43c>
 80069ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069b0:	4b0a      	ldr	r3, [pc, #40]	@ (80069dc <_dtoa_r+0x58c>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	f7f9 fe20 	bl	80005f8 <__aeabi_dmul>
 80069b8:	4b08      	ldr	r3, [pc, #32]	@ (80069dc <_dtoa_r+0x58c>)
 80069ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069be:	2200      	movs	r2, #0
 80069c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069c4:	f7f9 fe18 	bl	80005f8 <__aeabi_dmul>
 80069c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069cc:	e7c4      	b.n	8006958 <_dtoa_r+0x508>
 80069ce:	bf00      	nop
 80069d0:	08008470 	.word	0x08008470
 80069d4:	08008448 	.word	0x08008448
 80069d8:	3ff00000 	.word	0x3ff00000
 80069dc:	40240000 	.word	0x40240000
 80069e0:	401c0000 	.word	0x401c0000
 80069e4:	40140000 	.word	0x40140000
 80069e8:	3fe00000 	.word	0x3fe00000
 80069ec:	4631      	mov	r1, r6
 80069ee:	4628      	mov	r0, r5
 80069f0:	f7f9 fe02 	bl	80005f8 <__aeabi_dmul>
 80069f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80069fa:	4656      	mov	r6, sl
 80069fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a00:	f7fa f8aa 	bl	8000b58 <__aeabi_d2iz>
 8006a04:	4605      	mov	r5, r0
 8006a06:	f7f9 fd8d 	bl	8000524 <__aeabi_i2d>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a12:	f7f9 fc39 	bl	8000288 <__aeabi_dsub>
 8006a16:	3530      	adds	r5, #48	@ 0x30
 8006a18:	f806 5b01 	strb.w	r5, [r6], #1
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	460b      	mov	r3, r1
 8006a20:	42a6      	cmp	r6, r4
 8006a22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a26:	f04f 0200 	mov.w	r2, #0
 8006a2a:	d124      	bne.n	8006a76 <_dtoa_r+0x626>
 8006a2c:	4baf      	ldr	r3, [pc, #700]	@ (8006cec <_dtoa_r+0x89c>)
 8006a2e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a32:	f7f9 fc2b 	bl	800028c <__adddf3>
 8006a36:	4602      	mov	r2, r0
 8006a38:	460b      	mov	r3, r1
 8006a3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a3e:	f7fa f86b 	bl	8000b18 <__aeabi_dcmpgt>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d163      	bne.n	8006b0e <_dtoa_r+0x6be>
 8006a46:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a4a:	49a8      	ldr	r1, [pc, #672]	@ (8006cec <_dtoa_r+0x89c>)
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	f7f9 fc1b 	bl	8000288 <__aeabi_dsub>
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a5a:	f7fa f83f 	bl	8000adc <__aeabi_dcmplt>
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	f43f af14 	beq.w	800688c <_dtoa_r+0x43c>
 8006a64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006a66:	1e73      	subs	r3, r6, #1
 8006a68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a6e:	2b30      	cmp	r3, #48	@ 0x30
 8006a70:	d0f8      	beq.n	8006a64 <_dtoa_r+0x614>
 8006a72:	4647      	mov	r7, r8
 8006a74:	e03b      	b.n	8006aee <_dtoa_r+0x69e>
 8006a76:	4b9e      	ldr	r3, [pc, #632]	@ (8006cf0 <_dtoa_r+0x8a0>)
 8006a78:	f7f9 fdbe 	bl	80005f8 <__aeabi_dmul>
 8006a7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a80:	e7bc      	b.n	80069fc <_dtoa_r+0x5ac>
 8006a82:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a86:	4656      	mov	r6, sl
 8006a88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a8c:	4620      	mov	r0, r4
 8006a8e:	4629      	mov	r1, r5
 8006a90:	f7f9 fedc 	bl	800084c <__aeabi_ddiv>
 8006a94:	f7fa f860 	bl	8000b58 <__aeabi_d2iz>
 8006a98:	4680      	mov	r8, r0
 8006a9a:	f7f9 fd43 	bl	8000524 <__aeabi_i2d>
 8006a9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aa2:	f7f9 fda9 	bl	80005f8 <__aeabi_dmul>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	4620      	mov	r0, r4
 8006aac:	4629      	mov	r1, r5
 8006aae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006ab2:	f7f9 fbe9 	bl	8000288 <__aeabi_dsub>
 8006ab6:	f806 4b01 	strb.w	r4, [r6], #1
 8006aba:	9d03      	ldr	r5, [sp, #12]
 8006abc:	eba6 040a 	sub.w	r4, r6, sl
 8006ac0:	42a5      	cmp	r5, r4
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	d133      	bne.n	8006b30 <_dtoa_r+0x6e0>
 8006ac8:	f7f9 fbe0 	bl	800028c <__adddf3>
 8006acc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	460d      	mov	r5, r1
 8006ad4:	f7fa f820 	bl	8000b18 <__aeabi_dcmpgt>
 8006ad8:	b9c0      	cbnz	r0, 8006b0c <_dtoa_r+0x6bc>
 8006ada:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ade:	4620      	mov	r0, r4
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	f7f9 fff1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ae6:	b110      	cbz	r0, 8006aee <_dtoa_r+0x69e>
 8006ae8:	f018 0f01 	tst.w	r8, #1
 8006aec:	d10e      	bne.n	8006b0c <_dtoa_r+0x6bc>
 8006aee:	9902      	ldr	r1, [sp, #8]
 8006af0:	4648      	mov	r0, r9
 8006af2:	f000 fd61 	bl	80075b8 <_Bfree>
 8006af6:	2300      	movs	r3, #0
 8006af8:	7033      	strb	r3, [r6, #0]
 8006afa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006afc:	3701      	adds	r7, #1
 8006afe:	601f      	str	r7, [r3, #0]
 8006b00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 824b 	beq.w	8006f9e <_dtoa_r+0xb4e>
 8006b08:	601e      	str	r6, [r3, #0]
 8006b0a:	e248      	b.n	8006f9e <_dtoa_r+0xb4e>
 8006b0c:	46b8      	mov	r8, r7
 8006b0e:	4633      	mov	r3, r6
 8006b10:	461e      	mov	r6, r3
 8006b12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b16:	2a39      	cmp	r2, #57	@ 0x39
 8006b18:	d106      	bne.n	8006b28 <_dtoa_r+0x6d8>
 8006b1a:	459a      	cmp	sl, r3
 8006b1c:	d1f8      	bne.n	8006b10 <_dtoa_r+0x6c0>
 8006b1e:	2230      	movs	r2, #48	@ 0x30
 8006b20:	f108 0801 	add.w	r8, r8, #1
 8006b24:	f88a 2000 	strb.w	r2, [sl]
 8006b28:	781a      	ldrb	r2, [r3, #0]
 8006b2a:	3201      	adds	r2, #1
 8006b2c:	701a      	strb	r2, [r3, #0]
 8006b2e:	e7a0      	b.n	8006a72 <_dtoa_r+0x622>
 8006b30:	4b6f      	ldr	r3, [pc, #444]	@ (8006cf0 <_dtoa_r+0x8a0>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	f7f9 fd60 	bl	80005f8 <__aeabi_dmul>
 8006b38:	2200      	movs	r2, #0
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	460d      	mov	r5, r1
 8006b40:	f7f9 ffc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d09f      	beq.n	8006a88 <_dtoa_r+0x638>
 8006b48:	e7d1      	b.n	8006aee <_dtoa_r+0x69e>
 8006b4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b4c:	2a00      	cmp	r2, #0
 8006b4e:	f000 80ea 	beq.w	8006d26 <_dtoa_r+0x8d6>
 8006b52:	9a07      	ldr	r2, [sp, #28]
 8006b54:	2a01      	cmp	r2, #1
 8006b56:	f300 80cd 	bgt.w	8006cf4 <_dtoa_r+0x8a4>
 8006b5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b5c:	2a00      	cmp	r2, #0
 8006b5e:	f000 80c1 	beq.w	8006ce4 <_dtoa_r+0x894>
 8006b62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b66:	9c08      	ldr	r4, [sp, #32]
 8006b68:	9e00      	ldr	r6, [sp, #0]
 8006b6a:	9a00      	ldr	r2, [sp, #0]
 8006b6c:	441a      	add	r2, r3
 8006b6e:	9200      	str	r2, [sp, #0]
 8006b70:	9a06      	ldr	r2, [sp, #24]
 8006b72:	2101      	movs	r1, #1
 8006b74:	441a      	add	r2, r3
 8006b76:	4648      	mov	r0, r9
 8006b78:	9206      	str	r2, [sp, #24]
 8006b7a:	f000 fdd1 	bl	8007720 <__i2b>
 8006b7e:	4605      	mov	r5, r0
 8006b80:	b166      	cbz	r6, 8006b9c <_dtoa_r+0x74c>
 8006b82:	9b06      	ldr	r3, [sp, #24]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	dd09      	ble.n	8006b9c <_dtoa_r+0x74c>
 8006b88:	42b3      	cmp	r3, r6
 8006b8a:	9a00      	ldr	r2, [sp, #0]
 8006b8c:	bfa8      	it	ge
 8006b8e:	4633      	movge	r3, r6
 8006b90:	1ad2      	subs	r2, r2, r3
 8006b92:	9200      	str	r2, [sp, #0]
 8006b94:	9a06      	ldr	r2, [sp, #24]
 8006b96:	1af6      	subs	r6, r6, r3
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	9306      	str	r3, [sp, #24]
 8006b9c:	9b08      	ldr	r3, [sp, #32]
 8006b9e:	b30b      	cbz	r3, 8006be4 <_dtoa_r+0x794>
 8006ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f000 80c6 	beq.w	8006d34 <_dtoa_r+0x8e4>
 8006ba8:	2c00      	cmp	r4, #0
 8006baa:	f000 80c0 	beq.w	8006d2e <_dtoa_r+0x8de>
 8006bae:	4629      	mov	r1, r5
 8006bb0:	4622      	mov	r2, r4
 8006bb2:	4648      	mov	r0, r9
 8006bb4:	f000 fe6c 	bl	8007890 <__pow5mult>
 8006bb8:	9a02      	ldr	r2, [sp, #8]
 8006bba:	4601      	mov	r1, r0
 8006bbc:	4605      	mov	r5, r0
 8006bbe:	4648      	mov	r0, r9
 8006bc0:	f000 fdc4 	bl	800774c <__multiply>
 8006bc4:	9902      	ldr	r1, [sp, #8]
 8006bc6:	4680      	mov	r8, r0
 8006bc8:	4648      	mov	r0, r9
 8006bca:	f000 fcf5 	bl	80075b8 <_Bfree>
 8006bce:	9b08      	ldr	r3, [sp, #32]
 8006bd0:	1b1b      	subs	r3, r3, r4
 8006bd2:	9308      	str	r3, [sp, #32]
 8006bd4:	f000 80b1 	beq.w	8006d3a <_dtoa_r+0x8ea>
 8006bd8:	9a08      	ldr	r2, [sp, #32]
 8006bda:	4641      	mov	r1, r8
 8006bdc:	4648      	mov	r0, r9
 8006bde:	f000 fe57 	bl	8007890 <__pow5mult>
 8006be2:	9002      	str	r0, [sp, #8]
 8006be4:	2101      	movs	r1, #1
 8006be6:	4648      	mov	r0, r9
 8006be8:	f000 fd9a 	bl	8007720 <__i2b>
 8006bec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bee:	4604      	mov	r4, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f000 81d8 	beq.w	8006fa6 <_dtoa_r+0xb56>
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	4601      	mov	r1, r0
 8006bfa:	4648      	mov	r0, r9
 8006bfc:	f000 fe48 	bl	8007890 <__pow5mult>
 8006c00:	9b07      	ldr	r3, [sp, #28]
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	4604      	mov	r4, r0
 8006c06:	f300 809f 	bgt.w	8006d48 <_dtoa_r+0x8f8>
 8006c0a:	9b04      	ldr	r3, [sp, #16]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f040 8097 	bne.w	8006d40 <_dtoa_r+0x8f0>
 8006c12:	9b05      	ldr	r3, [sp, #20]
 8006c14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f040 8093 	bne.w	8006d44 <_dtoa_r+0x8f4>
 8006c1e:	9b05      	ldr	r3, [sp, #20]
 8006c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c24:	0d1b      	lsrs	r3, r3, #20
 8006c26:	051b      	lsls	r3, r3, #20
 8006c28:	b133      	cbz	r3, 8006c38 <_dtoa_r+0x7e8>
 8006c2a:	9b00      	ldr	r3, [sp, #0]
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	9300      	str	r3, [sp, #0]
 8006c30:	9b06      	ldr	r3, [sp, #24]
 8006c32:	3301      	adds	r3, #1
 8006c34:	9306      	str	r3, [sp, #24]
 8006c36:	2301      	movs	r3, #1
 8006c38:	9308      	str	r3, [sp, #32]
 8006c3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f000 81b8 	beq.w	8006fb2 <_dtoa_r+0xb62>
 8006c42:	6923      	ldr	r3, [r4, #16]
 8006c44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c48:	6918      	ldr	r0, [r3, #16]
 8006c4a:	f000 fd1d 	bl	8007688 <__hi0bits>
 8006c4e:	f1c0 0020 	rsb	r0, r0, #32
 8006c52:	9b06      	ldr	r3, [sp, #24]
 8006c54:	4418      	add	r0, r3
 8006c56:	f010 001f 	ands.w	r0, r0, #31
 8006c5a:	f000 8082 	beq.w	8006d62 <_dtoa_r+0x912>
 8006c5e:	f1c0 0320 	rsb	r3, r0, #32
 8006c62:	2b04      	cmp	r3, #4
 8006c64:	dd73      	ble.n	8006d4e <_dtoa_r+0x8fe>
 8006c66:	9b00      	ldr	r3, [sp, #0]
 8006c68:	f1c0 001c 	rsb	r0, r0, #28
 8006c6c:	4403      	add	r3, r0
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	9b06      	ldr	r3, [sp, #24]
 8006c72:	4403      	add	r3, r0
 8006c74:	4406      	add	r6, r0
 8006c76:	9306      	str	r3, [sp, #24]
 8006c78:	9b00      	ldr	r3, [sp, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	dd05      	ble.n	8006c8a <_dtoa_r+0x83a>
 8006c7e:	9902      	ldr	r1, [sp, #8]
 8006c80:	461a      	mov	r2, r3
 8006c82:	4648      	mov	r0, r9
 8006c84:	f000 fe5e 	bl	8007944 <__lshift>
 8006c88:	9002      	str	r0, [sp, #8]
 8006c8a:	9b06      	ldr	r3, [sp, #24]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	dd05      	ble.n	8006c9c <_dtoa_r+0x84c>
 8006c90:	4621      	mov	r1, r4
 8006c92:	461a      	mov	r2, r3
 8006c94:	4648      	mov	r0, r9
 8006c96:	f000 fe55 	bl	8007944 <__lshift>
 8006c9a:	4604      	mov	r4, r0
 8006c9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d061      	beq.n	8006d66 <_dtoa_r+0x916>
 8006ca2:	9802      	ldr	r0, [sp, #8]
 8006ca4:	4621      	mov	r1, r4
 8006ca6:	f000 feb9 	bl	8007a1c <__mcmp>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	da5b      	bge.n	8006d66 <_dtoa_r+0x916>
 8006cae:	2300      	movs	r3, #0
 8006cb0:	9902      	ldr	r1, [sp, #8]
 8006cb2:	220a      	movs	r2, #10
 8006cb4:	4648      	mov	r0, r9
 8006cb6:	f000 fca1 	bl	80075fc <__multadd>
 8006cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cbc:	9002      	str	r0, [sp, #8]
 8006cbe:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f000 8177 	beq.w	8006fb6 <_dtoa_r+0xb66>
 8006cc8:	4629      	mov	r1, r5
 8006cca:	2300      	movs	r3, #0
 8006ccc:	220a      	movs	r2, #10
 8006cce:	4648      	mov	r0, r9
 8006cd0:	f000 fc94 	bl	80075fc <__multadd>
 8006cd4:	f1bb 0f00 	cmp.w	fp, #0
 8006cd8:	4605      	mov	r5, r0
 8006cda:	dc6f      	bgt.n	8006dbc <_dtoa_r+0x96c>
 8006cdc:	9b07      	ldr	r3, [sp, #28]
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	dc49      	bgt.n	8006d76 <_dtoa_r+0x926>
 8006ce2:	e06b      	b.n	8006dbc <_dtoa_r+0x96c>
 8006ce4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ce6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006cea:	e73c      	b.n	8006b66 <_dtoa_r+0x716>
 8006cec:	3fe00000 	.word	0x3fe00000
 8006cf0:	40240000 	.word	0x40240000
 8006cf4:	9b03      	ldr	r3, [sp, #12]
 8006cf6:	1e5c      	subs	r4, r3, #1
 8006cf8:	9b08      	ldr	r3, [sp, #32]
 8006cfa:	42a3      	cmp	r3, r4
 8006cfc:	db09      	blt.n	8006d12 <_dtoa_r+0x8c2>
 8006cfe:	1b1c      	subs	r4, r3, r4
 8006d00:	9b03      	ldr	r3, [sp, #12]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f6bf af30 	bge.w	8006b68 <_dtoa_r+0x718>
 8006d08:	9b00      	ldr	r3, [sp, #0]
 8006d0a:	9a03      	ldr	r2, [sp, #12]
 8006d0c:	1a9e      	subs	r6, r3, r2
 8006d0e:	2300      	movs	r3, #0
 8006d10:	e72b      	b.n	8006b6a <_dtoa_r+0x71a>
 8006d12:	9b08      	ldr	r3, [sp, #32]
 8006d14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d16:	9408      	str	r4, [sp, #32]
 8006d18:	1ae3      	subs	r3, r4, r3
 8006d1a:	441a      	add	r2, r3
 8006d1c:	9e00      	ldr	r6, [sp, #0]
 8006d1e:	9b03      	ldr	r3, [sp, #12]
 8006d20:	920d      	str	r2, [sp, #52]	@ 0x34
 8006d22:	2400      	movs	r4, #0
 8006d24:	e721      	b.n	8006b6a <_dtoa_r+0x71a>
 8006d26:	9c08      	ldr	r4, [sp, #32]
 8006d28:	9e00      	ldr	r6, [sp, #0]
 8006d2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006d2c:	e728      	b.n	8006b80 <_dtoa_r+0x730>
 8006d2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006d32:	e751      	b.n	8006bd8 <_dtoa_r+0x788>
 8006d34:	9a08      	ldr	r2, [sp, #32]
 8006d36:	9902      	ldr	r1, [sp, #8]
 8006d38:	e750      	b.n	8006bdc <_dtoa_r+0x78c>
 8006d3a:	f8cd 8008 	str.w	r8, [sp, #8]
 8006d3e:	e751      	b.n	8006be4 <_dtoa_r+0x794>
 8006d40:	2300      	movs	r3, #0
 8006d42:	e779      	b.n	8006c38 <_dtoa_r+0x7e8>
 8006d44:	9b04      	ldr	r3, [sp, #16]
 8006d46:	e777      	b.n	8006c38 <_dtoa_r+0x7e8>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	9308      	str	r3, [sp, #32]
 8006d4c:	e779      	b.n	8006c42 <_dtoa_r+0x7f2>
 8006d4e:	d093      	beq.n	8006c78 <_dtoa_r+0x828>
 8006d50:	9a00      	ldr	r2, [sp, #0]
 8006d52:	331c      	adds	r3, #28
 8006d54:	441a      	add	r2, r3
 8006d56:	9200      	str	r2, [sp, #0]
 8006d58:	9a06      	ldr	r2, [sp, #24]
 8006d5a:	441a      	add	r2, r3
 8006d5c:	441e      	add	r6, r3
 8006d5e:	9206      	str	r2, [sp, #24]
 8006d60:	e78a      	b.n	8006c78 <_dtoa_r+0x828>
 8006d62:	4603      	mov	r3, r0
 8006d64:	e7f4      	b.n	8006d50 <_dtoa_r+0x900>
 8006d66:	9b03      	ldr	r3, [sp, #12]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	46b8      	mov	r8, r7
 8006d6c:	dc20      	bgt.n	8006db0 <_dtoa_r+0x960>
 8006d6e:	469b      	mov	fp, r3
 8006d70:	9b07      	ldr	r3, [sp, #28]
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	dd1e      	ble.n	8006db4 <_dtoa_r+0x964>
 8006d76:	f1bb 0f00 	cmp.w	fp, #0
 8006d7a:	f47f adb1 	bne.w	80068e0 <_dtoa_r+0x490>
 8006d7e:	4621      	mov	r1, r4
 8006d80:	465b      	mov	r3, fp
 8006d82:	2205      	movs	r2, #5
 8006d84:	4648      	mov	r0, r9
 8006d86:	f000 fc39 	bl	80075fc <__multadd>
 8006d8a:	4601      	mov	r1, r0
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	9802      	ldr	r0, [sp, #8]
 8006d90:	f000 fe44 	bl	8007a1c <__mcmp>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	f77f ada3 	ble.w	80068e0 <_dtoa_r+0x490>
 8006d9a:	4656      	mov	r6, sl
 8006d9c:	2331      	movs	r3, #49	@ 0x31
 8006d9e:	f806 3b01 	strb.w	r3, [r6], #1
 8006da2:	f108 0801 	add.w	r8, r8, #1
 8006da6:	e59f      	b.n	80068e8 <_dtoa_r+0x498>
 8006da8:	9c03      	ldr	r4, [sp, #12]
 8006daa:	46b8      	mov	r8, r7
 8006dac:	4625      	mov	r5, r4
 8006dae:	e7f4      	b.n	8006d9a <_dtoa_r+0x94a>
 8006db0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006db4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 8101 	beq.w	8006fbe <_dtoa_r+0xb6e>
 8006dbc:	2e00      	cmp	r6, #0
 8006dbe:	dd05      	ble.n	8006dcc <_dtoa_r+0x97c>
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4632      	mov	r2, r6
 8006dc4:	4648      	mov	r0, r9
 8006dc6:	f000 fdbd 	bl	8007944 <__lshift>
 8006dca:	4605      	mov	r5, r0
 8006dcc:	9b08      	ldr	r3, [sp, #32]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d05c      	beq.n	8006e8c <_dtoa_r+0xa3c>
 8006dd2:	6869      	ldr	r1, [r5, #4]
 8006dd4:	4648      	mov	r0, r9
 8006dd6:	f000 fbaf 	bl	8007538 <_Balloc>
 8006dda:	4606      	mov	r6, r0
 8006ddc:	b928      	cbnz	r0, 8006dea <_dtoa_r+0x99a>
 8006dde:	4b82      	ldr	r3, [pc, #520]	@ (8006fe8 <_dtoa_r+0xb98>)
 8006de0:	4602      	mov	r2, r0
 8006de2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006de6:	f7ff bb4a 	b.w	800647e <_dtoa_r+0x2e>
 8006dea:	692a      	ldr	r2, [r5, #16]
 8006dec:	3202      	adds	r2, #2
 8006dee:	0092      	lsls	r2, r2, #2
 8006df0:	f105 010c 	add.w	r1, r5, #12
 8006df4:	300c      	adds	r0, #12
 8006df6:	f001 f8cb 	bl	8007f90 <memcpy>
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4648      	mov	r0, r9
 8006e00:	f000 fda0 	bl	8007944 <__lshift>
 8006e04:	f10a 0301 	add.w	r3, sl, #1
 8006e08:	9300      	str	r3, [sp, #0]
 8006e0a:	eb0a 030b 	add.w	r3, sl, fp
 8006e0e:	9308      	str	r3, [sp, #32]
 8006e10:	9b04      	ldr	r3, [sp, #16]
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	462f      	mov	r7, r5
 8006e18:	9306      	str	r3, [sp, #24]
 8006e1a:	4605      	mov	r5, r0
 8006e1c:	9b00      	ldr	r3, [sp, #0]
 8006e1e:	9802      	ldr	r0, [sp, #8]
 8006e20:	4621      	mov	r1, r4
 8006e22:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006e26:	f7ff fa8b 	bl	8006340 <quorem>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	3330      	adds	r3, #48	@ 0x30
 8006e2e:	9003      	str	r0, [sp, #12]
 8006e30:	4639      	mov	r1, r7
 8006e32:	9802      	ldr	r0, [sp, #8]
 8006e34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e36:	f000 fdf1 	bl	8007a1c <__mcmp>
 8006e3a:	462a      	mov	r2, r5
 8006e3c:	9004      	str	r0, [sp, #16]
 8006e3e:	4621      	mov	r1, r4
 8006e40:	4648      	mov	r0, r9
 8006e42:	f000 fe07 	bl	8007a54 <__mdiff>
 8006e46:	68c2      	ldr	r2, [r0, #12]
 8006e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	bb02      	cbnz	r2, 8006e90 <_dtoa_r+0xa40>
 8006e4e:	4601      	mov	r1, r0
 8006e50:	9802      	ldr	r0, [sp, #8]
 8006e52:	f000 fde3 	bl	8007a1c <__mcmp>
 8006e56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e58:	4602      	mov	r2, r0
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4648      	mov	r0, r9
 8006e5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006e60:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e62:	f000 fba9 	bl	80075b8 <_Bfree>
 8006e66:	9b07      	ldr	r3, [sp, #28]
 8006e68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e6a:	9e00      	ldr	r6, [sp, #0]
 8006e6c:	ea42 0103 	orr.w	r1, r2, r3
 8006e70:	9b06      	ldr	r3, [sp, #24]
 8006e72:	4319      	orrs	r1, r3
 8006e74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e76:	d10d      	bne.n	8006e94 <_dtoa_r+0xa44>
 8006e78:	2b39      	cmp	r3, #57	@ 0x39
 8006e7a:	d027      	beq.n	8006ecc <_dtoa_r+0xa7c>
 8006e7c:	9a04      	ldr	r2, [sp, #16]
 8006e7e:	2a00      	cmp	r2, #0
 8006e80:	dd01      	ble.n	8006e86 <_dtoa_r+0xa36>
 8006e82:	9b03      	ldr	r3, [sp, #12]
 8006e84:	3331      	adds	r3, #49	@ 0x31
 8006e86:	f88b 3000 	strb.w	r3, [fp]
 8006e8a:	e52e      	b.n	80068ea <_dtoa_r+0x49a>
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	e7b9      	b.n	8006e04 <_dtoa_r+0x9b4>
 8006e90:	2201      	movs	r2, #1
 8006e92:	e7e2      	b.n	8006e5a <_dtoa_r+0xa0a>
 8006e94:	9904      	ldr	r1, [sp, #16]
 8006e96:	2900      	cmp	r1, #0
 8006e98:	db04      	blt.n	8006ea4 <_dtoa_r+0xa54>
 8006e9a:	9807      	ldr	r0, [sp, #28]
 8006e9c:	4301      	orrs	r1, r0
 8006e9e:	9806      	ldr	r0, [sp, #24]
 8006ea0:	4301      	orrs	r1, r0
 8006ea2:	d120      	bne.n	8006ee6 <_dtoa_r+0xa96>
 8006ea4:	2a00      	cmp	r2, #0
 8006ea6:	ddee      	ble.n	8006e86 <_dtoa_r+0xa36>
 8006ea8:	9902      	ldr	r1, [sp, #8]
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	2201      	movs	r2, #1
 8006eae:	4648      	mov	r0, r9
 8006eb0:	f000 fd48 	bl	8007944 <__lshift>
 8006eb4:	4621      	mov	r1, r4
 8006eb6:	9002      	str	r0, [sp, #8]
 8006eb8:	f000 fdb0 	bl	8007a1c <__mcmp>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	9b00      	ldr	r3, [sp, #0]
 8006ec0:	dc02      	bgt.n	8006ec8 <_dtoa_r+0xa78>
 8006ec2:	d1e0      	bne.n	8006e86 <_dtoa_r+0xa36>
 8006ec4:	07da      	lsls	r2, r3, #31
 8006ec6:	d5de      	bpl.n	8006e86 <_dtoa_r+0xa36>
 8006ec8:	2b39      	cmp	r3, #57	@ 0x39
 8006eca:	d1da      	bne.n	8006e82 <_dtoa_r+0xa32>
 8006ecc:	2339      	movs	r3, #57	@ 0x39
 8006ece:	f88b 3000 	strb.w	r3, [fp]
 8006ed2:	4633      	mov	r3, r6
 8006ed4:	461e      	mov	r6, r3
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006edc:	2a39      	cmp	r2, #57	@ 0x39
 8006ede:	d04e      	beq.n	8006f7e <_dtoa_r+0xb2e>
 8006ee0:	3201      	adds	r2, #1
 8006ee2:	701a      	strb	r2, [r3, #0]
 8006ee4:	e501      	b.n	80068ea <_dtoa_r+0x49a>
 8006ee6:	2a00      	cmp	r2, #0
 8006ee8:	dd03      	ble.n	8006ef2 <_dtoa_r+0xaa2>
 8006eea:	2b39      	cmp	r3, #57	@ 0x39
 8006eec:	d0ee      	beq.n	8006ecc <_dtoa_r+0xa7c>
 8006eee:	3301      	adds	r3, #1
 8006ef0:	e7c9      	b.n	8006e86 <_dtoa_r+0xa36>
 8006ef2:	9a00      	ldr	r2, [sp, #0]
 8006ef4:	9908      	ldr	r1, [sp, #32]
 8006ef6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006efa:	428a      	cmp	r2, r1
 8006efc:	d028      	beq.n	8006f50 <_dtoa_r+0xb00>
 8006efe:	9902      	ldr	r1, [sp, #8]
 8006f00:	2300      	movs	r3, #0
 8006f02:	220a      	movs	r2, #10
 8006f04:	4648      	mov	r0, r9
 8006f06:	f000 fb79 	bl	80075fc <__multadd>
 8006f0a:	42af      	cmp	r7, r5
 8006f0c:	9002      	str	r0, [sp, #8]
 8006f0e:	f04f 0300 	mov.w	r3, #0
 8006f12:	f04f 020a 	mov.w	r2, #10
 8006f16:	4639      	mov	r1, r7
 8006f18:	4648      	mov	r0, r9
 8006f1a:	d107      	bne.n	8006f2c <_dtoa_r+0xadc>
 8006f1c:	f000 fb6e 	bl	80075fc <__multadd>
 8006f20:	4607      	mov	r7, r0
 8006f22:	4605      	mov	r5, r0
 8006f24:	9b00      	ldr	r3, [sp, #0]
 8006f26:	3301      	adds	r3, #1
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	e777      	b.n	8006e1c <_dtoa_r+0x9cc>
 8006f2c:	f000 fb66 	bl	80075fc <__multadd>
 8006f30:	4629      	mov	r1, r5
 8006f32:	4607      	mov	r7, r0
 8006f34:	2300      	movs	r3, #0
 8006f36:	220a      	movs	r2, #10
 8006f38:	4648      	mov	r0, r9
 8006f3a:	f000 fb5f 	bl	80075fc <__multadd>
 8006f3e:	4605      	mov	r5, r0
 8006f40:	e7f0      	b.n	8006f24 <_dtoa_r+0xad4>
 8006f42:	f1bb 0f00 	cmp.w	fp, #0
 8006f46:	bfcc      	ite	gt
 8006f48:	465e      	movgt	r6, fp
 8006f4a:	2601      	movle	r6, #1
 8006f4c:	4456      	add	r6, sl
 8006f4e:	2700      	movs	r7, #0
 8006f50:	9902      	ldr	r1, [sp, #8]
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	2201      	movs	r2, #1
 8006f56:	4648      	mov	r0, r9
 8006f58:	f000 fcf4 	bl	8007944 <__lshift>
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	9002      	str	r0, [sp, #8]
 8006f60:	f000 fd5c 	bl	8007a1c <__mcmp>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	dcb4      	bgt.n	8006ed2 <_dtoa_r+0xa82>
 8006f68:	d102      	bne.n	8006f70 <_dtoa_r+0xb20>
 8006f6a:	9b00      	ldr	r3, [sp, #0]
 8006f6c:	07db      	lsls	r3, r3, #31
 8006f6e:	d4b0      	bmi.n	8006ed2 <_dtoa_r+0xa82>
 8006f70:	4633      	mov	r3, r6
 8006f72:	461e      	mov	r6, r3
 8006f74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f78:	2a30      	cmp	r2, #48	@ 0x30
 8006f7a:	d0fa      	beq.n	8006f72 <_dtoa_r+0xb22>
 8006f7c:	e4b5      	b.n	80068ea <_dtoa_r+0x49a>
 8006f7e:	459a      	cmp	sl, r3
 8006f80:	d1a8      	bne.n	8006ed4 <_dtoa_r+0xa84>
 8006f82:	2331      	movs	r3, #49	@ 0x31
 8006f84:	f108 0801 	add.w	r8, r8, #1
 8006f88:	f88a 3000 	strb.w	r3, [sl]
 8006f8c:	e4ad      	b.n	80068ea <_dtoa_r+0x49a>
 8006f8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006fec <_dtoa_r+0xb9c>
 8006f94:	b11b      	cbz	r3, 8006f9e <_dtoa_r+0xb4e>
 8006f96:	f10a 0308 	add.w	r3, sl, #8
 8006f9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006f9c:	6013      	str	r3, [r2, #0]
 8006f9e:	4650      	mov	r0, sl
 8006fa0:	b017      	add	sp, #92	@ 0x5c
 8006fa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa6:	9b07      	ldr	r3, [sp, #28]
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	f77f ae2e 	ble.w	8006c0a <_dtoa_r+0x7ba>
 8006fae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fb0:	9308      	str	r3, [sp, #32]
 8006fb2:	2001      	movs	r0, #1
 8006fb4:	e64d      	b.n	8006c52 <_dtoa_r+0x802>
 8006fb6:	f1bb 0f00 	cmp.w	fp, #0
 8006fba:	f77f aed9 	ble.w	8006d70 <_dtoa_r+0x920>
 8006fbe:	4656      	mov	r6, sl
 8006fc0:	9802      	ldr	r0, [sp, #8]
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	f7ff f9bc 	bl	8006340 <quorem>
 8006fc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006fcc:	f806 3b01 	strb.w	r3, [r6], #1
 8006fd0:	eba6 020a 	sub.w	r2, r6, sl
 8006fd4:	4593      	cmp	fp, r2
 8006fd6:	ddb4      	ble.n	8006f42 <_dtoa_r+0xaf2>
 8006fd8:	9902      	ldr	r1, [sp, #8]
 8006fda:	2300      	movs	r3, #0
 8006fdc:	220a      	movs	r2, #10
 8006fde:	4648      	mov	r0, r9
 8006fe0:	f000 fb0c 	bl	80075fc <__multadd>
 8006fe4:	9002      	str	r0, [sp, #8]
 8006fe6:	e7eb      	b.n	8006fc0 <_dtoa_r+0xb70>
 8006fe8:	08008378 	.word	0x08008378
 8006fec:	080082fc 	.word	0x080082fc

08006ff0 <__sfputc_r>:
 8006ff0:	6893      	ldr	r3, [r2, #8]
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	b410      	push	{r4}
 8006ff8:	6093      	str	r3, [r2, #8]
 8006ffa:	da08      	bge.n	800700e <__sfputc_r+0x1e>
 8006ffc:	6994      	ldr	r4, [r2, #24]
 8006ffe:	42a3      	cmp	r3, r4
 8007000:	db01      	blt.n	8007006 <__sfputc_r+0x16>
 8007002:	290a      	cmp	r1, #10
 8007004:	d103      	bne.n	800700e <__sfputc_r+0x1e>
 8007006:	f85d 4b04 	ldr.w	r4, [sp], #4
 800700a:	f000 be52 	b.w	8007cb2 <__swbuf_r>
 800700e:	6813      	ldr	r3, [r2, #0]
 8007010:	1c58      	adds	r0, r3, #1
 8007012:	6010      	str	r0, [r2, #0]
 8007014:	7019      	strb	r1, [r3, #0]
 8007016:	4608      	mov	r0, r1
 8007018:	f85d 4b04 	ldr.w	r4, [sp], #4
 800701c:	4770      	bx	lr

0800701e <__sfputs_r>:
 800701e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007020:	4606      	mov	r6, r0
 8007022:	460f      	mov	r7, r1
 8007024:	4614      	mov	r4, r2
 8007026:	18d5      	adds	r5, r2, r3
 8007028:	42ac      	cmp	r4, r5
 800702a:	d101      	bne.n	8007030 <__sfputs_r+0x12>
 800702c:	2000      	movs	r0, #0
 800702e:	e007      	b.n	8007040 <__sfputs_r+0x22>
 8007030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007034:	463a      	mov	r2, r7
 8007036:	4630      	mov	r0, r6
 8007038:	f7ff ffda 	bl	8006ff0 <__sfputc_r>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d1f3      	bne.n	8007028 <__sfputs_r+0xa>
 8007040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007044 <_vfiprintf_r>:
 8007044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007048:	460d      	mov	r5, r1
 800704a:	b09d      	sub	sp, #116	@ 0x74
 800704c:	4614      	mov	r4, r2
 800704e:	4698      	mov	r8, r3
 8007050:	4606      	mov	r6, r0
 8007052:	b118      	cbz	r0, 800705c <_vfiprintf_r+0x18>
 8007054:	6a03      	ldr	r3, [r0, #32]
 8007056:	b90b      	cbnz	r3, 800705c <_vfiprintf_r+0x18>
 8007058:	f7ff f892 	bl	8006180 <__sinit>
 800705c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800705e:	07d9      	lsls	r1, r3, #31
 8007060:	d405      	bmi.n	800706e <_vfiprintf_r+0x2a>
 8007062:	89ab      	ldrh	r3, [r5, #12]
 8007064:	059a      	lsls	r2, r3, #22
 8007066:	d402      	bmi.n	800706e <_vfiprintf_r+0x2a>
 8007068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800706a:	f7ff f962 	bl	8006332 <__retarget_lock_acquire_recursive>
 800706e:	89ab      	ldrh	r3, [r5, #12]
 8007070:	071b      	lsls	r3, r3, #28
 8007072:	d501      	bpl.n	8007078 <_vfiprintf_r+0x34>
 8007074:	692b      	ldr	r3, [r5, #16]
 8007076:	b99b      	cbnz	r3, 80070a0 <_vfiprintf_r+0x5c>
 8007078:	4629      	mov	r1, r5
 800707a:	4630      	mov	r0, r6
 800707c:	f000 fe58 	bl	8007d30 <__swsetup_r>
 8007080:	b170      	cbz	r0, 80070a0 <_vfiprintf_r+0x5c>
 8007082:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007084:	07dc      	lsls	r4, r3, #31
 8007086:	d504      	bpl.n	8007092 <_vfiprintf_r+0x4e>
 8007088:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800708c:	b01d      	add	sp, #116	@ 0x74
 800708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007092:	89ab      	ldrh	r3, [r5, #12]
 8007094:	0598      	lsls	r0, r3, #22
 8007096:	d4f7      	bmi.n	8007088 <_vfiprintf_r+0x44>
 8007098:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800709a:	f7ff f94b 	bl	8006334 <__retarget_lock_release_recursive>
 800709e:	e7f3      	b.n	8007088 <_vfiprintf_r+0x44>
 80070a0:	2300      	movs	r3, #0
 80070a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80070a4:	2320      	movs	r3, #32
 80070a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80070ae:	2330      	movs	r3, #48	@ 0x30
 80070b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007260 <_vfiprintf_r+0x21c>
 80070b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070b8:	f04f 0901 	mov.w	r9, #1
 80070bc:	4623      	mov	r3, r4
 80070be:	469a      	mov	sl, r3
 80070c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070c4:	b10a      	cbz	r2, 80070ca <_vfiprintf_r+0x86>
 80070c6:	2a25      	cmp	r2, #37	@ 0x25
 80070c8:	d1f9      	bne.n	80070be <_vfiprintf_r+0x7a>
 80070ca:	ebba 0b04 	subs.w	fp, sl, r4
 80070ce:	d00b      	beq.n	80070e8 <_vfiprintf_r+0xa4>
 80070d0:	465b      	mov	r3, fp
 80070d2:	4622      	mov	r2, r4
 80070d4:	4629      	mov	r1, r5
 80070d6:	4630      	mov	r0, r6
 80070d8:	f7ff ffa1 	bl	800701e <__sfputs_r>
 80070dc:	3001      	adds	r0, #1
 80070de:	f000 80a7 	beq.w	8007230 <_vfiprintf_r+0x1ec>
 80070e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070e4:	445a      	add	r2, fp
 80070e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80070e8:	f89a 3000 	ldrb.w	r3, [sl]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 809f 	beq.w	8007230 <_vfiprintf_r+0x1ec>
 80070f2:	2300      	movs	r3, #0
 80070f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070fc:	f10a 0a01 	add.w	sl, sl, #1
 8007100:	9304      	str	r3, [sp, #16]
 8007102:	9307      	str	r3, [sp, #28]
 8007104:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007108:	931a      	str	r3, [sp, #104]	@ 0x68
 800710a:	4654      	mov	r4, sl
 800710c:	2205      	movs	r2, #5
 800710e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007112:	4853      	ldr	r0, [pc, #332]	@ (8007260 <_vfiprintf_r+0x21c>)
 8007114:	f7f9 f85c 	bl	80001d0 <memchr>
 8007118:	9a04      	ldr	r2, [sp, #16]
 800711a:	b9d8      	cbnz	r0, 8007154 <_vfiprintf_r+0x110>
 800711c:	06d1      	lsls	r1, r2, #27
 800711e:	bf44      	itt	mi
 8007120:	2320      	movmi	r3, #32
 8007122:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007126:	0713      	lsls	r3, r2, #28
 8007128:	bf44      	itt	mi
 800712a:	232b      	movmi	r3, #43	@ 0x2b
 800712c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007130:	f89a 3000 	ldrb.w	r3, [sl]
 8007134:	2b2a      	cmp	r3, #42	@ 0x2a
 8007136:	d015      	beq.n	8007164 <_vfiprintf_r+0x120>
 8007138:	9a07      	ldr	r2, [sp, #28]
 800713a:	4654      	mov	r4, sl
 800713c:	2000      	movs	r0, #0
 800713e:	f04f 0c0a 	mov.w	ip, #10
 8007142:	4621      	mov	r1, r4
 8007144:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007148:	3b30      	subs	r3, #48	@ 0x30
 800714a:	2b09      	cmp	r3, #9
 800714c:	d94b      	bls.n	80071e6 <_vfiprintf_r+0x1a2>
 800714e:	b1b0      	cbz	r0, 800717e <_vfiprintf_r+0x13a>
 8007150:	9207      	str	r2, [sp, #28]
 8007152:	e014      	b.n	800717e <_vfiprintf_r+0x13a>
 8007154:	eba0 0308 	sub.w	r3, r0, r8
 8007158:	fa09 f303 	lsl.w	r3, r9, r3
 800715c:	4313      	orrs	r3, r2
 800715e:	9304      	str	r3, [sp, #16]
 8007160:	46a2      	mov	sl, r4
 8007162:	e7d2      	b.n	800710a <_vfiprintf_r+0xc6>
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	1d19      	adds	r1, r3, #4
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	9103      	str	r1, [sp, #12]
 800716c:	2b00      	cmp	r3, #0
 800716e:	bfbb      	ittet	lt
 8007170:	425b      	neglt	r3, r3
 8007172:	f042 0202 	orrlt.w	r2, r2, #2
 8007176:	9307      	strge	r3, [sp, #28]
 8007178:	9307      	strlt	r3, [sp, #28]
 800717a:	bfb8      	it	lt
 800717c:	9204      	strlt	r2, [sp, #16]
 800717e:	7823      	ldrb	r3, [r4, #0]
 8007180:	2b2e      	cmp	r3, #46	@ 0x2e
 8007182:	d10a      	bne.n	800719a <_vfiprintf_r+0x156>
 8007184:	7863      	ldrb	r3, [r4, #1]
 8007186:	2b2a      	cmp	r3, #42	@ 0x2a
 8007188:	d132      	bne.n	80071f0 <_vfiprintf_r+0x1ac>
 800718a:	9b03      	ldr	r3, [sp, #12]
 800718c:	1d1a      	adds	r2, r3, #4
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	9203      	str	r2, [sp, #12]
 8007192:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007196:	3402      	adds	r4, #2
 8007198:	9305      	str	r3, [sp, #20]
 800719a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007270 <_vfiprintf_r+0x22c>
 800719e:	7821      	ldrb	r1, [r4, #0]
 80071a0:	2203      	movs	r2, #3
 80071a2:	4650      	mov	r0, sl
 80071a4:	f7f9 f814 	bl	80001d0 <memchr>
 80071a8:	b138      	cbz	r0, 80071ba <_vfiprintf_r+0x176>
 80071aa:	9b04      	ldr	r3, [sp, #16]
 80071ac:	eba0 000a 	sub.w	r0, r0, sl
 80071b0:	2240      	movs	r2, #64	@ 0x40
 80071b2:	4082      	lsls	r2, r0
 80071b4:	4313      	orrs	r3, r2
 80071b6:	3401      	adds	r4, #1
 80071b8:	9304      	str	r3, [sp, #16]
 80071ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071be:	4829      	ldr	r0, [pc, #164]	@ (8007264 <_vfiprintf_r+0x220>)
 80071c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071c4:	2206      	movs	r2, #6
 80071c6:	f7f9 f803 	bl	80001d0 <memchr>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d03f      	beq.n	800724e <_vfiprintf_r+0x20a>
 80071ce:	4b26      	ldr	r3, [pc, #152]	@ (8007268 <_vfiprintf_r+0x224>)
 80071d0:	bb1b      	cbnz	r3, 800721a <_vfiprintf_r+0x1d6>
 80071d2:	9b03      	ldr	r3, [sp, #12]
 80071d4:	3307      	adds	r3, #7
 80071d6:	f023 0307 	bic.w	r3, r3, #7
 80071da:	3308      	adds	r3, #8
 80071dc:	9303      	str	r3, [sp, #12]
 80071de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e0:	443b      	add	r3, r7
 80071e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80071e4:	e76a      	b.n	80070bc <_vfiprintf_r+0x78>
 80071e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80071ea:	460c      	mov	r4, r1
 80071ec:	2001      	movs	r0, #1
 80071ee:	e7a8      	b.n	8007142 <_vfiprintf_r+0xfe>
 80071f0:	2300      	movs	r3, #0
 80071f2:	3401      	adds	r4, #1
 80071f4:	9305      	str	r3, [sp, #20]
 80071f6:	4619      	mov	r1, r3
 80071f8:	f04f 0c0a 	mov.w	ip, #10
 80071fc:	4620      	mov	r0, r4
 80071fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007202:	3a30      	subs	r2, #48	@ 0x30
 8007204:	2a09      	cmp	r2, #9
 8007206:	d903      	bls.n	8007210 <_vfiprintf_r+0x1cc>
 8007208:	2b00      	cmp	r3, #0
 800720a:	d0c6      	beq.n	800719a <_vfiprintf_r+0x156>
 800720c:	9105      	str	r1, [sp, #20]
 800720e:	e7c4      	b.n	800719a <_vfiprintf_r+0x156>
 8007210:	fb0c 2101 	mla	r1, ip, r1, r2
 8007214:	4604      	mov	r4, r0
 8007216:	2301      	movs	r3, #1
 8007218:	e7f0      	b.n	80071fc <_vfiprintf_r+0x1b8>
 800721a:	ab03      	add	r3, sp, #12
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	462a      	mov	r2, r5
 8007220:	4b12      	ldr	r3, [pc, #72]	@ (800726c <_vfiprintf_r+0x228>)
 8007222:	a904      	add	r1, sp, #16
 8007224:	4630      	mov	r0, r6
 8007226:	f7fe fb69 	bl	80058fc <_printf_float>
 800722a:	4607      	mov	r7, r0
 800722c:	1c78      	adds	r0, r7, #1
 800722e:	d1d6      	bne.n	80071de <_vfiprintf_r+0x19a>
 8007230:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007232:	07d9      	lsls	r1, r3, #31
 8007234:	d405      	bmi.n	8007242 <_vfiprintf_r+0x1fe>
 8007236:	89ab      	ldrh	r3, [r5, #12]
 8007238:	059a      	lsls	r2, r3, #22
 800723a:	d402      	bmi.n	8007242 <_vfiprintf_r+0x1fe>
 800723c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800723e:	f7ff f879 	bl	8006334 <__retarget_lock_release_recursive>
 8007242:	89ab      	ldrh	r3, [r5, #12]
 8007244:	065b      	lsls	r3, r3, #25
 8007246:	f53f af1f 	bmi.w	8007088 <_vfiprintf_r+0x44>
 800724a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800724c:	e71e      	b.n	800708c <_vfiprintf_r+0x48>
 800724e:	ab03      	add	r3, sp, #12
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	462a      	mov	r2, r5
 8007254:	4b05      	ldr	r3, [pc, #20]	@ (800726c <_vfiprintf_r+0x228>)
 8007256:	a904      	add	r1, sp, #16
 8007258:	4630      	mov	r0, r6
 800725a:	f7fe fde7 	bl	8005e2c <_printf_i>
 800725e:	e7e4      	b.n	800722a <_vfiprintf_r+0x1e6>
 8007260:	08008389 	.word	0x08008389
 8007264:	08008393 	.word	0x08008393
 8007268:	080058fd 	.word	0x080058fd
 800726c:	0800701f 	.word	0x0800701f
 8007270:	0800838f 	.word	0x0800838f

08007274 <malloc>:
 8007274:	4b02      	ldr	r3, [pc, #8]	@ (8007280 <malloc+0xc>)
 8007276:	4601      	mov	r1, r0
 8007278:	6818      	ldr	r0, [r3, #0]
 800727a:	f000 b825 	b.w	80072c8 <_malloc_r>
 800727e:	bf00      	nop
 8007280:	20000018 	.word	0x20000018

08007284 <sbrk_aligned>:
 8007284:	b570      	push	{r4, r5, r6, lr}
 8007286:	4e0f      	ldr	r6, [pc, #60]	@ (80072c4 <sbrk_aligned+0x40>)
 8007288:	460c      	mov	r4, r1
 800728a:	6831      	ldr	r1, [r6, #0]
 800728c:	4605      	mov	r5, r0
 800728e:	b911      	cbnz	r1, 8007296 <sbrk_aligned+0x12>
 8007290:	f000 fe3a 	bl	8007f08 <_sbrk_r>
 8007294:	6030      	str	r0, [r6, #0]
 8007296:	4621      	mov	r1, r4
 8007298:	4628      	mov	r0, r5
 800729a:	f000 fe35 	bl	8007f08 <_sbrk_r>
 800729e:	1c43      	adds	r3, r0, #1
 80072a0:	d103      	bne.n	80072aa <sbrk_aligned+0x26>
 80072a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80072a6:	4620      	mov	r0, r4
 80072a8:	bd70      	pop	{r4, r5, r6, pc}
 80072aa:	1cc4      	adds	r4, r0, #3
 80072ac:	f024 0403 	bic.w	r4, r4, #3
 80072b0:	42a0      	cmp	r0, r4
 80072b2:	d0f8      	beq.n	80072a6 <sbrk_aligned+0x22>
 80072b4:	1a21      	subs	r1, r4, r0
 80072b6:	4628      	mov	r0, r5
 80072b8:	f000 fe26 	bl	8007f08 <_sbrk_r>
 80072bc:	3001      	adds	r0, #1
 80072be:	d1f2      	bne.n	80072a6 <sbrk_aligned+0x22>
 80072c0:	e7ef      	b.n	80072a2 <sbrk_aligned+0x1e>
 80072c2:	bf00      	nop
 80072c4:	2000a184 	.word	0x2000a184

080072c8 <_malloc_r>:
 80072c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072cc:	1ccd      	adds	r5, r1, #3
 80072ce:	f025 0503 	bic.w	r5, r5, #3
 80072d2:	3508      	adds	r5, #8
 80072d4:	2d0c      	cmp	r5, #12
 80072d6:	bf38      	it	cc
 80072d8:	250c      	movcc	r5, #12
 80072da:	2d00      	cmp	r5, #0
 80072dc:	4606      	mov	r6, r0
 80072de:	db01      	blt.n	80072e4 <_malloc_r+0x1c>
 80072e0:	42a9      	cmp	r1, r5
 80072e2:	d904      	bls.n	80072ee <_malloc_r+0x26>
 80072e4:	230c      	movs	r3, #12
 80072e6:	6033      	str	r3, [r6, #0]
 80072e8:	2000      	movs	r0, #0
 80072ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80073c4 <_malloc_r+0xfc>
 80072f2:	f000 f915 	bl	8007520 <__malloc_lock>
 80072f6:	f8d8 3000 	ldr.w	r3, [r8]
 80072fa:	461c      	mov	r4, r3
 80072fc:	bb44      	cbnz	r4, 8007350 <_malloc_r+0x88>
 80072fe:	4629      	mov	r1, r5
 8007300:	4630      	mov	r0, r6
 8007302:	f7ff ffbf 	bl	8007284 <sbrk_aligned>
 8007306:	1c43      	adds	r3, r0, #1
 8007308:	4604      	mov	r4, r0
 800730a:	d158      	bne.n	80073be <_malloc_r+0xf6>
 800730c:	f8d8 4000 	ldr.w	r4, [r8]
 8007310:	4627      	mov	r7, r4
 8007312:	2f00      	cmp	r7, #0
 8007314:	d143      	bne.n	800739e <_malloc_r+0xd6>
 8007316:	2c00      	cmp	r4, #0
 8007318:	d04b      	beq.n	80073b2 <_malloc_r+0xea>
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	4639      	mov	r1, r7
 800731e:	4630      	mov	r0, r6
 8007320:	eb04 0903 	add.w	r9, r4, r3
 8007324:	f000 fdf0 	bl	8007f08 <_sbrk_r>
 8007328:	4581      	cmp	r9, r0
 800732a:	d142      	bne.n	80073b2 <_malloc_r+0xea>
 800732c:	6821      	ldr	r1, [r4, #0]
 800732e:	1a6d      	subs	r5, r5, r1
 8007330:	4629      	mov	r1, r5
 8007332:	4630      	mov	r0, r6
 8007334:	f7ff ffa6 	bl	8007284 <sbrk_aligned>
 8007338:	3001      	adds	r0, #1
 800733a:	d03a      	beq.n	80073b2 <_malloc_r+0xea>
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	442b      	add	r3, r5
 8007340:	6023      	str	r3, [r4, #0]
 8007342:	f8d8 3000 	ldr.w	r3, [r8]
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	bb62      	cbnz	r2, 80073a4 <_malloc_r+0xdc>
 800734a:	f8c8 7000 	str.w	r7, [r8]
 800734e:	e00f      	b.n	8007370 <_malloc_r+0xa8>
 8007350:	6822      	ldr	r2, [r4, #0]
 8007352:	1b52      	subs	r2, r2, r5
 8007354:	d420      	bmi.n	8007398 <_malloc_r+0xd0>
 8007356:	2a0b      	cmp	r2, #11
 8007358:	d917      	bls.n	800738a <_malloc_r+0xc2>
 800735a:	1961      	adds	r1, r4, r5
 800735c:	42a3      	cmp	r3, r4
 800735e:	6025      	str	r5, [r4, #0]
 8007360:	bf18      	it	ne
 8007362:	6059      	strne	r1, [r3, #4]
 8007364:	6863      	ldr	r3, [r4, #4]
 8007366:	bf08      	it	eq
 8007368:	f8c8 1000 	streq.w	r1, [r8]
 800736c:	5162      	str	r2, [r4, r5]
 800736e:	604b      	str	r3, [r1, #4]
 8007370:	4630      	mov	r0, r6
 8007372:	f000 f8db 	bl	800752c <__malloc_unlock>
 8007376:	f104 000b 	add.w	r0, r4, #11
 800737a:	1d23      	adds	r3, r4, #4
 800737c:	f020 0007 	bic.w	r0, r0, #7
 8007380:	1ac2      	subs	r2, r0, r3
 8007382:	bf1c      	itt	ne
 8007384:	1a1b      	subne	r3, r3, r0
 8007386:	50a3      	strne	r3, [r4, r2]
 8007388:	e7af      	b.n	80072ea <_malloc_r+0x22>
 800738a:	6862      	ldr	r2, [r4, #4]
 800738c:	42a3      	cmp	r3, r4
 800738e:	bf0c      	ite	eq
 8007390:	f8c8 2000 	streq.w	r2, [r8]
 8007394:	605a      	strne	r2, [r3, #4]
 8007396:	e7eb      	b.n	8007370 <_malloc_r+0xa8>
 8007398:	4623      	mov	r3, r4
 800739a:	6864      	ldr	r4, [r4, #4]
 800739c:	e7ae      	b.n	80072fc <_malloc_r+0x34>
 800739e:	463c      	mov	r4, r7
 80073a0:	687f      	ldr	r7, [r7, #4]
 80073a2:	e7b6      	b.n	8007312 <_malloc_r+0x4a>
 80073a4:	461a      	mov	r2, r3
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	42a3      	cmp	r3, r4
 80073aa:	d1fb      	bne.n	80073a4 <_malloc_r+0xdc>
 80073ac:	2300      	movs	r3, #0
 80073ae:	6053      	str	r3, [r2, #4]
 80073b0:	e7de      	b.n	8007370 <_malloc_r+0xa8>
 80073b2:	230c      	movs	r3, #12
 80073b4:	6033      	str	r3, [r6, #0]
 80073b6:	4630      	mov	r0, r6
 80073b8:	f000 f8b8 	bl	800752c <__malloc_unlock>
 80073bc:	e794      	b.n	80072e8 <_malloc_r+0x20>
 80073be:	6005      	str	r5, [r0, #0]
 80073c0:	e7d6      	b.n	8007370 <_malloc_r+0xa8>
 80073c2:	bf00      	nop
 80073c4:	2000a188 	.word	0x2000a188

080073c8 <__sflush_r>:
 80073c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073d0:	0716      	lsls	r6, r2, #28
 80073d2:	4605      	mov	r5, r0
 80073d4:	460c      	mov	r4, r1
 80073d6:	d454      	bmi.n	8007482 <__sflush_r+0xba>
 80073d8:	684b      	ldr	r3, [r1, #4]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	dc02      	bgt.n	80073e4 <__sflush_r+0x1c>
 80073de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	dd48      	ble.n	8007476 <__sflush_r+0xae>
 80073e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80073e6:	2e00      	cmp	r6, #0
 80073e8:	d045      	beq.n	8007476 <__sflush_r+0xae>
 80073ea:	2300      	movs	r3, #0
 80073ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80073f0:	682f      	ldr	r7, [r5, #0]
 80073f2:	6a21      	ldr	r1, [r4, #32]
 80073f4:	602b      	str	r3, [r5, #0]
 80073f6:	d030      	beq.n	800745a <__sflush_r+0x92>
 80073f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80073fa:	89a3      	ldrh	r3, [r4, #12]
 80073fc:	0759      	lsls	r1, r3, #29
 80073fe:	d505      	bpl.n	800740c <__sflush_r+0x44>
 8007400:	6863      	ldr	r3, [r4, #4]
 8007402:	1ad2      	subs	r2, r2, r3
 8007404:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007406:	b10b      	cbz	r3, 800740c <__sflush_r+0x44>
 8007408:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800740a:	1ad2      	subs	r2, r2, r3
 800740c:	2300      	movs	r3, #0
 800740e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007410:	6a21      	ldr	r1, [r4, #32]
 8007412:	4628      	mov	r0, r5
 8007414:	47b0      	blx	r6
 8007416:	1c43      	adds	r3, r0, #1
 8007418:	89a3      	ldrh	r3, [r4, #12]
 800741a:	d106      	bne.n	800742a <__sflush_r+0x62>
 800741c:	6829      	ldr	r1, [r5, #0]
 800741e:	291d      	cmp	r1, #29
 8007420:	d82b      	bhi.n	800747a <__sflush_r+0xb2>
 8007422:	4a2a      	ldr	r2, [pc, #168]	@ (80074cc <__sflush_r+0x104>)
 8007424:	40ca      	lsrs	r2, r1
 8007426:	07d6      	lsls	r6, r2, #31
 8007428:	d527      	bpl.n	800747a <__sflush_r+0xb2>
 800742a:	2200      	movs	r2, #0
 800742c:	6062      	str	r2, [r4, #4]
 800742e:	04d9      	lsls	r1, r3, #19
 8007430:	6922      	ldr	r2, [r4, #16]
 8007432:	6022      	str	r2, [r4, #0]
 8007434:	d504      	bpl.n	8007440 <__sflush_r+0x78>
 8007436:	1c42      	adds	r2, r0, #1
 8007438:	d101      	bne.n	800743e <__sflush_r+0x76>
 800743a:	682b      	ldr	r3, [r5, #0]
 800743c:	b903      	cbnz	r3, 8007440 <__sflush_r+0x78>
 800743e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007440:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007442:	602f      	str	r7, [r5, #0]
 8007444:	b1b9      	cbz	r1, 8007476 <__sflush_r+0xae>
 8007446:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800744a:	4299      	cmp	r1, r3
 800744c:	d002      	beq.n	8007454 <__sflush_r+0x8c>
 800744e:	4628      	mov	r0, r5
 8007450:	f000 fdde 	bl	8008010 <_free_r>
 8007454:	2300      	movs	r3, #0
 8007456:	6363      	str	r3, [r4, #52]	@ 0x34
 8007458:	e00d      	b.n	8007476 <__sflush_r+0xae>
 800745a:	2301      	movs	r3, #1
 800745c:	4628      	mov	r0, r5
 800745e:	47b0      	blx	r6
 8007460:	4602      	mov	r2, r0
 8007462:	1c50      	adds	r0, r2, #1
 8007464:	d1c9      	bne.n	80073fa <__sflush_r+0x32>
 8007466:	682b      	ldr	r3, [r5, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d0c6      	beq.n	80073fa <__sflush_r+0x32>
 800746c:	2b1d      	cmp	r3, #29
 800746e:	d001      	beq.n	8007474 <__sflush_r+0xac>
 8007470:	2b16      	cmp	r3, #22
 8007472:	d11e      	bne.n	80074b2 <__sflush_r+0xea>
 8007474:	602f      	str	r7, [r5, #0]
 8007476:	2000      	movs	r0, #0
 8007478:	e022      	b.n	80074c0 <__sflush_r+0xf8>
 800747a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800747e:	b21b      	sxth	r3, r3
 8007480:	e01b      	b.n	80074ba <__sflush_r+0xf2>
 8007482:	690f      	ldr	r7, [r1, #16]
 8007484:	2f00      	cmp	r7, #0
 8007486:	d0f6      	beq.n	8007476 <__sflush_r+0xae>
 8007488:	0793      	lsls	r3, r2, #30
 800748a:	680e      	ldr	r6, [r1, #0]
 800748c:	bf08      	it	eq
 800748e:	694b      	ldreq	r3, [r1, #20]
 8007490:	600f      	str	r7, [r1, #0]
 8007492:	bf18      	it	ne
 8007494:	2300      	movne	r3, #0
 8007496:	eba6 0807 	sub.w	r8, r6, r7
 800749a:	608b      	str	r3, [r1, #8]
 800749c:	f1b8 0f00 	cmp.w	r8, #0
 80074a0:	dde9      	ble.n	8007476 <__sflush_r+0xae>
 80074a2:	6a21      	ldr	r1, [r4, #32]
 80074a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80074a6:	4643      	mov	r3, r8
 80074a8:	463a      	mov	r2, r7
 80074aa:	4628      	mov	r0, r5
 80074ac:	47b0      	blx	r6
 80074ae:	2800      	cmp	r0, #0
 80074b0:	dc08      	bgt.n	80074c4 <__sflush_r+0xfc>
 80074b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074c4:	4407      	add	r7, r0
 80074c6:	eba8 0800 	sub.w	r8, r8, r0
 80074ca:	e7e7      	b.n	800749c <__sflush_r+0xd4>
 80074cc:	20400001 	.word	0x20400001

080074d0 <_fflush_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	690b      	ldr	r3, [r1, #16]
 80074d4:	4605      	mov	r5, r0
 80074d6:	460c      	mov	r4, r1
 80074d8:	b913      	cbnz	r3, 80074e0 <_fflush_r+0x10>
 80074da:	2500      	movs	r5, #0
 80074dc:	4628      	mov	r0, r5
 80074de:	bd38      	pop	{r3, r4, r5, pc}
 80074e0:	b118      	cbz	r0, 80074ea <_fflush_r+0x1a>
 80074e2:	6a03      	ldr	r3, [r0, #32]
 80074e4:	b90b      	cbnz	r3, 80074ea <_fflush_r+0x1a>
 80074e6:	f7fe fe4b 	bl	8006180 <__sinit>
 80074ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d0f3      	beq.n	80074da <_fflush_r+0xa>
 80074f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80074f4:	07d0      	lsls	r0, r2, #31
 80074f6:	d404      	bmi.n	8007502 <_fflush_r+0x32>
 80074f8:	0599      	lsls	r1, r3, #22
 80074fa:	d402      	bmi.n	8007502 <_fflush_r+0x32>
 80074fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074fe:	f7fe ff18 	bl	8006332 <__retarget_lock_acquire_recursive>
 8007502:	4628      	mov	r0, r5
 8007504:	4621      	mov	r1, r4
 8007506:	f7ff ff5f 	bl	80073c8 <__sflush_r>
 800750a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800750c:	07da      	lsls	r2, r3, #31
 800750e:	4605      	mov	r5, r0
 8007510:	d4e4      	bmi.n	80074dc <_fflush_r+0xc>
 8007512:	89a3      	ldrh	r3, [r4, #12]
 8007514:	059b      	lsls	r3, r3, #22
 8007516:	d4e1      	bmi.n	80074dc <_fflush_r+0xc>
 8007518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800751a:	f7fe ff0b 	bl	8006334 <__retarget_lock_release_recursive>
 800751e:	e7dd      	b.n	80074dc <_fflush_r+0xc>

08007520 <__malloc_lock>:
 8007520:	4801      	ldr	r0, [pc, #4]	@ (8007528 <__malloc_lock+0x8>)
 8007522:	f7fe bf06 	b.w	8006332 <__retarget_lock_acquire_recursive>
 8007526:	bf00      	nop
 8007528:	2000a180 	.word	0x2000a180

0800752c <__malloc_unlock>:
 800752c:	4801      	ldr	r0, [pc, #4]	@ (8007534 <__malloc_unlock+0x8>)
 800752e:	f7fe bf01 	b.w	8006334 <__retarget_lock_release_recursive>
 8007532:	bf00      	nop
 8007534:	2000a180 	.word	0x2000a180

08007538 <_Balloc>:
 8007538:	b570      	push	{r4, r5, r6, lr}
 800753a:	69c6      	ldr	r6, [r0, #28]
 800753c:	4604      	mov	r4, r0
 800753e:	460d      	mov	r5, r1
 8007540:	b976      	cbnz	r6, 8007560 <_Balloc+0x28>
 8007542:	2010      	movs	r0, #16
 8007544:	f7ff fe96 	bl	8007274 <malloc>
 8007548:	4602      	mov	r2, r0
 800754a:	61e0      	str	r0, [r4, #28]
 800754c:	b920      	cbnz	r0, 8007558 <_Balloc+0x20>
 800754e:	4b18      	ldr	r3, [pc, #96]	@ (80075b0 <_Balloc+0x78>)
 8007550:	4818      	ldr	r0, [pc, #96]	@ (80075b4 <_Balloc+0x7c>)
 8007552:	216b      	movs	r1, #107	@ 0x6b
 8007554:	f000 fd2a 	bl	8007fac <__assert_func>
 8007558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800755c:	6006      	str	r6, [r0, #0]
 800755e:	60c6      	str	r6, [r0, #12]
 8007560:	69e6      	ldr	r6, [r4, #28]
 8007562:	68f3      	ldr	r3, [r6, #12]
 8007564:	b183      	cbz	r3, 8007588 <_Balloc+0x50>
 8007566:	69e3      	ldr	r3, [r4, #28]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800756e:	b9b8      	cbnz	r0, 80075a0 <_Balloc+0x68>
 8007570:	2101      	movs	r1, #1
 8007572:	fa01 f605 	lsl.w	r6, r1, r5
 8007576:	1d72      	adds	r2, r6, #5
 8007578:	0092      	lsls	r2, r2, #2
 800757a:	4620      	mov	r0, r4
 800757c:	f000 fd34 	bl	8007fe8 <_calloc_r>
 8007580:	b160      	cbz	r0, 800759c <_Balloc+0x64>
 8007582:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007586:	e00e      	b.n	80075a6 <_Balloc+0x6e>
 8007588:	2221      	movs	r2, #33	@ 0x21
 800758a:	2104      	movs	r1, #4
 800758c:	4620      	mov	r0, r4
 800758e:	f000 fd2b 	bl	8007fe8 <_calloc_r>
 8007592:	69e3      	ldr	r3, [r4, #28]
 8007594:	60f0      	str	r0, [r6, #12]
 8007596:	68db      	ldr	r3, [r3, #12]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1e4      	bne.n	8007566 <_Balloc+0x2e>
 800759c:	2000      	movs	r0, #0
 800759e:	bd70      	pop	{r4, r5, r6, pc}
 80075a0:	6802      	ldr	r2, [r0, #0]
 80075a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075a6:	2300      	movs	r3, #0
 80075a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075ac:	e7f7      	b.n	800759e <_Balloc+0x66>
 80075ae:	bf00      	nop
 80075b0:	08008309 	.word	0x08008309
 80075b4:	0800839a 	.word	0x0800839a

080075b8 <_Bfree>:
 80075b8:	b570      	push	{r4, r5, r6, lr}
 80075ba:	69c6      	ldr	r6, [r0, #28]
 80075bc:	4605      	mov	r5, r0
 80075be:	460c      	mov	r4, r1
 80075c0:	b976      	cbnz	r6, 80075e0 <_Bfree+0x28>
 80075c2:	2010      	movs	r0, #16
 80075c4:	f7ff fe56 	bl	8007274 <malloc>
 80075c8:	4602      	mov	r2, r0
 80075ca:	61e8      	str	r0, [r5, #28]
 80075cc:	b920      	cbnz	r0, 80075d8 <_Bfree+0x20>
 80075ce:	4b09      	ldr	r3, [pc, #36]	@ (80075f4 <_Bfree+0x3c>)
 80075d0:	4809      	ldr	r0, [pc, #36]	@ (80075f8 <_Bfree+0x40>)
 80075d2:	218f      	movs	r1, #143	@ 0x8f
 80075d4:	f000 fcea 	bl	8007fac <__assert_func>
 80075d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075dc:	6006      	str	r6, [r0, #0]
 80075de:	60c6      	str	r6, [r0, #12]
 80075e0:	b13c      	cbz	r4, 80075f2 <_Bfree+0x3a>
 80075e2:	69eb      	ldr	r3, [r5, #28]
 80075e4:	6862      	ldr	r2, [r4, #4]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075ec:	6021      	str	r1, [r4, #0]
 80075ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075f2:	bd70      	pop	{r4, r5, r6, pc}
 80075f4:	08008309 	.word	0x08008309
 80075f8:	0800839a 	.word	0x0800839a

080075fc <__multadd>:
 80075fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007600:	690d      	ldr	r5, [r1, #16]
 8007602:	4607      	mov	r7, r0
 8007604:	460c      	mov	r4, r1
 8007606:	461e      	mov	r6, r3
 8007608:	f101 0c14 	add.w	ip, r1, #20
 800760c:	2000      	movs	r0, #0
 800760e:	f8dc 3000 	ldr.w	r3, [ip]
 8007612:	b299      	uxth	r1, r3
 8007614:	fb02 6101 	mla	r1, r2, r1, r6
 8007618:	0c1e      	lsrs	r6, r3, #16
 800761a:	0c0b      	lsrs	r3, r1, #16
 800761c:	fb02 3306 	mla	r3, r2, r6, r3
 8007620:	b289      	uxth	r1, r1
 8007622:	3001      	adds	r0, #1
 8007624:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007628:	4285      	cmp	r5, r0
 800762a:	f84c 1b04 	str.w	r1, [ip], #4
 800762e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007632:	dcec      	bgt.n	800760e <__multadd+0x12>
 8007634:	b30e      	cbz	r6, 800767a <__multadd+0x7e>
 8007636:	68a3      	ldr	r3, [r4, #8]
 8007638:	42ab      	cmp	r3, r5
 800763a:	dc19      	bgt.n	8007670 <__multadd+0x74>
 800763c:	6861      	ldr	r1, [r4, #4]
 800763e:	4638      	mov	r0, r7
 8007640:	3101      	adds	r1, #1
 8007642:	f7ff ff79 	bl	8007538 <_Balloc>
 8007646:	4680      	mov	r8, r0
 8007648:	b928      	cbnz	r0, 8007656 <__multadd+0x5a>
 800764a:	4602      	mov	r2, r0
 800764c:	4b0c      	ldr	r3, [pc, #48]	@ (8007680 <__multadd+0x84>)
 800764e:	480d      	ldr	r0, [pc, #52]	@ (8007684 <__multadd+0x88>)
 8007650:	21ba      	movs	r1, #186	@ 0xba
 8007652:	f000 fcab 	bl	8007fac <__assert_func>
 8007656:	6922      	ldr	r2, [r4, #16]
 8007658:	3202      	adds	r2, #2
 800765a:	f104 010c 	add.w	r1, r4, #12
 800765e:	0092      	lsls	r2, r2, #2
 8007660:	300c      	adds	r0, #12
 8007662:	f000 fc95 	bl	8007f90 <memcpy>
 8007666:	4621      	mov	r1, r4
 8007668:	4638      	mov	r0, r7
 800766a:	f7ff ffa5 	bl	80075b8 <_Bfree>
 800766e:	4644      	mov	r4, r8
 8007670:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007674:	3501      	adds	r5, #1
 8007676:	615e      	str	r6, [r3, #20]
 8007678:	6125      	str	r5, [r4, #16]
 800767a:	4620      	mov	r0, r4
 800767c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007680:	08008378 	.word	0x08008378
 8007684:	0800839a 	.word	0x0800839a

08007688 <__hi0bits>:
 8007688:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800768c:	4603      	mov	r3, r0
 800768e:	bf36      	itet	cc
 8007690:	0403      	lslcc	r3, r0, #16
 8007692:	2000      	movcs	r0, #0
 8007694:	2010      	movcc	r0, #16
 8007696:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800769a:	bf3c      	itt	cc
 800769c:	021b      	lslcc	r3, r3, #8
 800769e:	3008      	addcc	r0, #8
 80076a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076a4:	bf3c      	itt	cc
 80076a6:	011b      	lslcc	r3, r3, #4
 80076a8:	3004      	addcc	r0, #4
 80076aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076ae:	bf3c      	itt	cc
 80076b0:	009b      	lslcc	r3, r3, #2
 80076b2:	3002      	addcc	r0, #2
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	db05      	blt.n	80076c4 <__hi0bits+0x3c>
 80076b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80076bc:	f100 0001 	add.w	r0, r0, #1
 80076c0:	bf08      	it	eq
 80076c2:	2020      	moveq	r0, #32
 80076c4:	4770      	bx	lr

080076c6 <__lo0bits>:
 80076c6:	6803      	ldr	r3, [r0, #0]
 80076c8:	4602      	mov	r2, r0
 80076ca:	f013 0007 	ands.w	r0, r3, #7
 80076ce:	d00b      	beq.n	80076e8 <__lo0bits+0x22>
 80076d0:	07d9      	lsls	r1, r3, #31
 80076d2:	d421      	bmi.n	8007718 <__lo0bits+0x52>
 80076d4:	0798      	lsls	r0, r3, #30
 80076d6:	bf49      	itett	mi
 80076d8:	085b      	lsrmi	r3, r3, #1
 80076da:	089b      	lsrpl	r3, r3, #2
 80076dc:	2001      	movmi	r0, #1
 80076de:	6013      	strmi	r3, [r2, #0]
 80076e0:	bf5c      	itt	pl
 80076e2:	6013      	strpl	r3, [r2, #0]
 80076e4:	2002      	movpl	r0, #2
 80076e6:	4770      	bx	lr
 80076e8:	b299      	uxth	r1, r3
 80076ea:	b909      	cbnz	r1, 80076f0 <__lo0bits+0x2a>
 80076ec:	0c1b      	lsrs	r3, r3, #16
 80076ee:	2010      	movs	r0, #16
 80076f0:	b2d9      	uxtb	r1, r3
 80076f2:	b909      	cbnz	r1, 80076f8 <__lo0bits+0x32>
 80076f4:	3008      	adds	r0, #8
 80076f6:	0a1b      	lsrs	r3, r3, #8
 80076f8:	0719      	lsls	r1, r3, #28
 80076fa:	bf04      	itt	eq
 80076fc:	091b      	lsreq	r3, r3, #4
 80076fe:	3004      	addeq	r0, #4
 8007700:	0799      	lsls	r1, r3, #30
 8007702:	bf04      	itt	eq
 8007704:	089b      	lsreq	r3, r3, #2
 8007706:	3002      	addeq	r0, #2
 8007708:	07d9      	lsls	r1, r3, #31
 800770a:	d403      	bmi.n	8007714 <__lo0bits+0x4e>
 800770c:	085b      	lsrs	r3, r3, #1
 800770e:	f100 0001 	add.w	r0, r0, #1
 8007712:	d003      	beq.n	800771c <__lo0bits+0x56>
 8007714:	6013      	str	r3, [r2, #0]
 8007716:	4770      	bx	lr
 8007718:	2000      	movs	r0, #0
 800771a:	4770      	bx	lr
 800771c:	2020      	movs	r0, #32
 800771e:	4770      	bx	lr

08007720 <__i2b>:
 8007720:	b510      	push	{r4, lr}
 8007722:	460c      	mov	r4, r1
 8007724:	2101      	movs	r1, #1
 8007726:	f7ff ff07 	bl	8007538 <_Balloc>
 800772a:	4602      	mov	r2, r0
 800772c:	b928      	cbnz	r0, 800773a <__i2b+0x1a>
 800772e:	4b05      	ldr	r3, [pc, #20]	@ (8007744 <__i2b+0x24>)
 8007730:	4805      	ldr	r0, [pc, #20]	@ (8007748 <__i2b+0x28>)
 8007732:	f240 1145 	movw	r1, #325	@ 0x145
 8007736:	f000 fc39 	bl	8007fac <__assert_func>
 800773a:	2301      	movs	r3, #1
 800773c:	6144      	str	r4, [r0, #20]
 800773e:	6103      	str	r3, [r0, #16]
 8007740:	bd10      	pop	{r4, pc}
 8007742:	bf00      	nop
 8007744:	08008378 	.word	0x08008378
 8007748:	0800839a 	.word	0x0800839a

0800774c <__multiply>:
 800774c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007750:	4617      	mov	r7, r2
 8007752:	690a      	ldr	r2, [r1, #16]
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	429a      	cmp	r2, r3
 8007758:	bfa8      	it	ge
 800775a:	463b      	movge	r3, r7
 800775c:	4689      	mov	r9, r1
 800775e:	bfa4      	itt	ge
 8007760:	460f      	movge	r7, r1
 8007762:	4699      	movge	r9, r3
 8007764:	693d      	ldr	r5, [r7, #16]
 8007766:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	6879      	ldr	r1, [r7, #4]
 800776e:	eb05 060a 	add.w	r6, r5, sl
 8007772:	42b3      	cmp	r3, r6
 8007774:	b085      	sub	sp, #20
 8007776:	bfb8      	it	lt
 8007778:	3101      	addlt	r1, #1
 800777a:	f7ff fedd 	bl	8007538 <_Balloc>
 800777e:	b930      	cbnz	r0, 800778e <__multiply+0x42>
 8007780:	4602      	mov	r2, r0
 8007782:	4b41      	ldr	r3, [pc, #260]	@ (8007888 <__multiply+0x13c>)
 8007784:	4841      	ldr	r0, [pc, #260]	@ (800788c <__multiply+0x140>)
 8007786:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800778a:	f000 fc0f 	bl	8007fac <__assert_func>
 800778e:	f100 0414 	add.w	r4, r0, #20
 8007792:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007796:	4623      	mov	r3, r4
 8007798:	2200      	movs	r2, #0
 800779a:	4573      	cmp	r3, lr
 800779c:	d320      	bcc.n	80077e0 <__multiply+0x94>
 800779e:	f107 0814 	add.w	r8, r7, #20
 80077a2:	f109 0114 	add.w	r1, r9, #20
 80077a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80077aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80077ae:	9302      	str	r3, [sp, #8]
 80077b0:	1beb      	subs	r3, r5, r7
 80077b2:	3b15      	subs	r3, #21
 80077b4:	f023 0303 	bic.w	r3, r3, #3
 80077b8:	3304      	adds	r3, #4
 80077ba:	3715      	adds	r7, #21
 80077bc:	42bd      	cmp	r5, r7
 80077be:	bf38      	it	cc
 80077c0:	2304      	movcc	r3, #4
 80077c2:	9301      	str	r3, [sp, #4]
 80077c4:	9b02      	ldr	r3, [sp, #8]
 80077c6:	9103      	str	r1, [sp, #12]
 80077c8:	428b      	cmp	r3, r1
 80077ca:	d80c      	bhi.n	80077e6 <__multiply+0x9a>
 80077cc:	2e00      	cmp	r6, #0
 80077ce:	dd03      	ble.n	80077d8 <__multiply+0x8c>
 80077d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d055      	beq.n	8007884 <__multiply+0x138>
 80077d8:	6106      	str	r6, [r0, #16]
 80077da:	b005      	add	sp, #20
 80077dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e0:	f843 2b04 	str.w	r2, [r3], #4
 80077e4:	e7d9      	b.n	800779a <__multiply+0x4e>
 80077e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80077ea:	f1ba 0f00 	cmp.w	sl, #0
 80077ee:	d01f      	beq.n	8007830 <__multiply+0xe4>
 80077f0:	46c4      	mov	ip, r8
 80077f2:	46a1      	mov	r9, r4
 80077f4:	2700      	movs	r7, #0
 80077f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80077fa:	f8d9 3000 	ldr.w	r3, [r9]
 80077fe:	fa1f fb82 	uxth.w	fp, r2
 8007802:	b29b      	uxth	r3, r3
 8007804:	fb0a 330b 	mla	r3, sl, fp, r3
 8007808:	443b      	add	r3, r7
 800780a:	f8d9 7000 	ldr.w	r7, [r9]
 800780e:	0c12      	lsrs	r2, r2, #16
 8007810:	0c3f      	lsrs	r7, r7, #16
 8007812:	fb0a 7202 	mla	r2, sl, r2, r7
 8007816:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800781a:	b29b      	uxth	r3, r3
 800781c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007820:	4565      	cmp	r5, ip
 8007822:	f849 3b04 	str.w	r3, [r9], #4
 8007826:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800782a:	d8e4      	bhi.n	80077f6 <__multiply+0xaa>
 800782c:	9b01      	ldr	r3, [sp, #4]
 800782e:	50e7      	str	r7, [r4, r3]
 8007830:	9b03      	ldr	r3, [sp, #12]
 8007832:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007836:	3104      	adds	r1, #4
 8007838:	f1b9 0f00 	cmp.w	r9, #0
 800783c:	d020      	beq.n	8007880 <__multiply+0x134>
 800783e:	6823      	ldr	r3, [r4, #0]
 8007840:	4647      	mov	r7, r8
 8007842:	46a4      	mov	ip, r4
 8007844:	f04f 0a00 	mov.w	sl, #0
 8007848:	f8b7 b000 	ldrh.w	fp, [r7]
 800784c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007850:	fb09 220b 	mla	r2, r9, fp, r2
 8007854:	4452      	add	r2, sl
 8007856:	b29b      	uxth	r3, r3
 8007858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800785c:	f84c 3b04 	str.w	r3, [ip], #4
 8007860:	f857 3b04 	ldr.w	r3, [r7], #4
 8007864:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007868:	f8bc 3000 	ldrh.w	r3, [ip]
 800786c:	fb09 330a 	mla	r3, r9, sl, r3
 8007870:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007874:	42bd      	cmp	r5, r7
 8007876:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800787a:	d8e5      	bhi.n	8007848 <__multiply+0xfc>
 800787c:	9a01      	ldr	r2, [sp, #4]
 800787e:	50a3      	str	r3, [r4, r2]
 8007880:	3404      	adds	r4, #4
 8007882:	e79f      	b.n	80077c4 <__multiply+0x78>
 8007884:	3e01      	subs	r6, #1
 8007886:	e7a1      	b.n	80077cc <__multiply+0x80>
 8007888:	08008378 	.word	0x08008378
 800788c:	0800839a 	.word	0x0800839a

08007890 <__pow5mult>:
 8007890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007894:	4615      	mov	r5, r2
 8007896:	f012 0203 	ands.w	r2, r2, #3
 800789a:	4607      	mov	r7, r0
 800789c:	460e      	mov	r6, r1
 800789e:	d007      	beq.n	80078b0 <__pow5mult+0x20>
 80078a0:	4c25      	ldr	r4, [pc, #148]	@ (8007938 <__pow5mult+0xa8>)
 80078a2:	3a01      	subs	r2, #1
 80078a4:	2300      	movs	r3, #0
 80078a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078aa:	f7ff fea7 	bl	80075fc <__multadd>
 80078ae:	4606      	mov	r6, r0
 80078b0:	10ad      	asrs	r5, r5, #2
 80078b2:	d03d      	beq.n	8007930 <__pow5mult+0xa0>
 80078b4:	69fc      	ldr	r4, [r7, #28]
 80078b6:	b97c      	cbnz	r4, 80078d8 <__pow5mult+0x48>
 80078b8:	2010      	movs	r0, #16
 80078ba:	f7ff fcdb 	bl	8007274 <malloc>
 80078be:	4602      	mov	r2, r0
 80078c0:	61f8      	str	r0, [r7, #28]
 80078c2:	b928      	cbnz	r0, 80078d0 <__pow5mult+0x40>
 80078c4:	4b1d      	ldr	r3, [pc, #116]	@ (800793c <__pow5mult+0xac>)
 80078c6:	481e      	ldr	r0, [pc, #120]	@ (8007940 <__pow5mult+0xb0>)
 80078c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80078cc:	f000 fb6e 	bl	8007fac <__assert_func>
 80078d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078d4:	6004      	str	r4, [r0, #0]
 80078d6:	60c4      	str	r4, [r0, #12]
 80078d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80078dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80078e0:	b94c      	cbnz	r4, 80078f6 <__pow5mult+0x66>
 80078e2:	f240 2171 	movw	r1, #625	@ 0x271
 80078e6:	4638      	mov	r0, r7
 80078e8:	f7ff ff1a 	bl	8007720 <__i2b>
 80078ec:	2300      	movs	r3, #0
 80078ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80078f2:	4604      	mov	r4, r0
 80078f4:	6003      	str	r3, [r0, #0]
 80078f6:	f04f 0900 	mov.w	r9, #0
 80078fa:	07eb      	lsls	r3, r5, #31
 80078fc:	d50a      	bpl.n	8007914 <__pow5mult+0x84>
 80078fe:	4631      	mov	r1, r6
 8007900:	4622      	mov	r2, r4
 8007902:	4638      	mov	r0, r7
 8007904:	f7ff ff22 	bl	800774c <__multiply>
 8007908:	4631      	mov	r1, r6
 800790a:	4680      	mov	r8, r0
 800790c:	4638      	mov	r0, r7
 800790e:	f7ff fe53 	bl	80075b8 <_Bfree>
 8007912:	4646      	mov	r6, r8
 8007914:	106d      	asrs	r5, r5, #1
 8007916:	d00b      	beq.n	8007930 <__pow5mult+0xa0>
 8007918:	6820      	ldr	r0, [r4, #0]
 800791a:	b938      	cbnz	r0, 800792c <__pow5mult+0x9c>
 800791c:	4622      	mov	r2, r4
 800791e:	4621      	mov	r1, r4
 8007920:	4638      	mov	r0, r7
 8007922:	f7ff ff13 	bl	800774c <__multiply>
 8007926:	6020      	str	r0, [r4, #0]
 8007928:	f8c0 9000 	str.w	r9, [r0]
 800792c:	4604      	mov	r4, r0
 800792e:	e7e4      	b.n	80078fa <__pow5mult+0x6a>
 8007930:	4630      	mov	r0, r6
 8007932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007936:	bf00      	nop
 8007938:	0800843c 	.word	0x0800843c
 800793c:	08008309 	.word	0x08008309
 8007940:	0800839a 	.word	0x0800839a

08007944 <__lshift>:
 8007944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007948:	460c      	mov	r4, r1
 800794a:	6849      	ldr	r1, [r1, #4]
 800794c:	6923      	ldr	r3, [r4, #16]
 800794e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007952:	68a3      	ldr	r3, [r4, #8]
 8007954:	4607      	mov	r7, r0
 8007956:	4691      	mov	r9, r2
 8007958:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800795c:	f108 0601 	add.w	r6, r8, #1
 8007960:	42b3      	cmp	r3, r6
 8007962:	db0b      	blt.n	800797c <__lshift+0x38>
 8007964:	4638      	mov	r0, r7
 8007966:	f7ff fde7 	bl	8007538 <_Balloc>
 800796a:	4605      	mov	r5, r0
 800796c:	b948      	cbnz	r0, 8007982 <__lshift+0x3e>
 800796e:	4602      	mov	r2, r0
 8007970:	4b28      	ldr	r3, [pc, #160]	@ (8007a14 <__lshift+0xd0>)
 8007972:	4829      	ldr	r0, [pc, #164]	@ (8007a18 <__lshift+0xd4>)
 8007974:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007978:	f000 fb18 	bl	8007fac <__assert_func>
 800797c:	3101      	adds	r1, #1
 800797e:	005b      	lsls	r3, r3, #1
 8007980:	e7ee      	b.n	8007960 <__lshift+0x1c>
 8007982:	2300      	movs	r3, #0
 8007984:	f100 0114 	add.w	r1, r0, #20
 8007988:	f100 0210 	add.w	r2, r0, #16
 800798c:	4618      	mov	r0, r3
 800798e:	4553      	cmp	r3, sl
 8007990:	db33      	blt.n	80079fa <__lshift+0xb6>
 8007992:	6920      	ldr	r0, [r4, #16]
 8007994:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007998:	f104 0314 	add.w	r3, r4, #20
 800799c:	f019 091f 	ands.w	r9, r9, #31
 80079a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80079a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80079a8:	d02b      	beq.n	8007a02 <__lshift+0xbe>
 80079aa:	f1c9 0e20 	rsb	lr, r9, #32
 80079ae:	468a      	mov	sl, r1
 80079b0:	2200      	movs	r2, #0
 80079b2:	6818      	ldr	r0, [r3, #0]
 80079b4:	fa00 f009 	lsl.w	r0, r0, r9
 80079b8:	4310      	orrs	r0, r2
 80079ba:	f84a 0b04 	str.w	r0, [sl], #4
 80079be:	f853 2b04 	ldr.w	r2, [r3], #4
 80079c2:	459c      	cmp	ip, r3
 80079c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80079c8:	d8f3      	bhi.n	80079b2 <__lshift+0x6e>
 80079ca:	ebac 0304 	sub.w	r3, ip, r4
 80079ce:	3b15      	subs	r3, #21
 80079d0:	f023 0303 	bic.w	r3, r3, #3
 80079d4:	3304      	adds	r3, #4
 80079d6:	f104 0015 	add.w	r0, r4, #21
 80079da:	4560      	cmp	r0, ip
 80079dc:	bf88      	it	hi
 80079de:	2304      	movhi	r3, #4
 80079e0:	50ca      	str	r2, [r1, r3]
 80079e2:	b10a      	cbz	r2, 80079e8 <__lshift+0xa4>
 80079e4:	f108 0602 	add.w	r6, r8, #2
 80079e8:	3e01      	subs	r6, #1
 80079ea:	4638      	mov	r0, r7
 80079ec:	612e      	str	r6, [r5, #16]
 80079ee:	4621      	mov	r1, r4
 80079f0:	f7ff fde2 	bl	80075b8 <_Bfree>
 80079f4:	4628      	mov	r0, r5
 80079f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80079fe:	3301      	adds	r3, #1
 8007a00:	e7c5      	b.n	800798e <__lshift+0x4a>
 8007a02:	3904      	subs	r1, #4
 8007a04:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a08:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a0c:	459c      	cmp	ip, r3
 8007a0e:	d8f9      	bhi.n	8007a04 <__lshift+0xc0>
 8007a10:	e7ea      	b.n	80079e8 <__lshift+0xa4>
 8007a12:	bf00      	nop
 8007a14:	08008378 	.word	0x08008378
 8007a18:	0800839a 	.word	0x0800839a

08007a1c <__mcmp>:
 8007a1c:	690a      	ldr	r2, [r1, #16]
 8007a1e:	4603      	mov	r3, r0
 8007a20:	6900      	ldr	r0, [r0, #16]
 8007a22:	1a80      	subs	r0, r0, r2
 8007a24:	b530      	push	{r4, r5, lr}
 8007a26:	d10e      	bne.n	8007a46 <__mcmp+0x2a>
 8007a28:	3314      	adds	r3, #20
 8007a2a:	3114      	adds	r1, #20
 8007a2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007a30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007a34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a3c:	4295      	cmp	r5, r2
 8007a3e:	d003      	beq.n	8007a48 <__mcmp+0x2c>
 8007a40:	d205      	bcs.n	8007a4e <__mcmp+0x32>
 8007a42:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a46:	bd30      	pop	{r4, r5, pc}
 8007a48:	42a3      	cmp	r3, r4
 8007a4a:	d3f3      	bcc.n	8007a34 <__mcmp+0x18>
 8007a4c:	e7fb      	b.n	8007a46 <__mcmp+0x2a>
 8007a4e:	2001      	movs	r0, #1
 8007a50:	e7f9      	b.n	8007a46 <__mcmp+0x2a>
	...

08007a54 <__mdiff>:
 8007a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a58:	4689      	mov	r9, r1
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	4611      	mov	r1, r2
 8007a5e:	4648      	mov	r0, r9
 8007a60:	4614      	mov	r4, r2
 8007a62:	f7ff ffdb 	bl	8007a1c <__mcmp>
 8007a66:	1e05      	subs	r5, r0, #0
 8007a68:	d112      	bne.n	8007a90 <__mdiff+0x3c>
 8007a6a:	4629      	mov	r1, r5
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	f7ff fd63 	bl	8007538 <_Balloc>
 8007a72:	4602      	mov	r2, r0
 8007a74:	b928      	cbnz	r0, 8007a82 <__mdiff+0x2e>
 8007a76:	4b3f      	ldr	r3, [pc, #252]	@ (8007b74 <__mdiff+0x120>)
 8007a78:	f240 2137 	movw	r1, #567	@ 0x237
 8007a7c:	483e      	ldr	r0, [pc, #248]	@ (8007b78 <__mdiff+0x124>)
 8007a7e:	f000 fa95 	bl	8007fac <__assert_func>
 8007a82:	2301      	movs	r3, #1
 8007a84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a88:	4610      	mov	r0, r2
 8007a8a:	b003      	add	sp, #12
 8007a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a90:	bfbc      	itt	lt
 8007a92:	464b      	movlt	r3, r9
 8007a94:	46a1      	movlt	r9, r4
 8007a96:	4630      	mov	r0, r6
 8007a98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007a9c:	bfba      	itte	lt
 8007a9e:	461c      	movlt	r4, r3
 8007aa0:	2501      	movlt	r5, #1
 8007aa2:	2500      	movge	r5, #0
 8007aa4:	f7ff fd48 	bl	8007538 <_Balloc>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	b918      	cbnz	r0, 8007ab4 <__mdiff+0x60>
 8007aac:	4b31      	ldr	r3, [pc, #196]	@ (8007b74 <__mdiff+0x120>)
 8007aae:	f240 2145 	movw	r1, #581	@ 0x245
 8007ab2:	e7e3      	b.n	8007a7c <__mdiff+0x28>
 8007ab4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ab8:	6926      	ldr	r6, [r4, #16]
 8007aba:	60c5      	str	r5, [r0, #12]
 8007abc:	f109 0310 	add.w	r3, r9, #16
 8007ac0:	f109 0514 	add.w	r5, r9, #20
 8007ac4:	f104 0e14 	add.w	lr, r4, #20
 8007ac8:	f100 0b14 	add.w	fp, r0, #20
 8007acc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ad0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007ad4:	9301      	str	r3, [sp, #4]
 8007ad6:	46d9      	mov	r9, fp
 8007ad8:	f04f 0c00 	mov.w	ip, #0
 8007adc:	9b01      	ldr	r3, [sp, #4]
 8007ade:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ae2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007ae6:	9301      	str	r3, [sp, #4]
 8007ae8:	fa1f f38a 	uxth.w	r3, sl
 8007aec:	4619      	mov	r1, r3
 8007aee:	b283      	uxth	r3, r0
 8007af0:	1acb      	subs	r3, r1, r3
 8007af2:	0c00      	lsrs	r0, r0, #16
 8007af4:	4463      	add	r3, ip
 8007af6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007afa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b04:	4576      	cmp	r6, lr
 8007b06:	f849 3b04 	str.w	r3, [r9], #4
 8007b0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b0e:	d8e5      	bhi.n	8007adc <__mdiff+0x88>
 8007b10:	1b33      	subs	r3, r6, r4
 8007b12:	3b15      	subs	r3, #21
 8007b14:	f023 0303 	bic.w	r3, r3, #3
 8007b18:	3415      	adds	r4, #21
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	42a6      	cmp	r6, r4
 8007b1e:	bf38      	it	cc
 8007b20:	2304      	movcc	r3, #4
 8007b22:	441d      	add	r5, r3
 8007b24:	445b      	add	r3, fp
 8007b26:	461e      	mov	r6, r3
 8007b28:	462c      	mov	r4, r5
 8007b2a:	4544      	cmp	r4, r8
 8007b2c:	d30e      	bcc.n	8007b4c <__mdiff+0xf8>
 8007b2e:	f108 0103 	add.w	r1, r8, #3
 8007b32:	1b49      	subs	r1, r1, r5
 8007b34:	f021 0103 	bic.w	r1, r1, #3
 8007b38:	3d03      	subs	r5, #3
 8007b3a:	45a8      	cmp	r8, r5
 8007b3c:	bf38      	it	cc
 8007b3e:	2100      	movcc	r1, #0
 8007b40:	440b      	add	r3, r1
 8007b42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b46:	b191      	cbz	r1, 8007b6e <__mdiff+0x11a>
 8007b48:	6117      	str	r7, [r2, #16]
 8007b4a:	e79d      	b.n	8007a88 <__mdiff+0x34>
 8007b4c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007b50:	46e6      	mov	lr, ip
 8007b52:	0c08      	lsrs	r0, r1, #16
 8007b54:	fa1c fc81 	uxtah	ip, ip, r1
 8007b58:	4471      	add	r1, lr
 8007b5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007b5e:	b289      	uxth	r1, r1
 8007b60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b64:	f846 1b04 	str.w	r1, [r6], #4
 8007b68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b6c:	e7dd      	b.n	8007b2a <__mdiff+0xd6>
 8007b6e:	3f01      	subs	r7, #1
 8007b70:	e7e7      	b.n	8007b42 <__mdiff+0xee>
 8007b72:	bf00      	nop
 8007b74:	08008378 	.word	0x08008378
 8007b78:	0800839a 	.word	0x0800839a

08007b7c <__d2b>:
 8007b7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b80:	460f      	mov	r7, r1
 8007b82:	2101      	movs	r1, #1
 8007b84:	ec59 8b10 	vmov	r8, r9, d0
 8007b88:	4616      	mov	r6, r2
 8007b8a:	f7ff fcd5 	bl	8007538 <_Balloc>
 8007b8e:	4604      	mov	r4, r0
 8007b90:	b930      	cbnz	r0, 8007ba0 <__d2b+0x24>
 8007b92:	4602      	mov	r2, r0
 8007b94:	4b23      	ldr	r3, [pc, #140]	@ (8007c24 <__d2b+0xa8>)
 8007b96:	4824      	ldr	r0, [pc, #144]	@ (8007c28 <__d2b+0xac>)
 8007b98:	f240 310f 	movw	r1, #783	@ 0x30f
 8007b9c:	f000 fa06 	bl	8007fac <__assert_func>
 8007ba0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ba4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ba8:	b10d      	cbz	r5, 8007bae <__d2b+0x32>
 8007baa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007bae:	9301      	str	r3, [sp, #4]
 8007bb0:	f1b8 0300 	subs.w	r3, r8, #0
 8007bb4:	d023      	beq.n	8007bfe <__d2b+0x82>
 8007bb6:	4668      	mov	r0, sp
 8007bb8:	9300      	str	r3, [sp, #0]
 8007bba:	f7ff fd84 	bl	80076c6 <__lo0bits>
 8007bbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007bc2:	b1d0      	cbz	r0, 8007bfa <__d2b+0x7e>
 8007bc4:	f1c0 0320 	rsb	r3, r0, #32
 8007bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bcc:	430b      	orrs	r3, r1
 8007bce:	40c2      	lsrs	r2, r0
 8007bd0:	6163      	str	r3, [r4, #20]
 8007bd2:	9201      	str	r2, [sp, #4]
 8007bd4:	9b01      	ldr	r3, [sp, #4]
 8007bd6:	61a3      	str	r3, [r4, #24]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	bf0c      	ite	eq
 8007bdc:	2201      	moveq	r2, #1
 8007bde:	2202      	movne	r2, #2
 8007be0:	6122      	str	r2, [r4, #16]
 8007be2:	b1a5      	cbz	r5, 8007c0e <__d2b+0x92>
 8007be4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007be8:	4405      	add	r5, r0
 8007bea:	603d      	str	r5, [r7, #0]
 8007bec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007bf0:	6030      	str	r0, [r6, #0]
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	b003      	add	sp, #12
 8007bf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bfa:	6161      	str	r1, [r4, #20]
 8007bfc:	e7ea      	b.n	8007bd4 <__d2b+0x58>
 8007bfe:	a801      	add	r0, sp, #4
 8007c00:	f7ff fd61 	bl	80076c6 <__lo0bits>
 8007c04:	9b01      	ldr	r3, [sp, #4]
 8007c06:	6163      	str	r3, [r4, #20]
 8007c08:	3020      	adds	r0, #32
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	e7e8      	b.n	8007be0 <__d2b+0x64>
 8007c0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c16:	6038      	str	r0, [r7, #0]
 8007c18:	6918      	ldr	r0, [r3, #16]
 8007c1a:	f7ff fd35 	bl	8007688 <__hi0bits>
 8007c1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c22:	e7e5      	b.n	8007bf0 <__d2b+0x74>
 8007c24:	08008378 	.word	0x08008378
 8007c28:	0800839a 	.word	0x0800839a

08007c2c <__sread>:
 8007c2c:	b510      	push	{r4, lr}
 8007c2e:	460c      	mov	r4, r1
 8007c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c34:	f000 f956 	bl	8007ee4 <_read_r>
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	bfab      	itete	ge
 8007c3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007c3e:	89a3      	ldrhlt	r3, [r4, #12]
 8007c40:	181b      	addge	r3, r3, r0
 8007c42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007c46:	bfac      	ite	ge
 8007c48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007c4a:	81a3      	strhlt	r3, [r4, #12]
 8007c4c:	bd10      	pop	{r4, pc}

08007c4e <__swrite>:
 8007c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c52:	461f      	mov	r7, r3
 8007c54:	898b      	ldrh	r3, [r1, #12]
 8007c56:	05db      	lsls	r3, r3, #23
 8007c58:	4605      	mov	r5, r0
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	4616      	mov	r6, r2
 8007c5e:	d505      	bpl.n	8007c6c <__swrite+0x1e>
 8007c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c64:	2302      	movs	r3, #2
 8007c66:	2200      	movs	r2, #0
 8007c68:	f000 f92a 	bl	8007ec0 <_lseek_r>
 8007c6c:	89a3      	ldrh	r3, [r4, #12]
 8007c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c76:	81a3      	strh	r3, [r4, #12]
 8007c78:	4632      	mov	r2, r6
 8007c7a:	463b      	mov	r3, r7
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c82:	f000 b951 	b.w	8007f28 <_write_r>

08007c86 <__sseek>:
 8007c86:	b510      	push	{r4, lr}
 8007c88:	460c      	mov	r4, r1
 8007c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c8e:	f000 f917 	bl	8007ec0 <_lseek_r>
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	89a3      	ldrh	r3, [r4, #12]
 8007c96:	bf15      	itete	ne
 8007c98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ca2:	81a3      	strheq	r3, [r4, #12]
 8007ca4:	bf18      	it	ne
 8007ca6:	81a3      	strhne	r3, [r4, #12]
 8007ca8:	bd10      	pop	{r4, pc}

08007caa <__sclose>:
 8007caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cae:	f000 b94d 	b.w	8007f4c <_close_r>

08007cb2 <__swbuf_r>:
 8007cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb4:	460e      	mov	r6, r1
 8007cb6:	4614      	mov	r4, r2
 8007cb8:	4605      	mov	r5, r0
 8007cba:	b118      	cbz	r0, 8007cc4 <__swbuf_r+0x12>
 8007cbc:	6a03      	ldr	r3, [r0, #32]
 8007cbe:	b90b      	cbnz	r3, 8007cc4 <__swbuf_r+0x12>
 8007cc0:	f7fe fa5e 	bl	8006180 <__sinit>
 8007cc4:	69a3      	ldr	r3, [r4, #24]
 8007cc6:	60a3      	str	r3, [r4, #8]
 8007cc8:	89a3      	ldrh	r3, [r4, #12]
 8007cca:	071a      	lsls	r2, r3, #28
 8007ccc:	d501      	bpl.n	8007cd2 <__swbuf_r+0x20>
 8007cce:	6923      	ldr	r3, [r4, #16]
 8007cd0:	b943      	cbnz	r3, 8007ce4 <__swbuf_r+0x32>
 8007cd2:	4621      	mov	r1, r4
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	f000 f82b 	bl	8007d30 <__swsetup_r>
 8007cda:	b118      	cbz	r0, 8007ce4 <__swbuf_r+0x32>
 8007cdc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce4:	6823      	ldr	r3, [r4, #0]
 8007ce6:	6922      	ldr	r2, [r4, #16]
 8007ce8:	1a98      	subs	r0, r3, r2
 8007cea:	6963      	ldr	r3, [r4, #20]
 8007cec:	b2f6      	uxtb	r6, r6
 8007cee:	4283      	cmp	r3, r0
 8007cf0:	4637      	mov	r7, r6
 8007cf2:	dc05      	bgt.n	8007d00 <__swbuf_r+0x4e>
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	4628      	mov	r0, r5
 8007cf8:	f7ff fbea 	bl	80074d0 <_fflush_r>
 8007cfc:	2800      	cmp	r0, #0
 8007cfe:	d1ed      	bne.n	8007cdc <__swbuf_r+0x2a>
 8007d00:	68a3      	ldr	r3, [r4, #8]
 8007d02:	3b01      	subs	r3, #1
 8007d04:	60a3      	str	r3, [r4, #8]
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	1c5a      	adds	r2, r3, #1
 8007d0a:	6022      	str	r2, [r4, #0]
 8007d0c:	701e      	strb	r6, [r3, #0]
 8007d0e:	6962      	ldr	r2, [r4, #20]
 8007d10:	1c43      	adds	r3, r0, #1
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d004      	beq.n	8007d20 <__swbuf_r+0x6e>
 8007d16:	89a3      	ldrh	r3, [r4, #12]
 8007d18:	07db      	lsls	r3, r3, #31
 8007d1a:	d5e1      	bpl.n	8007ce0 <__swbuf_r+0x2e>
 8007d1c:	2e0a      	cmp	r6, #10
 8007d1e:	d1df      	bne.n	8007ce0 <__swbuf_r+0x2e>
 8007d20:	4621      	mov	r1, r4
 8007d22:	4628      	mov	r0, r5
 8007d24:	f7ff fbd4 	bl	80074d0 <_fflush_r>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	d0d9      	beq.n	8007ce0 <__swbuf_r+0x2e>
 8007d2c:	e7d6      	b.n	8007cdc <__swbuf_r+0x2a>
	...

08007d30 <__swsetup_r>:
 8007d30:	b538      	push	{r3, r4, r5, lr}
 8007d32:	4b29      	ldr	r3, [pc, #164]	@ (8007dd8 <__swsetup_r+0xa8>)
 8007d34:	4605      	mov	r5, r0
 8007d36:	6818      	ldr	r0, [r3, #0]
 8007d38:	460c      	mov	r4, r1
 8007d3a:	b118      	cbz	r0, 8007d44 <__swsetup_r+0x14>
 8007d3c:	6a03      	ldr	r3, [r0, #32]
 8007d3e:	b90b      	cbnz	r3, 8007d44 <__swsetup_r+0x14>
 8007d40:	f7fe fa1e 	bl	8006180 <__sinit>
 8007d44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d48:	0719      	lsls	r1, r3, #28
 8007d4a:	d422      	bmi.n	8007d92 <__swsetup_r+0x62>
 8007d4c:	06da      	lsls	r2, r3, #27
 8007d4e:	d407      	bmi.n	8007d60 <__swsetup_r+0x30>
 8007d50:	2209      	movs	r2, #9
 8007d52:	602a      	str	r2, [r5, #0]
 8007d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d58:	81a3      	strh	r3, [r4, #12]
 8007d5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d5e:	e033      	b.n	8007dc8 <__swsetup_r+0x98>
 8007d60:	0758      	lsls	r0, r3, #29
 8007d62:	d512      	bpl.n	8007d8a <__swsetup_r+0x5a>
 8007d64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d66:	b141      	cbz	r1, 8007d7a <__swsetup_r+0x4a>
 8007d68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d6c:	4299      	cmp	r1, r3
 8007d6e:	d002      	beq.n	8007d76 <__swsetup_r+0x46>
 8007d70:	4628      	mov	r0, r5
 8007d72:	f000 f94d 	bl	8008010 <_free_r>
 8007d76:	2300      	movs	r3, #0
 8007d78:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d7a:	89a3      	ldrh	r3, [r4, #12]
 8007d7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d80:	81a3      	strh	r3, [r4, #12]
 8007d82:	2300      	movs	r3, #0
 8007d84:	6063      	str	r3, [r4, #4]
 8007d86:	6923      	ldr	r3, [r4, #16]
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	89a3      	ldrh	r3, [r4, #12]
 8007d8c:	f043 0308 	orr.w	r3, r3, #8
 8007d90:	81a3      	strh	r3, [r4, #12]
 8007d92:	6923      	ldr	r3, [r4, #16]
 8007d94:	b94b      	cbnz	r3, 8007daa <__swsetup_r+0x7a>
 8007d96:	89a3      	ldrh	r3, [r4, #12]
 8007d98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007da0:	d003      	beq.n	8007daa <__swsetup_r+0x7a>
 8007da2:	4621      	mov	r1, r4
 8007da4:	4628      	mov	r0, r5
 8007da6:	f000 f83f 	bl	8007e28 <__smakebuf_r>
 8007daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dae:	f013 0201 	ands.w	r2, r3, #1
 8007db2:	d00a      	beq.n	8007dca <__swsetup_r+0x9a>
 8007db4:	2200      	movs	r2, #0
 8007db6:	60a2      	str	r2, [r4, #8]
 8007db8:	6962      	ldr	r2, [r4, #20]
 8007dba:	4252      	negs	r2, r2
 8007dbc:	61a2      	str	r2, [r4, #24]
 8007dbe:	6922      	ldr	r2, [r4, #16]
 8007dc0:	b942      	cbnz	r2, 8007dd4 <__swsetup_r+0xa4>
 8007dc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007dc6:	d1c5      	bne.n	8007d54 <__swsetup_r+0x24>
 8007dc8:	bd38      	pop	{r3, r4, r5, pc}
 8007dca:	0799      	lsls	r1, r3, #30
 8007dcc:	bf58      	it	pl
 8007dce:	6962      	ldrpl	r2, [r4, #20]
 8007dd0:	60a2      	str	r2, [r4, #8]
 8007dd2:	e7f4      	b.n	8007dbe <__swsetup_r+0x8e>
 8007dd4:	2000      	movs	r0, #0
 8007dd6:	e7f7      	b.n	8007dc8 <__swsetup_r+0x98>
 8007dd8:	20000018 	.word	0x20000018

08007ddc <__swhatbuf_r>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	460c      	mov	r4, r1
 8007de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007de4:	2900      	cmp	r1, #0
 8007de6:	b096      	sub	sp, #88	@ 0x58
 8007de8:	4615      	mov	r5, r2
 8007dea:	461e      	mov	r6, r3
 8007dec:	da0d      	bge.n	8007e0a <__swhatbuf_r+0x2e>
 8007dee:	89a3      	ldrh	r3, [r4, #12]
 8007df0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007df4:	f04f 0100 	mov.w	r1, #0
 8007df8:	bf14      	ite	ne
 8007dfa:	2340      	movne	r3, #64	@ 0x40
 8007dfc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e00:	2000      	movs	r0, #0
 8007e02:	6031      	str	r1, [r6, #0]
 8007e04:	602b      	str	r3, [r5, #0]
 8007e06:	b016      	add	sp, #88	@ 0x58
 8007e08:	bd70      	pop	{r4, r5, r6, pc}
 8007e0a:	466a      	mov	r2, sp
 8007e0c:	f000 f8ae 	bl	8007f6c <_fstat_r>
 8007e10:	2800      	cmp	r0, #0
 8007e12:	dbec      	blt.n	8007dee <__swhatbuf_r+0x12>
 8007e14:	9901      	ldr	r1, [sp, #4]
 8007e16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007e1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e1e:	4259      	negs	r1, r3
 8007e20:	4159      	adcs	r1, r3
 8007e22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e26:	e7eb      	b.n	8007e00 <__swhatbuf_r+0x24>

08007e28 <__smakebuf_r>:
 8007e28:	898b      	ldrh	r3, [r1, #12]
 8007e2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e2c:	079d      	lsls	r5, r3, #30
 8007e2e:	4606      	mov	r6, r0
 8007e30:	460c      	mov	r4, r1
 8007e32:	d507      	bpl.n	8007e44 <__smakebuf_r+0x1c>
 8007e34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e38:	6023      	str	r3, [r4, #0]
 8007e3a:	6123      	str	r3, [r4, #16]
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	6163      	str	r3, [r4, #20]
 8007e40:	b003      	add	sp, #12
 8007e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e44:	ab01      	add	r3, sp, #4
 8007e46:	466a      	mov	r2, sp
 8007e48:	f7ff ffc8 	bl	8007ddc <__swhatbuf_r>
 8007e4c:	9f00      	ldr	r7, [sp, #0]
 8007e4e:	4605      	mov	r5, r0
 8007e50:	4639      	mov	r1, r7
 8007e52:	4630      	mov	r0, r6
 8007e54:	f7ff fa38 	bl	80072c8 <_malloc_r>
 8007e58:	b948      	cbnz	r0, 8007e6e <__smakebuf_r+0x46>
 8007e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e5e:	059a      	lsls	r2, r3, #22
 8007e60:	d4ee      	bmi.n	8007e40 <__smakebuf_r+0x18>
 8007e62:	f023 0303 	bic.w	r3, r3, #3
 8007e66:	f043 0302 	orr.w	r3, r3, #2
 8007e6a:	81a3      	strh	r3, [r4, #12]
 8007e6c:	e7e2      	b.n	8007e34 <__smakebuf_r+0xc>
 8007e6e:	89a3      	ldrh	r3, [r4, #12]
 8007e70:	6020      	str	r0, [r4, #0]
 8007e72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e76:	81a3      	strh	r3, [r4, #12]
 8007e78:	9b01      	ldr	r3, [sp, #4]
 8007e7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e7e:	b15b      	cbz	r3, 8007e98 <__smakebuf_r+0x70>
 8007e80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e84:	4630      	mov	r0, r6
 8007e86:	f000 f80b 	bl	8007ea0 <_isatty_r>
 8007e8a:	b128      	cbz	r0, 8007e98 <__smakebuf_r+0x70>
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	f023 0303 	bic.w	r3, r3, #3
 8007e92:	f043 0301 	orr.w	r3, r3, #1
 8007e96:	81a3      	strh	r3, [r4, #12]
 8007e98:	89a3      	ldrh	r3, [r4, #12]
 8007e9a:	431d      	orrs	r5, r3
 8007e9c:	81a5      	strh	r5, [r4, #12]
 8007e9e:	e7cf      	b.n	8007e40 <__smakebuf_r+0x18>

08007ea0 <_isatty_r>:
 8007ea0:	b538      	push	{r3, r4, r5, lr}
 8007ea2:	4d06      	ldr	r5, [pc, #24]	@ (8007ebc <_isatty_r+0x1c>)
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	4604      	mov	r4, r0
 8007ea8:	4608      	mov	r0, r1
 8007eaa:	602b      	str	r3, [r5, #0]
 8007eac:	f7f9 fe2c 	bl	8001b08 <_isatty>
 8007eb0:	1c43      	adds	r3, r0, #1
 8007eb2:	d102      	bne.n	8007eba <_isatty_r+0x1a>
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	b103      	cbz	r3, 8007eba <_isatty_r+0x1a>
 8007eb8:	6023      	str	r3, [r4, #0]
 8007eba:	bd38      	pop	{r3, r4, r5, pc}
 8007ebc:	2000a18c 	.word	0x2000a18c

08007ec0 <_lseek_r>:
 8007ec0:	b538      	push	{r3, r4, r5, lr}
 8007ec2:	4d07      	ldr	r5, [pc, #28]	@ (8007ee0 <_lseek_r+0x20>)
 8007ec4:	4604      	mov	r4, r0
 8007ec6:	4608      	mov	r0, r1
 8007ec8:	4611      	mov	r1, r2
 8007eca:	2200      	movs	r2, #0
 8007ecc:	602a      	str	r2, [r5, #0]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f7f9 fe25 	bl	8001b1e <_lseek>
 8007ed4:	1c43      	adds	r3, r0, #1
 8007ed6:	d102      	bne.n	8007ede <_lseek_r+0x1e>
 8007ed8:	682b      	ldr	r3, [r5, #0]
 8007eda:	b103      	cbz	r3, 8007ede <_lseek_r+0x1e>
 8007edc:	6023      	str	r3, [r4, #0]
 8007ede:	bd38      	pop	{r3, r4, r5, pc}
 8007ee0:	2000a18c 	.word	0x2000a18c

08007ee4 <_read_r>:
 8007ee4:	b538      	push	{r3, r4, r5, lr}
 8007ee6:	4d07      	ldr	r5, [pc, #28]	@ (8007f04 <_read_r+0x20>)
 8007ee8:	4604      	mov	r4, r0
 8007eea:	4608      	mov	r0, r1
 8007eec:	4611      	mov	r1, r2
 8007eee:	2200      	movs	r2, #0
 8007ef0:	602a      	str	r2, [r5, #0]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	f7f9 fdb3 	bl	8001a5e <_read>
 8007ef8:	1c43      	adds	r3, r0, #1
 8007efa:	d102      	bne.n	8007f02 <_read_r+0x1e>
 8007efc:	682b      	ldr	r3, [r5, #0]
 8007efe:	b103      	cbz	r3, 8007f02 <_read_r+0x1e>
 8007f00:	6023      	str	r3, [r4, #0]
 8007f02:	bd38      	pop	{r3, r4, r5, pc}
 8007f04:	2000a18c 	.word	0x2000a18c

08007f08 <_sbrk_r>:
 8007f08:	b538      	push	{r3, r4, r5, lr}
 8007f0a:	4d06      	ldr	r5, [pc, #24]	@ (8007f24 <_sbrk_r+0x1c>)
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	4604      	mov	r4, r0
 8007f10:	4608      	mov	r0, r1
 8007f12:	602b      	str	r3, [r5, #0]
 8007f14:	f7f9 fe10 	bl	8001b38 <_sbrk>
 8007f18:	1c43      	adds	r3, r0, #1
 8007f1a:	d102      	bne.n	8007f22 <_sbrk_r+0x1a>
 8007f1c:	682b      	ldr	r3, [r5, #0]
 8007f1e:	b103      	cbz	r3, 8007f22 <_sbrk_r+0x1a>
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	2000a18c 	.word	0x2000a18c

08007f28 <_write_r>:
 8007f28:	b538      	push	{r3, r4, r5, lr}
 8007f2a:	4d07      	ldr	r5, [pc, #28]	@ (8007f48 <_write_r+0x20>)
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	4608      	mov	r0, r1
 8007f30:	4611      	mov	r1, r2
 8007f32:	2200      	movs	r2, #0
 8007f34:	602a      	str	r2, [r5, #0]
 8007f36:	461a      	mov	r2, r3
 8007f38:	f7f9 fdae 	bl	8001a98 <_write>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d102      	bne.n	8007f46 <_write_r+0x1e>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	b103      	cbz	r3, 8007f46 <_write_r+0x1e>
 8007f44:	6023      	str	r3, [r4, #0]
 8007f46:	bd38      	pop	{r3, r4, r5, pc}
 8007f48:	2000a18c 	.word	0x2000a18c

08007f4c <_close_r>:
 8007f4c:	b538      	push	{r3, r4, r5, lr}
 8007f4e:	4d06      	ldr	r5, [pc, #24]	@ (8007f68 <_close_r+0x1c>)
 8007f50:	2300      	movs	r3, #0
 8007f52:	4604      	mov	r4, r0
 8007f54:	4608      	mov	r0, r1
 8007f56:	602b      	str	r3, [r5, #0]
 8007f58:	f7f9 fdba 	bl	8001ad0 <_close>
 8007f5c:	1c43      	adds	r3, r0, #1
 8007f5e:	d102      	bne.n	8007f66 <_close_r+0x1a>
 8007f60:	682b      	ldr	r3, [r5, #0]
 8007f62:	b103      	cbz	r3, 8007f66 <_close_r+0x1a>
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	bd38      	pop	{r3, r4, r5, pc}
 8007f68:	2000a18c 	.word	0x2000a18c

08007f6c <_fstat_r>:
 8007f6c:	b538      	push	{r3, r4, r5, lr}
 8007f6e:	4d07      	ldr	r5, [pc, #28]	@ (8007f8c <_fstat_r+0x20>)
 8007f70:	2300      	movs	r3, #0
 8007f72:	4604      	mov	r4, r0
 8007f74:	4608      	mov	r0, r1
 8007f76:	4611      	mov	r1, r2
 8007f78:	602b      	str	r3, [r5, #0]
 8007f7a:	f7f9 fdb5 	bl	8001ae8 <_fstat>
 8007f7e:	1c43      	adds	r3, r0, #1
 8007f80:	d102      	bne.n	8007f88 <_fstat_r+0x1c>
 8007f82:	682b      	ldr	r3, [r5, #0]
 8007f84:	b103      	cbz	r3, 8007f88 <_fstat_r+0x1c>
 8007f86:	6023      	str	r3, [r4, #0]
 8007f88:	bd38      	pop	{r3, r4, r5, pc}
 8007f8a:	bf00      	nop
 8007f8c:	2000a18c 	.word	0x2000a18c

08007f90 <memcpy>:
 8007f90:	440a      	add	r2, r1
 8007f92:	4291      	cmp	r1, r2
 8007f94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007f98:	d100      	bne.n	8007f9c <memcpy+0xc>
 8007f9a:	4770      	bx	lr
 8007f9c:	b510      	push	{r4, lr}
 8007f9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fa6:	4291      	cmp	r1, r2
 8007fa8:	d1f9      	bne.n	8007f9e <memcpy+0xe>
 8007faa:	bd10      	pop	{r4, pc}

08007fac <__assert_func>:
 8007fac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fae:	4614      	mov	r4, r2
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	4b09      	ldr	r3, [pc, #36]	@ (8007fd8 <__assert_func+0x2c>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4605      	mov	r5, r0
 8007fb8:	68d8      	ldr	r0, [r3, #12]
 8007fba:	b14c      	cbz	r4, 8007fd0 <__assert_func+0x24>
 8007fbc:	4b07      	ldr	r3, [pc, #28]	@ (8007fdc <__assert_func+0x30>)
 8007fbe:	9100      	str	r1, [sp, #0]
 8007fc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fc4:	4906      	ldr	r1, [pc, #24]	@ (8007fe0 <__assert_func+0x34>)
 8007fc6:	462b      	mov	r3, r5
 8007fc8:	f000 f87e 	bl	80080c8 <fiprintf>
 8007fcc:	f000 f89b 	bl	8008106 <abort>
 8007fd0:	4b04      	ldr	r3, [pc, #16]	@ (8007fe4 <__assert_func+0x38>)
 8007fd2:	461c      	mov	r4, r3
 8007fd4:	e7f3      	b.n	8007fbe <__assert_func+0x12>
 8007fd6:	bf00      	nop
 8007fd8:	20000018 	.word	0x20000018
 8007fdc:	080083fd 	.word	0x080083fd
 8007fe0:	0800840a 	.word	0x0800840a
 8007fe4:	08008438 	.word	0x08008438

08007fe8 <_calloc_r>:
 8007fe8:	b570      	push	{r4, r5, r6, lr}
 8007fea:	fba1 5402 	umull	r5, r4, r1, r2
 8007fee:	b934      	cbnz	r4, 8007ffe <_calloc_r+0x16>
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	f7ff f969 	bl	80072c8 <_malloc_r>
 8007ff6:	4606      	mov	r6, r0
 8007ff8:	b928      	cbnz	r0, 8008006 <_calloc_r+0x1e>
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	bd70      	pop	{r4, r5, r6, pc}
 8007ffe:	220c      	movs	r2, #12
 8008000:	6002      	str	r2, [r0, #0]
 8008002:	2600      	movs	r6, #0
 8008004:	e7f9      	b.n	8007ffa <_calloc_r+0x12>
 8008006:	462a      	mov	r2, r5
 8008008:	4621      	mov	r1, r4
 800800a:	f7fe f95f 	bl	80062cc <memset>
 800800e:	e7f4      	b.n	8007ffa <_calloc_r+0x12>

08008010 <_free_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4605      	mov	r5, r0
 8008014:	2900      	cmp	r1, #0
 8008016:	d041      	beq.n	800809c <_free_r+0x8c>
 8008018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800801c:	1f0c      	subs	r4, r1, #4
 800801e:	2b00      	cmp	r3, #0
 8008020:	bfb8      	it	lt
 8008022:	18e4      	addlt	r4, r4, r3
 8008024:	f7ff fa7c 	bl	8007520 <__malloc_lock>
 8008028:	4a1d      	ldr	r2, [pc, #116]	@ (80080a0 <_free_r+0x90>)
 800802a:	6813      	ldr	r3, [r2, #0]
 800802c:	b933      	cbnz	r3, 800803c <_free_r+0x2c>
 800802e:	6063      	str	r3, [r4, #4]
 8008030:	6014      	str	r4, [r2, #0]
 8008032:	4628      	mov	r0, r5
 8008034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008038:	f7ff ba78 	b.w	800752c <__malloc_unlock>
 800803c:	42a3      	cmp	r3, r4
 800803e:	d908      	bls.n	8008052 <_free_r+0x42>
 8008040:	6820      	ldr	r0, [r4, #0]
 8008042:	1821      	adds	r1, r4, r0
 8008044:	428b      	cmp	r3, r1
 8008046:	bf01      	itttt	eq
 8008048:	6819      	ldreq	r1, [r3, #0]
 800804a:	685b      	ldreq	r3, [r3, #4]
 800804c:	1809      	addeq	r1, r1, r0
 800804e:	6021      	streq	r1, [r4, #0]
 8008050:	e7ed      	b.n	800802e <_free_r+0x1e>
 8008052:	461a      	mov	r2, r3
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	b10b      	cbz	r3, 800805c <_free_r+0x4c>
 8008058:	42a3      	cmp	r3, r4
 800805a:	d9fa      	bls.n	8008052 <_free_r+0x42>
 800805c:	6811      	ldr	r1, [r2, #0]
 800805e:	1850      	adds	r0, r2, r1
 8008060:	42a0      	cmp	r0, r4
 8008062:	d10b      	bne.n	800807c <_free_r+0x6c>
 8008064:	6820      	ldr	r0, [r4, #0]
 8008066:	4401      	add	r1, r0
 8008068:	1850      	adds	r0, r2, r1
 800806a:	4283      	cmp	r3, r0
 800806c:	6011      	str	r1, [r2, #0]
 800806e:	d1e0      	bne.n	8008032 <_free_r+0x22>
 8008070:	6818      	ldr	r0, [r3, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	6053      	str	r3, [r2, #4]
 8008076:	4408      	add	r0, r1
 8008078:	6010      	str	r0, [r2, #0]
 800807a:	e7da      	b.n	8008032 <_free_r+0x22>
 800807c:	d902      	bls.n	8008084 <_free_r+0x74>
 800807e:	230c      	movs	r3, #12
 8008080:	602b      	str	r3, [r5, #0]
 8008082:	e7d6      	b.n	8008032 <_free_r+0x22>
 8008084:	6820      	ldr	r0, [r4, #0]
 8008086:	1821      	adds	r1, r4, r0
 8008088:	428b      	cmp	r3, r1
 800808a:	bf04      	itt	eq
 800808c:	6819      	ldreq	r1, [r3, #0]
 800808e:	685b      	ldreq	r3, [r3, #4]
 8008090:	6063      	str	r3, [r4, #4]
 8008092:	bf04      	itt	eq
 8008094:	1809      	addeq	r1, r1, r0
 8008096:	6021      	streq	r1, [r4, #0]
 8008098:	6054      	str	r4, [r2, #4]
 800809a:	e7ca      	b.n	8008032 <_free_r+0x22>
 800809c:	bd38      	pop	{r3, r4, r5, pc}
 800809e:	bf00      	nop
 80080a0:	2000a188 	.word	0x2000a188

080080a4 <__ascii_mbtowc>:
 80080a4:	b082      	sub	sp, #8
 80080a6:	b901      	cbnz	r1, 80080aa <__ascii_mbtowc+0x6>
 80080a8:	a901      	add	r1, sp, #4
 80080aa:	b142      	cbz	r2, 80080be <__ascii_mbtowc+0x1a>
 80080ac:	b14b      	cbz	r3, 80080c2 <__ascii_mbtowc+0x1e>
 80080ae:	7813      	ldrb	r3, [r2, #0]
 80080b0:	600b      	str	r3, [r1, #0]
 80080b2:	7812      	ldrb	r2, [r2, #0]
 80080b4:	1e10      	subs	r0, r2, #0
 80080b6:	bf18      	it	ne
 80080b8:	2001      	movne	r0, #1
 80080ba:	b002      	add	sp, #8
 80080bc:	4770      	bx	lr
 80080be:	4610      	mov	r0, r2
 80080c0:	e7fb      	b.n	80080ba <__ascii_mbtowc+0x16>
 80080c2:	f06f 0001 	mvn.w	r0, #1
 80080c6:	e7f8      	b.n	80080ba <__ascii_mbtowc+0x16>

080080c8 <fiprintf>:
 80080c8:	b40e      	push	{r1, r2, r3}
 80080ca:	b503      	push	{r0, r1, lr}
 80080cc:	4601      	mov	r1, r0
 80080ce:	ab03      	add	r3, sp, #12
 80080d0:	4805      	ldr	r0, [pc, #20]	@ (80080e8 <fiprintf+0x20>)
 80080d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80080d6:	6800      	ldr	r0, [r0, #0]
 80080d8:	9301      	str	r3, [sp, #4]
 80080da:	f7fe ffb3 	bl	8007044 <_vfiprintf_r>
 80080de:	b002      	add	sp, #8
 80080e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80080e4:	b003      	add	sp, #12
 80080e6:	4770      	bx	lr
 80080e8:	20000018 	.word	0x20000018

080080ec <__ascii_wctomb>:
 80080ec:	4603      	mov	r3, r0
 80080ee:	4608      	mov	r0, r1
 80080f0:	b141      	cbz	r1, 8008104 <__ascii_wctomb+0x18>
 80080f2:	2aff      	cmp	r2, #255	@ 0xff
 80080f4:	d904      	bls.n	8008100 <__ascii_wctomb+0x14>
 80080f6:	228a      	movs	r2, #138	@ 0x8a
 80080f8:	601a      	str	r2, [r3, #0]
 80080fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080fe:	4770      	bx	lr
 8008100:	700a      	strb	r2, [r1, #0]
 8008102:	2001      	movs	r0, #1
 8008104:	4770      	bx	lr

08008106 <abort>:
 8008106:	b508      	push	{r3, lr}
 8008108:	2006      	movs	r0, #6
 800810a:	f000 f82b 	bl	8008164 <raise>
 800810e:	2001      	movs	r0, #1
 8008110:	f7f9 fc9a 	bl	8001a48 <_exit>

08008114 <_raise_r>:
 8008114:	291f      	cmp	r1, #31
 8008116:	b538      	push	{r3, r4, r5, lr}
 8008118:	4605      	mov	r5, r0
 800811a:	460c      	mov	r4, r1
 800811c:	d904      	bls.n	8008128 <_raise_r+0x14>
 800811e:	2316      	movs	r3, #22
 8008120:	6003      	str	r3, [r0, #0]
 8008122:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008126:	bd38      	pop	{r3, r4, r5, pc}
 8008128:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800812a:	b112      	cbz	r2, 8008132 <_raise_r+0x1e>
 800812c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008130:	b94b      	cbnz	r3, 8008146 <_raise_r+0x32>
 8008132:	4628      	mov	r0, r5
 8008134:	f000 f830 	bl	8008198 <_getpid_r>
 8008138:	4622      	mov	r2, r4
 800813a:	4601      	mov	r1, r0
 800813c:	4628      	mov	r0, r5
 800813e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008142:	f000 b817 	b.w	8008174 <_kill_r>
 8008146:	2b01      	cmp	r3, #1
 8008148:	d00a      	beq.n	8008160 <_raise_r+0x4c>
 800814a:	1c59      	adds	r1, r3, #1
 800814c:	d103      	bne.n	8008156 <_raise_r+0x42>
 800814e:	2316      	movs	r3, #22
 8008150:	6003      	str	r3, [r0, #0]
 8008152:	2001      	movs	r0, #1
 8008154:	e7e7      	b.n	8008126 <_raise_r+0x12>
 8008156:	2100      	movs	r1, #0
 8008158:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800815c:	4620      	mov	r0, r4
 800815e:	4798      	blx	r3
 8008160:	2000      	movs	r0, #0
 8008162:	e7e0      	b.n	8008126 <_raise_r+0x12>

08008164 <raise>:
 8008164:	4b02      	ldr	r3, [pc, #8]	@ (8008170 <raise+0xc>)
 8008166:	4601      	mov	r1, r0
 8008168:	6818      	ldr	r0, [r3, #0]
 800816a:	f7ff bfd3 	b.w	8008114 <_raise_r>
 800816e:	bf00      	nop
 8008170:	20000018 	.word	0x20000018

08008174 <_kill_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4d07      	ldr	r5, [pc, #28]	@ (8008194 <_kill_r+0x20>)
 8008178:	2300      	movs	r3, #0
 800817a:	4604      	mov	r4, r0
 800817c:	4608      	mov	r0, r1
 800817e:	4611      	mov	r1, r2
 8008180:	602b      	str	r3, [r5, #0]
 8008182:	f7f9 fc51 	bl	8001a28 <_kill>
 8008186:	1c43      	adds	r3, r0, #1
 8008188:	d102      	bne.n	8008190 <_kill_r+0x1c>
 800818a:	682b      	ldr	r3, [r5, #0]
 800818c:	b103      	cbz	r3, 8008190 <_kill_r+0x1c>
 800818e:	6023      	str	r3, [r4, #0]
 8008190:	bd38      	pop	{r3, r4, r5, pc}
 8008192:	bf00      	nop
 8008194:	2000a18c 	.word	0x2000a18c

08008198 <_getpid_r>:
 8008198:	f7f9 bc3e 	b.w	8001a18 <_getpid>

0800819c <_init>:
 800819c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819e:	bf00      	nop
 80081a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081a2:	bc08      	pop	{r3}
 80081a4:	469e      	mov	lr, r3
 80081a6:	4770      	bx	lr

080081a8 <_fini>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	bf00      	nop
 80081ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ae:	bc08      	pop	{r3}
 80081b0:	469e      	mov	lr, r3
 80081b2:	4770      	bx	lr
