
---------- Begin Simulation Statistics ----------
final_tick                                  620000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42403                       # Simulator instruction rate (inst/s)
host_mem_usage                                2296632                       # Number of bytes of host memory used
host_op_rate                                    77253                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.16                       # Real time elapsed on the host
host_tick_rate                               67681266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      388423                       # Number of instructions simulated
sim_ops                                        707675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000620                       # Number of seconds simulated
sim_ticks                                   620000000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    529715                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   373551                       # number of cc regfile writes
system.cpu.committedInsts                      388423                       # Number of Instructions Simulated
system.cpu.committedOps                        707675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.596201                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.596201                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     45915                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    26305                       # number of floating regfile writes
system.cpu.idleCycles                           57944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                13492                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   103708                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.687034                       # Inst execution rate
system.cpu.iew.exec_refs                       204389                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      62159                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  106221                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                165689                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 21                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               932                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                74530                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1257664                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                142230                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25252                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1045963                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1603                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19377                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  11704                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21688                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            167                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8848                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4644                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1327044                       # num instructions consuming a value
system.cpu.iew.wb_count                       1032242                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585536                       # average fanout of values written-back
system.cpu.iew.wb_producers                    777032                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.664904                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1042020                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1470444                       # number of integer regfile reads
system.cpu.int_regfile_writes                  841993                       # number of integer regfile writes
system.cpu.ipc                               0.626488                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.626488                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             19681      1.84%      1.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                818197     76.38%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  141      0.01%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4461      0.42%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1456      0.14%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1502      0.14%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3706      0.35%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  390      0.04%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3941      0.37%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3413      0.32%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1315      0.12%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               134897     12.59%     92.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50480      4.71%     97.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           13379      1.25%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14224      1.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1071215                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   47677                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               92937                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        41749                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              82353                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30482                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028456                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   21695     71.17%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     71.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     33      0.11%     71.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     50      0.16%     71.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    48      0.16%     71.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.01%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2298      7.54%     79.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2985      9.79%     88.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2310      7.58%     96.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1059      3.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1034339                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2649037                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       990493                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1725435                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1257592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1071215                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          549983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              7005                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       777565                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        562057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.905883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.577698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              307149     54.65%     54.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               39814      7.08%     61.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               36136      6.43%     68.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29251      5.20%     73.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               30170      5.37%     78.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33037      5.88%     84.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               40640      7.23%     91.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               25209      4.49%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               20651      3.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          562057                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.727763                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              2235                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3844                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               165689                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               74530                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  437145                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           620001                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests         8778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests        18581                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                  184330                       # Number of BP lookups
system.cpu.branchPred.condPredicted            149152                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12417                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               103265                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   74110                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             71.766814                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6003                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8211                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                982                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7229                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          968                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          535449                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11069                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       485551                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.457468                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.509051                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          303028     62.41%     62.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           49366     10.17%     72.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           24662      5.08%     77.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           33578      6.92%     84.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           11562      2.38%     86.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            9879      2.03%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            5734      1.18%     90.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            3732      0.77%     90.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           44010      9.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       485551                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               388423                       # Number of instructions committed
system.cpu.commit.opsCommitted                 707675                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      131907                       # Number of memory references committed
system.cpu.commit.loads                         90620                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      79822                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21075                       # Number of committed floating point instructions.
system.cpu.commit.integer                      692904                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2645                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         6080      0.86%      0.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       556244     78.60%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           92      0.01%     79.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         3304      0.47%     79.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          760      0.11%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1074      0.15%     80.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2112      0.30%     80.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          366      0.05%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2672      0.38%     80.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2492      0.35%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          540      0.08%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        86498     12.22%     93.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        34973      4.94%     98.53% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4122      0.58%     99.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6314      0.89%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       707675                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         44010                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    84082                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                268137                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    160548                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 37586                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  11704                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                65401                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1620                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1431531                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7835                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      142622                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       62181                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           783                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           234                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              58338                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         855995                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      184330                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              81095                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        488088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   26516                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  238                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2114                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                    115902                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1614                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             562057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.909244                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.496515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   292626     52.06%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    17721      3.15%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    28694      5.11%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    13200      2.35%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    16492      2.93%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    15256      2.71%     68.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    15372      2.73%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    15596      2.77%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   147100     26.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               562057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.297306                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.380635                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      116202                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           589                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data          150469                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total              150469                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data         152218                       # number of overall hits
system.cpu.l1d.overall_hits::total             152218                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data         24878                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total             24878                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data        24878                       # number of overall misses
system.cpu.l1d.overall_misses::total            24878                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   1324505000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   1324505000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   1324505000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   1324505000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data       175347                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total          175347                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data       177096                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total         177096                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.141879                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.141879                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.140477                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.140477                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 53240.011255                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 53240.011255                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 53240.011255                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 53240.011255                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets          507                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                 12                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets    42.250000                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks           2463                       # number of writebacks
system.cpu.l1d.writebacks::total                 2463                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        17681                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          17681                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        17681                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         17681                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data         7197                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total         7197                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data         7197                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total         7197                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data    414157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total    414157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data    414157000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total    414157000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.041044                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.041044                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.040639                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.040639                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 57545.782965                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 57545.782965                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 57545.782965                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 57545.782965                       # average overall mshr miss latency
system.cpu.l1d.replacements                      6685                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data         111415                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total             111415                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        22640                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            22640                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   1176037000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   1176037000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data       134055                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total         134055                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.168886                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.168886                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 51945.097173                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 51945.097173                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        17675                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         17675                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data         4965                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total         4965                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    268051000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    268051000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.037037                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 53988.116818                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 53988.116818                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data         39054                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total             39054                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data         2238                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total            2238                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data    148468000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total    148468000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data        41292                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total         41292                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.054199                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.054199                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 66339.588919                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 66339.588919                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data         2232                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total         2232                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    146106000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    146106000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.054054                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.054054                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 65459.677419                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 65459.677419                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1749                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1749                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1749                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              486.294345                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                 132370                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                 6685                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                19.801047                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               166000                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   486.294345                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.949794                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.949794                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses              1423965                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses             1423965                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst          112650                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total              112650                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst         112650                       # number of overall hits
system.cpu.l1i.overall_hits::total             112650                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          3252                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              3252                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         3252                       # number of overall misses
system.cpu.l1i.overall_misses::total             3252                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    198028000                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    198028000                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    198028000                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    198028000                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst       115902                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total          115902                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst       115902                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total         115902                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.028058                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.028058                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.028058                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.028058                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 60894.218942                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 60894.218942                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 60894.218942                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 60894.218942                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_hits::.cpu.inst          646                       # number of demand (read+write) MSHR hits
system.cpu.l1i.demand_mshr_hits::total            646                       # number of demand (read+write) MSHR hits
system.cpu.l1i.overall_mshr_hits::.cpu.inst          646                       # number of overall MSHR hits
system.cpu.l1i.overall_mshr_hits::total           646                       # number of overall MSHR hits
system.cpu.l1i.demand_mshr_misses::.cpu.inst         2606                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         2606                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         2606                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         2606                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    164300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    164300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    164300000                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    164300000                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.022485                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.022485                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.022485                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.022485                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 63046.815042                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 63046.815042                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 63046.815042                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 63046.815042                       # average overall mshr miss latency
system.cpu.l1i.replacements                      2093                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst         112650                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total             112650                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         3252                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             3252                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    198028000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    198028000                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst       115902                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total         115902                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.028058                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.028058                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 60894.218942                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 60894.218942                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_hits::.cpu.inst          646                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_hits::total           646                       # number of ReadReq MSHR hits
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         2606                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         2606                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    164300000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    164300000                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.022485                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.022485                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 63046.815042                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 63046.815042                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              495.082316                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                  98631                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 2093                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                47.124224                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                78000                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   495.082316                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.966958                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.966958                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses               929821                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses              929821                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        6275                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   75069                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   57                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 167                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  33243                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    620000000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  11704                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   101922                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  159653                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1652                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    176844                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                110282                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1366466                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3002                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  33725                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1525                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  66162                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1672490                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     3519067                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  2085032                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     69461                       # Number of floating rename lookups
system.cpu.rename.committedMaps                879287                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   793197                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      69                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    139005                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1677879                       # The number of ROB reads
system.cpu.rob.writes                         2563205                       # The number of ROB writes
system.cpu.thread_0.numInsts                   388423                       # Number of Instructions committed
system.cpu.thread_0.numOps                     707675                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp             7570                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty         2463                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict           6315                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq            2232                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp           2232                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq         7571                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port        21079                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         7304                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total                28383                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       618240                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       166720                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total                784960                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                              0                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                        0                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples            9803                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000204                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.014283                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                  9801     99.98%     99.98% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                     2      0.02%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total              9803                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          21044000                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             3.4                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         14394999                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            2.3                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          5212997                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.8                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             341                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1510                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1851                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            341                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1510                       # number of overall hits
system.l2cache.overall_hits::total               1851                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2265                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5687                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7952                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2265                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5687                       # number of overall misses
system.l2cache.overall_misses::total             7952                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    155305000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    382587000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    537892000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    155305000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    382587000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    537892000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2606                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         7197                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9803                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2606                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         7197                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9803                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.869148                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.790190                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.811180                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.869148                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.790190                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.811180                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68567.328918                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67273.958150                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67642.354125                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68567.328918                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67273.958150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67642.354125                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         2265                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5687                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7952                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2265                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5687                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7952                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    153041000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    376900000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    529941000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    153041000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    376900000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    529941000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.869148                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.790190                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.811180                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.869148                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.790190                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.811180                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67567.770419                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66273.958150                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66642.479879                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67567.770419                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66273.958150                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66642.479879                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2463                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2463                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2463                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2463                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          106                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              106                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2126                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2126                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    140267000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    140267000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2232                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2232                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.952509                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.952509                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65976.952023                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65976.952023                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2126                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2126                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    138141000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    138141000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.952509                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.952509                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64976.952023                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64976.952023                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          341                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1404                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1745                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2265                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3561                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5826                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    155305000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    242320000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    397625000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         4965                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.869148                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.717221                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.769515                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68567.328918                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68048.301039                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68250.085822                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2265                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3561                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5826                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    153041000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    238759000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    391800000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.869148                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.717221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.769515                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67567.770419                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67048.301039                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67250.257467                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4485.366080                       # Cycle average of tags in use
system.l2cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1079.195974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3406.170105                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.065869                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.207896                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.273765                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         7951                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         7065                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.485291                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               305215                       # Number of tag accesses
system.l2cache.tags.data_accesses              305215                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.cpu.inst::samples      2264.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5687.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000815102                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                16033                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7951                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7951                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.27                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7951                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5675                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1714                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      499                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::64                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   508864                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     820.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      619924000                       # Total gap between requests
system.mem_ctrl.avgGap                       77968.05                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       144896                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       363968                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadRate::.cpu.inst 233703225.806451618671                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 587045161.290322542191                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2264                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         5687                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     59165206                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    141027514                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26133.04                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     24798.23                       # Per-requestor read average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       144896                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       363968                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         508864                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       144896                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       144896                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2264                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         5687                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            7951                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     233703226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     587045161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         820748387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    233703226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    233703226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    233703226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    587045161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        820748387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  7951                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           259                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           211                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           362                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           395                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           377                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5           329                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           276                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           353                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8           368                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9           291                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          281                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          172                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          151                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          210                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          157                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::16          241                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::17          250                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::18          274                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::19          199                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::20          216                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::21          221                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::22          206                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::23          324                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::24          258                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::25          309                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::26          175                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::27          196                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::28           55                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::29          219                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::30          191                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::31          217                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                 61113828                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               26492732                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           200192720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  7686.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            25178.31                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 6648                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             83.61                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         1293                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   391.474091                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   235.616276                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   369.558646                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          343     26.53%     26.53% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          323     24.98%     51.51% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          153     11.83%     63.34% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           82      6.34%     69.68% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           45      3.48%     73.16% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           38      2.94%     76.10% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           29      2.24%     78.34% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           19      1.47%     79.81% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          261     20.19%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         1293                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 508864                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               820.748387                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     4.27                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 4.27                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                83.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy     2130107.616000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy     2790487.358400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy    18507793.920000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 109444832.548800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy 460567231.387200                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 50853986.265600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   644294439.096000                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1039.184579                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     75490672                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     27650000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    516859328                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy     1933626.240000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy     2570731.296000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy    14936630.956800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 109444832.548800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy 470883619.180800                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 42927270.220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   642696710.443200                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower   1036.607597                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     63310722                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     27650000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    529039278                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5825                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2126                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2126                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5825                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port        15902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total        15902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15902                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port       508864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total       508864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  508864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7951                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7951    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7951                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    620000000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             7951000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           19659280                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
