
*** Running vivado
    with args -log wave_gen.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wave_gen.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source wave_gen.tcl -notrace
Command: link_design -top wave_gen -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.dcp' for cell 'char_fifo_i0'
INFO: [Project 1-454] Reading design checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.dcp' for cell 'clk_gen_i0/clk_core_i0'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1262.082 ; gain = 309.648
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_pin_p' already exists, overwriting the previous clock with the same name. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:2]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-2] Deriving generated clocks [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:38]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:38]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:38]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:40]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:40]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:41]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:41]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:42]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:42]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:43]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:43]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:45]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:45]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:46]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:46]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:47]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:47]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc]
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_pins.xdc]
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_pins.xdc]
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1265.844 ; gain = 913.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 187b51930

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 187b51930

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19e7ebef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: clk_gen_i0/BUFGCE_clk_samp_i0
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
Phase 4 BUFG optimization | Checksum: 19e7ebef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19e7ebef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19e7ebef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1265.844 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1265.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19e7ebef9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1265.844 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.003 | TNS=-25.544 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 17b924cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2779.082 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17b924cd1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 2779.082 ; gain = 1513.238
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2779.082 ; gain = 1513.238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.runs/impl_1/wave_gen_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wave_gen_drc_opted.rpt -pb wave_gen_drc_opted.pb -rpx wave_gen_drc_opted.rpx
Command: report_drc -file wave_gen_drc_opted.rpt -pb wave_gen_drc_opted.pb -rpx wave_gen_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.runs/impl_1/wave_gen_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 107a69c7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7265383

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 168fb25ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 168fb25ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 168fb25ea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17e3191b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17e3191b9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1168d2b1a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f405653c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f405653c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 10c90ff6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 10c90ff6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 10c90ff6c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: bd586a26

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: d7763781

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 18e7a9705

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: bb404691

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: d2000a8c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 15da5b428

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 15da5b428

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 15da5b428

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15da5b428

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f47fe2cd

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f47fe2cd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.900. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13cb6a8f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13cb6a8f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13cb6a8f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f3e83adc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e1795470

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1795470

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000
Ending Placer Task | Checksum: 1d8cb29a2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.runs/impl_1/wave_gen_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file wave_gen_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_placed.rpt -pb wave_gen_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2779.082 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bb63afbb ConstDB: 0 ShapeSum: 6635e7fc RouteDB: b73191eb

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 140af85b1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2779.082 ; gain = 0.000
Post Restoration Checksum: NetGraph: f48d6de3 NumContArr: 330c7ce2 Constraints: 22ea48ca Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14a84338f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14a84338f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14a84338f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1772f9939

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2008c9bee

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.900 | TNS=-25.438| WHS=-0.480 | THS=-4.414 |

Phase 2 Router Initialization | Checksum: 19be0c47e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22b0d5a78

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.902 | TNS=-25.456| WHS=-0.236 | THS=-0.549 |

Phase 4.1 Global Iteration 0 | Checksum: 1ad5f06b1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.902 | TNS=-25.456| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e46a5061

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: e46a5061

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15846437f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.902 | TNS=-25.456| WHS=0.037  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 15846437f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15846437f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 15846437f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bde2ca2d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.902 | TNS=-25.456| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 100bfdf66

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 100bfdf66

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0457044 %
  Global Horizontal Routing Utilization  = 0.0536238 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.1864%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.4557%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.5769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.5769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 180ba7ece

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180ba7ece

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 180ba7ece

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2779.082 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.902 | TNS=-25.456| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 180ba7ece

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 2779.082 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.runs/impl_1/wave_gen_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wave_gen_drc_routed.rpt -pb wave_gen_drc_routed.pb -rpx wave_gen_drc_routed.rpx
Command: report_drc -file wave_gen_drc_routed.rpt -pb wave_gen_drc_routed.pb -rpx wave_gen_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.runs/impl_1/wave_gen_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
Command: report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.runs/impl_1/wave_gen_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
Command: report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_rx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KCU105/vhdl/wave_gen.srcs/constrs_1/imports/vhdl/wave_gen_timing.xdc:14]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file wave_gen_route_status.rpt -pb wave_gen_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file wave_gen_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file wave_gen_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2779.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 13:29:37 2018...
