// Seed: 1148993023
module module_0 #(
    parameter id_12 = 32'd6,
    parameter id_8  = 32'd60
) (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3 = id_3;
  wire id_4, id_5, id_6, id_7, _id_8, id_9, id_10, id_11, _id_12, id_13, id_14;
  logic [id_12 : id_8] id_15 = id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wor id_8
);
  assign id_7 = id_5;
  wire id_10 = id_1;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
