// Seed: 1238249106
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign id_3[1] = 1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    output wor id_6,
    input wor id_7,
    input uwire id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    output uwire id_13,
    output supply1 id_14
);
  id_16 :
  assert property (@(posedge id_2 == 1) 1)
  else deassign id_5.id_1;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
