Analysis & Synthesis report for main
Sun Mar 16 19:43:45 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |main|debug_uart_tx:u_debug_uart_tx|tx_cnt
 10. State Machine - |main|debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx|state
 11. State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt
 12. State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state
 13. State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state
 14. State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state
 15. State Machine - |main|dht11_module:dht11_inst|cur_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_vuu:auto_generated
 23. Parameter Settings for User Entity Instance: alarm_ctrl:alarm_inst
 24. Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table
 25. Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
 26. Parameter Settings for User Entity Instance: debug_uart_tx:u_debug_uart_tx
 27. Parameter Settings for User Entity Instance: debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "debug_uart_tx:u_debug_uart_tx"
 32. Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"
 33. Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"
 34. Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init"
 35. Port Connectivity Checks: "spo:spo_inst|Integer_temp:u_Integer_ratio"
 36. Port Connectivity Checks: "alarm_ctrl:alarm_inst"
 37. Port Connectivity Checks: "dht11_module:dht11_inst"
 38. SignalTap II Logic Analyzer Settings
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 16 19:43:44 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,848                                       ;
;     Total combinational functions  ; 1,337                                       ;
;     Dedicated logic registers      ; 1,251                                       ;
; Total registers                    ; 1251                                        ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 67,072                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/uart_tx.v                                                                     ;         ;
; top_temp.v                       ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/top_temp.v                                                                    ;         ;
; spo.v                            ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/spo.v                                                                         ;         ;
; max30102_init_table.v            ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/max30102_init_table.v                                                         ;         ;
; MAX30102_Init.v                  ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/MAX30102_Init.v                                                               ;         ;
; Integer_temp.v                   ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/Integer_temp.v                                                                ;         ;
; I2C_Init_Dev.v                   ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v                                                                ;         ;
; i2c_control.v                    ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/i2c_control.v                                                                 ;         ;
; i2c_bit_shift.v                  ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/i2c_bit_shift.v                                                               ;         ;
; debug_uart_tx.v                  ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/debug_uart_tx.v                                                               ;         ;
; alarm_ctrl.v                     ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v                                                                  ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/main.v                                                                        ;         ;
; rst_module.v                     ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/rst_module.v                                                                  ;         ;
; dht11_module.v                   ; yes             ; User Verilog HDL File        ; E:/Code/FPGA_project/other/fish_tank/dht11_module.v                                                                ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_g124.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/altsyncram_g124.tdf                                                        ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/mux_tsc.tdf                                                                ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/decode_dvf.tdf                                                             ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_fgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/cntr_fgi.tdf                                                               ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/cntr_m9j.tdf                                                               ;         ;
; db/cntr_igi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/cntr_igi.tdf                                                               ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/cmpr_rgc.tdf                                                               ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/cntr_23j.tdf                                                               ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/cmpr_ngc.tdf                                                               ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_vuu.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Code/FPGA_project/other/fish_tank/db/altsyncram_vuu.tdf                                                         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,848     ;
;                                             ;           ;
; Total combinational functions               ; 1337      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 533       ;
;     -- 3 input functions                    ; 374       ;
;     -- <=2 input functions                  ; 430       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 993       ;
;     -- arithmetic mode                      ; 344       ;
;                                             ;           ;
; Total registers                             ; 1251      ;
;     -- Dedicated logic registers            ; 1251      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 39        ;
; Total memory bits                           ; 67072     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 867       ;
; Total fan-out                               ; 9000      ;
; Average fan-out                             ; 3.33      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                                                                                   ; 1337 (1)          ; 1251 (0)     ; 67072       ; 0            ; 0       ; 0         ; 39   ; 0            ; |main                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |alarm_ctrl:alarm_inst|                                                                              ; 32 (32)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|alarm_ctrl:alarm_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;    |debug_uart_tx:u_debug_uart_tx|                                                                      ; 81 (39)           ; 51 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|debug_uart_tx:u_debug_uart_tx                                                                                                                                                                                                                                                                                                        ; work         ;
;       |uart_tx:u_uart_tx|                                                                               ; 42 (42)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx                                                                                                                                                                                                                                                                                      ; work         ;
;    |dht11_module:dht11_inst|                                                                            ; 97 (97)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|dht11_module:dht11_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;    |rst_module:rst_inst|                                                                                ; 42 (42)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|rst_module:rst_inst                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 400 (1)           ; 559 (32)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 399 (0)           ; 527 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 399 (88)          ; 527 (148)    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_g124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 39 (1)            ; 96 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 32 (0)            ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 102 (10)          ; 88 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_igi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |spo:spo_inst|                                                                                       ; 248 (46)          ; 194 (32)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|spo:spo_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |Integer_temp:u_Integer_ratio|                                                                    ; 96 (96)           ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|spo:spo_inst|Integer_temp:u_Integer_ratio                                                                                                                                                                                                                                                                                            ; work         ;
;       |Integer_temp:u_Integer_spo|                                                                      ; 106 (106)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|spo:spo_inst|Integer_temp:u_Integer_spo                                                                                                                                                                                                                                                                                              ; work         ;
;    |top_temp:u_top_temp|                                                                                ; 314 (28)          ; 254 (49)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |max30102_Init:u_max30102_Init|                                                                   ; 286 (25)          ; 205 (17)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init                                                                                                                                                                                                                                                                                    ; work         ;
;          |I2C_Init_Dev:u_I2C_Init_Dev|                                                                  ; 261 (42)          ; 188 (70)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev                                                                                                                                                                                                                                                        ; work         ;
;             |i2c_control:i2c_control|                                                                   ; 213 (105)         ; 114 (68)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control                                                                                                                                                                                                                                ; work         ;
;                |i2c_bit_shift:i2c_bit_shift|                                                            ; 108 (108)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                                                                                                                                                                                    ; work         ;
;             |max30102_init_table:u_max30102_init_table|                                                 ; 6 (6)             ; 4 (4)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table                                                                                                                                                                                                              ; work         ;
;                |altsyncram:Mux10_rtl_0|                                                                 ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0                                                                                                                                                                                       ; work         ;
;                   |altsyncram_vuu:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_vuu:auto_generated                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None               ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_vuu:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 256          ; 6            ; --           ; --           ; 1536  ; main.main0.rtl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|debug_uart_tx:u_debug_uart_tx|tx_cnt                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; tx_cnt.0111 ; tx_cnt.0110 ; tx_cnt.0101 ; tx_cnt.0100 ; tx_cnt.0011 ; tx_cnt.0010 ; tx_cnt.0001 ; tx_cnt.0000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; tx_cnt.0000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; tx_cnt.0001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; tx_cnt.0010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; tx_cnt.0011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; tx_cnt.0100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; tx_cnt.0101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; tx_cnt.0110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; tx_cnt.0111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx|state         ;
+-------------------+-------------------+---------------+--------------+--------------+
; Name              ; state.S_SEND_BYTE ; state.S_START ; state.S_IDLE ; state.S_STOP ;
+-------------------+-------------------+---------------+--------------+--------------+
; state.S_IDLE      ; 0                 ; 0             ; 0            ; 0            ;
; state.S_START     ; 0                 ; 1             ; 1            ; 0            ;
; state.S_SEND_BYTE ; 1                 ; 0             ; 1            ; 0            ;
; state.S_STOP      ; 0                 ; 0             ; 1            ; 1            ;
+-------------------+-------------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt                         ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; state_cnt.0110 ; state_cnt.0101 ; state_cnt.0100 ; state_cnt.0011 ; state_cnt.0010 ; state_cnt.0001 ; state_cnt.0000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; state_cnt.0000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; state_cnt.0001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; state_cnt.0010 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; state_cnt.0011 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; state_cnt.0100 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; state_cnt.0101 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state_cnt.0110 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state ;
+----------+----------+----------+--------------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                                 ;
+----------+----------+----------+--------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                        ;
; state.01 ; 1        ; 0        ; 1                                                                        ;
; state.10 ; 1        ; 1        ; 0                                                                        ;
+----------+----------+----------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state                                                                           ;
+---------------------+--------------------+---------------------+---------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; Name                ; state.LRD_REG_DONE ; state.WAIT_LRD_DONE ; state.LRD_REG ; state.RD_REG_DONE ; state.WAIT_RD_DONE ; state.RD_REG ; state.WR_REG_DONE ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+---------------------+--------------------+---------------------+---------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; state.IDLE          ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 0          ;
; state.WR_REG        ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE  ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 1                  ; 0            ; 1          ;
; state.WR_REG_DONE   ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 1                 ; 0                  ; 0            ; 1          ;
; state.RD_REG        ; 0                  ; 0                   ; 0             ; 0                 ; 0                  ; 1            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE  ; 0                  ; 0                   ; 0             ; 0                 ; 1                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.RD_REG_DONE   ; 0                  ; 0                   ; 0             ; 1                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.LRD_REG       ; 0                  ; 0                   ; 1             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_LRD_DONE ; 0                  ; 1                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.LRD_REG_DONE  ; 1                  ; 0                   ; 0             ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
+---------------------+--------------------+---------------------+---------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+-------------------------------------------+
; Name            ; state.GEN_STO ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE                                ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+-------------------------------------------+
; state.IDLE      ; 0             ; 0             ; 0               ; 0             ; 0             ; 0             ; 0                                         ;
; state.GEN_STA   ; 0             ; 0             ; 0               ; 0             ; 0             ; 1             ; 1                                         ;
; state.WR_DATA   ; 0             ; 0             ; 0               ; 0             ; 1             ; 0             ; 1                                         ;
; state.RD_DATA   ; 0             ; 0             ; 0               ; 1             ; 0             ; 0             ; 1                                         ;
; state.CHECK_ACK ; 0             ; 0             ; 1               ; 0             ; 0             ; 0             ; 1                                         ;
; state.GEN_ACK   ; 0             ; 1             ; 0               ; 0             ; 0             ; 0             ; 1                                         ;
; state.GEN_STO   ; 1             ; 0             ; 0               ; 0             ; 0             ; 0             ; 1                                         ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|dht11_module:dht11_inst|cur_state                                                                                         ;
+----------------------+--------------------+----------------------+-----------------+----------------------+-----------------+-------------------+
; Name                 ; cur_state.REV_data ; cur_state.DELAY_75us ; cur_state.REPLY ; cur_state.DELAY_10us ; cur_state.START ; cur_state.WAIT_1S ;
+----------------------+--------------------+----------------------+-----------------+----------------------+-----------------+-------------------+
; cur_state.WAIT_1S    ; 0                  ; 0                    ; 0               ; 0                    ; 0               ; 0                 ;
; cur_state.START      ; 0                  ; 0                    ; 0               ; 0                    ; 1               ; 1                 ;
; cur_state.DELAY_10us ; 0                  ; 0                    ; 0               ; 1                    ; 0               ; 1                 ;
; cur_state.REPLY      ; 0                  ; 0                    ; 1               ; 0                    ; 0               ; 1                 ;
; cur_state.DELAY_75us ; 0                  ; 1                    ; 0               ; 0                    ; 0               ; 1                 ;
; cur_state.REV_data   ; 1                  ; 0                    ; 0               ; 0                    ; 0               ; 1                 ;
+----------------------+--------------------+----------------------+-----------------+----------------------+-----------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spo:spo_inst|flo_sp[7]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; spo:spo_inst|Integer_temp:u_Integer_ratio|divisor_reg[15..17]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; dht11_module:dht11_inst|dht11_out                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; dht11_module:dht11_inst|state[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[11]                                                           ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[1]                                                            ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[7]                                                            ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[6]                                                            ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[13..15]                                                       ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[12]                                                           ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[1,2]                                                                                                ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[0]                                                                                                  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|wrdata[1]                                                                                                 ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[3]                                                                                                  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[4..7]                                                                                               ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[3]                                                                                                  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[5..7]                                                                                               ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[4]                                                                                                  ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|wrdata[7]                                                                                                 ; Merged with top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|wrdata[6]                                                                                                 ;
; spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[0..4]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[12]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[4]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr1[3]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; debug_uart_tx:u_debug_uart_tx|tx_cnt~12                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; debug_uart_tx:u_debug_uart_tx|tx_cnt~13                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; debug_uart_tx:u_debug_uart_tx|tx_cnt~14                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; debug_uart_tx:u_debug_uart_tx|tx_cnt~15                                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx|state~4                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx|state~5                                                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt~11                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt~12                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt~13                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|state_cnt~14                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~14                                                                          ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~15                                                                          ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~16                                                                          ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|state~17                                                                          ; Lost fanout                                                                                                                                                                                         ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state~18                                              ; Lost fanout                                                                                                                                                                                         ;
; dht11_module:dht11_inst|cur_state~10                                                                                                                                                    ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 46                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[0]                                                                                                    ; Stuck at GND              ; spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[1],                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ; spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[2],                                                                                                    ;
;                                                                                                                                                              ;                           ; spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[3],                                                                                                    ;
;                                                                                                                                                              ;                           ; spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[4]                                                                                                     ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[12]                                ; Stuck at GND              ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|addr0[4]                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1251  ;
; Number of registers using Synchronous Clear  ; 147   ;
; Number of registers using Synchronous Load   ; 94    ;
; Number of registers using Asynchronous Clear ; 773   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 760   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx|tx_reg                                                                                                                         ; 1       ;
; rst_module:rst_inst|rst_n                                                                                                                                                      ; 538     ;
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 20                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                          ; Megafunction                                                                                                                        ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|q[0,1,5,8..10] ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|Mux10_rtl_0 ; ROM  ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx|bit_cnt[0]                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|dht11_module:dht11_inst|bit_cnt[0]                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |main|rst_module:rst_inst|rst_cnt[18]                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_ratio|quotient[4]                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|cnt[5]                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_spo|quotient[4]                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_ratio|quotient_temp[0]                                                                                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_ratio|dividend_reg[9]                                                                                                           ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_spo|quotient_temp[16]                                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_spo|dividend_reg[17]                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main|alarm_ctrl:alarm_inst|wave_counter[4]                                                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |main|alarm_ctrl:alarm_inst|debounce_cnt[0]                                                                                                                               ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_spo|remainder[0]                                                                                                                ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |main|spo:spo_inst|Integer_temp:u_Integer_ratio|remainder[6]                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Tx_DATA[6]                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Tx_DATA[4]                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Cmd[2]                                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                            ;
; 13:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |main|debug_uart_tx:u_debug_uart_tx|tx_data[3]                                                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |main|debug_uart_tx:u_debug_uart_tx|tx_data[0]                                                                                                                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|Tx_DATA[3]                                                    ;
; 14:1               ; 22 bits   ; 198 LEs       ; 22 LEs               ; 176 LEs                ; Yes        ; |main|dht11_module:dht11_inst|cnt_us[21]                                                                                                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|Selector9                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |main|debug_uart_tx:u_debug_uart_tx|Selector0                                                                                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Selector12                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |main|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |main|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0|altsyncram_vuu:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alarm_ctrl:alarm_inst ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; TEMP_THRESHOLD ; 00101000   ; Unsigned Binary                      ;
; HALF_PERIOD    ; 1101001000 ; Unsigned Binary                      ;
; DEBOUNCE_TIME  ; 0111110100 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                               ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                                                                                                     ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug_uart_tx:u_debug_uart_tx ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                   ;
; BAUD_RATE      ; 115200 ; Signed Integer                                   ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                                                     ;
; BAUD_RATE      ; 115200 ; Signed Integer                                                     ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                               ;
+-------------------------------------------------+----------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                      ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 21911                                                                      ; Untyped        ;
; sld_node_crc_loword                             ; 60695                                                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                          ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                       ; Untyped        ;
; sld_segment_size                                ; 4096                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                       ; String         ;
; sld_inversion_mask_length                       ; 74                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                          ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 6                    ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; main.main0.rtl.mif   ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_vuu       ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                              ;
; Entity Instance                           ; top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                            ;
;     -- WIDTH_A                            ; 6                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "debug_uart_tx:u_debug_uart_tx" ;
+----------------+-------+----------+-----------------------+
; Port           ; Type  ; Severity ; Details               ;
+----------------+-------+----------+-----------------------+
; datain[47..42] ; Input ; Info     ; Stuck at GND          ;
; datain[23..18] ; Input ; Info     ; Stuck at GND          ;
+----------------+-------+----------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"                                                                                         ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr             ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "addr[15..8]" will be connected to GND.                                     ;
; addr_mode        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; addr_mode[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; rddata           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; device_id[3..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; l_rddata[47..42] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; l_rddata[23..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; dev_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_temp:u_top_temp|max30102_Init:u_max30102_Init"                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; led     ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "led[3..1]" have no fanouts ;
; led     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
; key_cnt ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spo:spo_inst|Integer_temp:u_Integer_ratio"                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; dividend[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; divisor[17..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; quotient[17..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alarm_ctrl:alarm_inst"                                                                                                                                    ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; temperature ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "temperature[7..1]" will be connected to GND. ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dht11_module:dht11_inst"                                                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; temp_value ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "temp_value[7..1]" have no fanouts ;
; humi_value ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "humi_value[7..1]" have no fanouts ;
; humi_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                      ;
+---------------+---------------+-----------+----------------+-------------------+------------------------------------------+---------+
; Name          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                        ; Details ;
+---------------+---------------+-----------+----------------+-------------------+------------------------------------------+---------+
; spo2_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[0]~0            ; N/A     ;
; spo2_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[0]~0            ; N/A     ;
; spo2_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[10]~9           ; N/A     ;
; spo2_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[10]~9           ; N/A     ;
; spo2_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[11]~10          ; N/A     ;
; spo2_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[11]~10          ; N/A     ;
; spo2_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[12]~11_wirecell ; N/A     ;
; spo2_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[12]~11_wirecell ; N/A     ;
; spo2_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[13]~12          ; N/A     ;
; spo2_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[13]~12          ; N/A     ;
; spo2_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|WideOr0~5                   ; N/A     ;
; spo2_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|WideOr0~5                   ; N/A     ;
; spo2_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                     ; N/A     ;
; spo2_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                     ; N/A     ;
; spo2_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[1]~1            ; N/A     ;
; spo2_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[1]~1            ; N/A     ;
; spo2_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[2]~2            ; N/A     ;
; spo2_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[2]~2            ; N/A     ;
; spo2_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[3]~3            ; N/A     ;
; spo2_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[3]~3            ; N/A     ;
; spo2_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[4]~4            ; N/A     ;
; spo2_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[4]~4            ; N/A     ;
; spo2_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[5]~5            ; N/A     ;
; spo2_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[5]~5            ; N/A     ;
; spo2_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[6]~6            ; N/A     ;
; spo2_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[6]~6            ; N/A     ;
; spo2_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                     ; N/A     ;
; spo2_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                     ; N/A     ;
; spo2_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[8]~7            ; N/A     ;
; spo2_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[8]~7            ; N/A     ;
; spo2_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[9]~8            ; N/A     ;
; spo2_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; spo:spo_inst|spodata_out[9]~8            ; N/A     ;
; clk           ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk                                      ; N/A     ;
+---------------+---------------+-----------+----------------+-------------------+------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Mar 16 19:43:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file top_temp.v
    Info (12023): Found entity 1: top_temp
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file spo.v
    Info (12023): Found entity 1: spo
Info (12021): Found 1 design units, including 1 entities, in source file max30102_init_table.v
    Info (12023): Found entity 1: max30102_init_table
Info (12021): Found 1 design units, including 1 entities, in source file max30102_init.v
    Info (12023): Found entity 1: max30102_Init
Info (12021): Found 1 design units, including 1 entities, in source file key_filter.v
    Info (12023): Found entity 1: key_filter
Warning (10229): Verilog HDL Expression warning at Integer_temp.v(66): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file integer_temp.v
    Info (12023): Found entity 1: Integer_temp
Info (12021): Found 1 design units, including 1 entities, in source file i2c_init_dev.v
    Info (12023): Found entity 1: I2C_Init_Dev
Info (12021): Found 1 design units, including 1 entities, in source file i2c_control.v
    Info (12023): Found entity 1: i2c_control
Info (12021): Found 1 design units, including 1 entities, in source file i2c_bit_shift.v
    Info (12023): Found entity 1: i2c_bit_shift
Info (12021): Found 1 design units, including 1 entities, in source file debug_uart_tx.v
    Info (12023): Found entity 1: debug_uart_tx
Warning (12019): Can't analyze file -- file max30102_controller.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mq2_module.v
    Info (12023): Found entity 1: mq2_module
Info (12021): Found 1 design units, including 1 entities, in source file alarm_ctrl.v
    Info (12023): Found entity 1: alarm_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main
Info (12021): Found 1 design units, including 1 entities, in source file rst_module.v
    Info (12023): Found entity 1: rst_module
Info (12021): Found 1 design units, including 1 entities, in source file dht11_module.v
    Info (12023): Found entity 1: dht11_module
Warning (10236): Verilog HDL Implicit Net warning at top_temp.v(104): created implicit net for "led"
Warning (10236): Verilog HDL Implicit Net warning at main.v(44): created implicit net for "temp_value"
Warning (10236): Verilog HDL Implicit Net warning at main.v(45): created implicit net for "humi_value"
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10858): Verilog HDL warning at main.v(22): object max30102_device_id used but never assigned
Warning (10030): Net "max30102_device_id" at main.v(22) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "rst_module" for hierarchy "rst_module:rst_inst"
Info (12128): Elaborating entity "dht11_module" for hierarchy "dht11_module:dht11_inst"
Warning (10036): Verilog HDL or VHDL warning at dht11_module.v(41): object "dht11_in" assigned a value but never read
Info (12128): Elaborating entity "alarm_ctrl" for hierarchy "alarm_ctrl:alarm_inst"
Info (12128): Elaborating entity "spo" for hierarchy "spo:spo_inst"
Warning (10230): Verilog HDL assignment warning at spo.v(47): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Integer_temp" for hierarchy "spo:spo_inst|Integer_temp:u_Integer_spo"
Info (12128): Elaborating entity "top_temp" for hierarchy "top_temp:u_top_temp"
Warning (10230): Verilog HDL assignment warning at top_temp.v(85): truncated value with size 36 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at top_temp.v(89): truncated value with size 10 to match size of target (8)
Info (12128): Elaborating entity "max30102_Init" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init"
Info (12128): Elaborating entity "I2C_Init_Dev" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"
Warning (10036): Verilog HDL or VHDL warning at I2C_Init_Dev.v(49): object "fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at I2C_Init_Dev.v(50): object "read_ready" assigned a value but never read
Info (12128): Elaborating entity "max30102_init_table" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"
Warning (10030): Net "rom[255..10]" at max30102_init_table.v(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "i2c_control" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"
Warning (10034): Output port "led" at i2c_control.v(31) has no driver
Info (12128): Elaborating entity "i2c_bit_shift" for hierarchy "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift"
Info (12128): Elaborating entity "debug_uart_tx" for hierarchy "debug_uart_tx:u_debug_uart_tx"
Info (12128): Elaborating entity "uart_tx" for hierarchy "debug_uart_tx:u_debug_uart_tx|uart_tx:u_uart_tx"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g124.tdf
    Info (12023): Found entity 1: altsyncram_g124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to main.main0.rtl.mif
Info (12130): Elaborated megafunction instantiation "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "main.main0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuu.tdf
    Info (12023): Found entity 1: altsyncram_vuu
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "state[3]" is stuck at GND
    Warning (13410): Pin "device_id_out[0]" is stuck at GND
    Warning (13410): Pin "device_id_out[1]" is stuck at GND
    Warning (13410): Pin "device_id_out[2]" is stuck at GND
    Warning (13410): Pin "device_id_out[3]" is stuck at GND
    Warning (13410): Pin "device_id_out[4]" is stuck at GND
    Warning (13410): Pin "device_id_out[5]" is stuck at GND
    Warning (13410): Pin "device_id_out[6]" is stuck at GND
    Warning (13410): Pin "device_id_out[7]" is stuck at GND
    Warning (13410): Pin "spo2_data[7]" is stuck at GND
    Warning (13410): Pin "spo2_data[15]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/output_files/main.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_in"
Info (21057): Implemented 1951 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1885 logic cells
    Info (21064): Implemented 22 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4724 megabytes
    Info: Processing ended: Sun Mar 16 19:43:45 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Code/FPGA_project/other/fish_tank/output_files/main.map.smsg.


