{
	"finish__design__instance__count__class:antenna_cell": 21,
	"finish__design__instance__area__class:antenna_cell": 118.541,
	"finish__design__instance__count__class:buffer": 38,
	"finish__design__instance__area__class:buffer": 2195.83,
	"finish__design__instance__count__class:clock_buffer": 22,
	"finish__design__instance__area__class:clock_buffer": 3262.69,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 2071.64,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 344.333,
	"finish__design__instance__count__class:clock_inverter": 10,
	"finish__design__instance__area__class:clock_inverter": 254.016,
	"finish__design__instance__count__class:sequential_cell": 152,
	"finish__design__instance__area__class:sequential_cell": 13172.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 400,
	"finish__design__instance__area__class:multi_input_combinational_cell": 17196.9,
	"finish__design__instance__count": 698,
	"finish__design__instance__area": 38616.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.25054,
	"finish__clock__skew__setup": 0.0298095,
	"finish__clock__skew__hold": 0.0298095,
	"finish__timing__drv__max_slew_limit": 0.811008,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.92743,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 33,
	"finish__power__internal__total": 0.0883085,
	"finish__power__switching__total": 0.0378621,
	"finish__power__leakage__total": 3.15716e-06,
	"finish__power__total": 0.126174,
	"finish__design__io": 35,
	"finish__design__die__area": 5.68975e+06,
	"finish__design__core__area": 5.6684e+06,
	"finish__design__instance__count": 7093,
	"finish__design__instance__area": 74714.6,
	"finish__design__instance__count__stdcell": 7093,
	"finish__design__instance__area__stdcell": 74714.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0131809,
	"finish__design__instance__utilization__stdcell": 0.0131809,
	"finish__design__rows": 472,
	"finish__design__rows:GF018hv5v_green_sc9": 472,
	"finish__design__sites": 2008360,
	"finish__design__sites:GF018hv5v_green_sc9": 2008360,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}