$date
	Tue Jun 14 11:07:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module project_template $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
0!
$end
#20000
0#
0"
#30000
1#
1!
1"
#50000
0"
#70000
0#
0!
#80000
1#
1!
#90000
0#
0!
#100000
1#
1!
#110000
0#
0!
#120000
1#
1"
#130000
1!
0"
#140000
0#
0!
#150000
1#
1"
#160000
1!
#170000
0#
0!
0"
#180000
1#
1"
#190000
0#
0"
#200000
1#
1"
#220000
0#
0"
#230000
1#
1!
1"
#250000
0!
#260000
1!
0"
#270000
1"
#280000
0!
#300000
1!
#310000
0"
#320000
1"
#330000
0"
#340000
0!
1"
#350000
1!
#370000
0!
#380000
1!
#400000
0"
#410000
0!
1"
#420000
1!
0"
#430000
0!
1"
#440000
1!
#450000
0!
#460000
0#
0"
#470000
1#
1!
1"
#480000
0#
0!
0"
#490000
1#
1!
#510000
0#
0!
#520000
1#
1"
#530000
1!
#540000
0#
0!
0"
#550000
1#
1!
1"
#560000
0"
#570000
0!
1"
#580000
0#
0"
#590000
1#
1!
1"
#600000
0#
0!
0"
#610000
1#
1!
1"
#620000
0"
#650000
1"
#660000
0"
#670000
1"
#690000
0#
0!
0"
#700000
1#
1"
#710000
1!
#720000
0!
#740000
1!
#750000
0"
#760000
0!
1"
#770000
1!
0"
#790000
0#
0!
#800000
1#
1!
1"
#820000
0#
0!
0"
#830000
1#
1!
#840000
0!
1"
#860000
0#
0"
#870000
1#
1!
1"
#880000
0#
0!
0"
#890000
1#
1!
#900000
0!
1"
#910000
0#
0"
#940000
1#
1"
#970000
0#
0"
#990000
1#
1"
#1000001
