// Seed: 1941950656
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output wand id_8,
    output wand id_9
);
  tri  id_11 = 1'h0;
  tri1 id_12 = -1, id_13;
  logic ["" : 1] id_14 = ~id_5 == id_12 & id_14, id_15;
  assign id_2 = id_11;
endmodule
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    output wor module_1
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_8 = 0;
  logic [-1 'b0 : -1] id_5, id_6;
  wand id_7 = -1;
endmodule
