# do clk_up.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:05 on Jun 26,2023
# vlog -work work clk_up.vo 
# -- Compiling module clk_up
# 
# Top level modules:
# 	clk_up
# End time: 21:11:05 on Jun 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:05 on Jun 26,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module clk_up_vlg_vec_tst
# 
# Top level modules:
# 	clk_up_vlg_vec_tst
# End time: 21:11:05 on Jun 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.clk_up_vlg_vec_tst 
# Start time: 21:11:05 on Jun 26,2023
# Loading work.clk_up_vlg_vec_tst
# Loading work.clk_up
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /clk_up_vlg_vec_tst
# End time: 21:11:06 on Jun 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
