|i2c_top
osc => osc.IN1
sda_lcd <> lcd_1602:lcd_1602_inst.sda
sclk_lcd << lcd_1602:lcd_1602_inst.sclk
sda_ds1307 <> ds1307:ds1307_inst.sda
sclk_ds1307 << ds1307:ds1307_inst.sclk
sda_at24c04 <> at24c04:at24c04_inst.sda
sclk_at24c04 << at24c04:at24c04_inst.sclk


|i2c_top|pll:pll_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|i2c_top|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|i2c_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|i2c_top|counter:counter_inst
clock => clock.IN1
q[0] <= lpm_counter:LPM_COUNTER_component.q
q[1] <= lpm_counter:LPM_COUNTER_component.q
q[2] <= lpm_counter:LPM_COUNTER_component.q
q[3] <= lpm_counter:LPM_COUNTER_component.q


|i2c_top|counter:counter_inst|lpm_counter:LPM_COUNTER_component
clock => cntr_aph:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_aph:auto_generated.q[0]
q[1] <= cntr_aph:auto_generated.q[1]
q[2] <= cntr_aph:auto_generated.q[2]
q[3] <= cntr_aph:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|i2c_top|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_aph:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|i2c_top|ds1307:ds1307_inst
clk => i2c:i2c_inst.clk
clk => max[0].CLK
clk => max[1].CLK
clk => max[2].CLK
clk => max[3].CLK
clk => max[4].CLK
clk => max[5].CLK
clk => max[6].CLK
clk => max[7].CLK
clk => max[8].CLK
clk => max[9].CLK
clk => max[10].CLK
clk => max[11].CLK
clk => max[12].CLK
clk => max[13].CLK
clk => max[14].CLK
clk => max[15].CLK
clk => max[16].CLK
clk => max[17].CLK
clk => max[18].CLK
clk => max[19].CLK
clk => max[20].CLK
clk => max[21].CLK
clk => max[22].CLK
clk => max[23].CLK
clk => max[24].CLK
clk => max[25].CLK
clk => max[26].CLK
clk => max[27].CLK
clk => max[28].CLK
clk => max[29].CLK
clk => max[30].CLK
clk => max[31].CLK
clk => buff[1][0].CLK
clk => buff[1][1].CLK
clk => buff[1][2].CLK
clk => buff[1][3].CLK
clk => buff[1][4].CLK
clk => buff[1][5].CLK
clk => buff[1][6].CLK
clk => buff[1][7].CLK
clk => buff[0][0].CLK
clk => buff[0][1].CLK
clk => buff[0][2].CLK
clk => buff[0][3].CLK
clk => buff[0][4].CLK
clk => buff[0][5].CLK
clk => buff[0][6].CLK
clk => buff[0][7].CLK
clk => out_ds1307.rtc[15][0]~reg0.CLK
clk => out_ds1307.rtc[15][1]~reg0.CLK
clk => out_ds1307.rtc[15][2]~reg0.CLK
clk => out_ds1307.rtc[15][3]~reg0.CLK
clk => out_ds1307.rtc[15][4]~reg0.CLK
clk => out_ds1307.rtc[15][5]~reg0.CLK
clk => out_ds1307.rtc[15][6]~reg0.CLK
clk => out_ds1307.rtc[15][7]~reg0.CLK
clk => out_ds1307.rtc[14][0]~reg0.CLK
clk => out_ds1307.rtc[14][1]~reg0.CLK
clk => out_ds1307.rtc[14][2]~reg0.CLK
clk => out_ds1307.rtc[14][3]~reg0.CLK
clk => out_ds1307.rtc[14][4]~reg0.CLK
clk => out_ds1307.rtc[14][5]~reg0.CLK
clk => out_ds1307.rtc[14][6]~reg0.CLK
clk => out_ds1307.rtc[14][7]~reg0.CLK
clk => out_ds1307.rtc[13][0]~reg0.CLK
clk => out_ds1307.rtc[13][1]~reg0.CLK
clk => out_ds1307.rtc[13][2]~reg0.CLK
clk => out_ds1307.rtc[13][3]~reg0.CLK
clk => out_ds1307.rtc[13][4]~reg0.CLK
clk => out_ds1307.rtc[13][5]~reg0.CLK
clk => out_ds1307.rtc[13][6]~reg0.CLK
clk => out_ds1307.rtc[13][7]~reg0.CLK
clk => out_ds1307.rtc[12][0]~reg0.CLK
clk => out_ds1307.rtc[12][1]~reg0.CLK
clk => out_ds1307.rtc[12][2]~reg0.CLK
clk => out_ds1307.rtc[12][3]~reg0.CLK
clk => out_ds1307.rtc[12][4]~reg0.CLK
clk => out_ds1307.rtc[12][5]~reg0.CLK
clk => out_ds1307.rtc[12][6]~reg0.CLK
clk => out_ds1307.rtc[12][7]~reg0.CLK
clk => out_ds1307.rtc[11][0]~reg0.CLK
clk => out_ds1307.rtc[11][1]~reg0.CLK
clk => out_ds1307.rtc[11][2]~reg0.CLK
clk => out_ds1307.rtc[11][3]~reg0.CLK
clk => out_ds1307.rtc[11][4]~reg0.CLK
clk => out_ds1307.rtc[11][5]~reg0.CLK
clk => out_ds1307.rtc[11][6]~reg0.CLK
clk => out_ds1307.rtc[11][7]~reg0.CLK
clk => out_ds1307.rtc[10][0]~reg0.CLK
clk => out_ds1307.rtc[10][1]~reg0.CLK
clk => out_ds1307.rtc[10][2]~reg0.CLK
clk => out_ds1307.rtc[10][3]~reg0.CLK
clk => out_ds1307.rtc[10][4]~reg0.CLK
clk => out_ds1307.rtc[10][5]~reg0.CLK
clk => out_ds1307.rtc[10][6]~reg0.CLK
clk => out_ds1307.rtc[10][7]~reg0.CLK
clk => out_ds1307.rtc[9][0]~reg0.CLK
clk => out_ds1307.rtc[9][1]~reg0.CLK
clk => out_ds1307.rtc[9][2]~reg0.CLK
clk => out_ds1307.rtc[9][3]~reg0.CLK
clk => out_ds1307.rtc[9][4]~reg0.CLK
clk => out_ds1307.rtc[9][5]~reg0.CLK
clk => out_ds1307.rtc[9][6]~reg0.CLK
clk => out_ds1307.rtc[9][7]~reg0.CLK
clk => out_ds1307.rtc[8][0]~reg0.CLK
clk => out_ds1307.rtc[8][1]~reg0.CLK
clk => out_ds1307.rtc[8][2]~reg0.CLK
clk => out_ds1307.rtc[8][3]~reg0.CLK
clk => out_ds1307.rtc[8][4]~reg0.CLK
clk => out_ds1307.rtc[8][5]~reg0.CLK
clk => out_ds1307.rtc[8][6]~reg0.CLK
clk => out_ds1307.rtc[8][7]~reg0.CLK
clk => out_ds1307.rtc[7][0]~reg0.CLK
clk => out_ds1307.rtc[7][1]~reg0.CLK
clk => out_ds1307.rtc[7][2]~reg0.CLK
clk => out_ds1307.rtc[7][3]~reg0.CLK
clk => out_ds1307.rtc[7][4]~reg0.CLK
clk => out_ds1307.rtc[7][5]~reg0.CLK
clk => out_ds1307.rtc[7][6]~reg0.CLK
clk => out_ds1307.rtc[7][7]~reg0.CLK
clk => out_ds1307.rtc[6][0]~reg0.CLK
clk => out_ds1307.rtc[6][1]~reg0.CLK
clk => out_ds1307.rtc[6][2]~reg0.CLK
clk => out_ds1307.rtc[6][3]~reg0.CLK
clk => out_ds1307.rtc[6][4]~reg0.CLK
clk => out_ds1307.rtc[6][5]~reg0.CLK
clk => out_ds1307.rtc[6][6]~reg0.CLK
clk => out_ds1307.rtc[6][7]~reg0.CLK
clk => out_ds1307.rtc[5][0]~reg0.CLK
clk => out_ds1307.rtc[5][1]~reg0.CLK
clk => out_ds1307.rtc[5][2]~reg0.CLK
clk => out_ds1307.rtc[5][3]~reg0.CLK
clk => out_ds1307.rtc[5][4]~reg0.CLK
clk => out_ds1307.rtc[5][5]~reg0.CLK
clk => out_ds1307.rtc[5][6]~reg0.CLK
clk => out_ds1307.rtc[5][7]~reg0.CLK
clk => out_ds1307.rtc[4][0]~reg0.CLK
clk => out_ds1307.rtc[4][1]~reg0.CLK
clk => out_ds1307.rtc[4][2]~reg0.CLK
clk => out_ds1307.rtc[4][3]~reg0.CLK
clk => out_ds1307.rtc[4][4]~reg0.CLK
clk => out_ds1307.rtc[4][5]~reg0.CLK
clk => out_ds1307.rtc[4][6]~reg0.CLK
clk => out_ds1307.rtc[4][7]~reg0.CLK
clk => out_ds1307.rtc[3][0]~reg0.CLK
clk => out_ds1307.rtc[3][1]~reg0.CLK
clk => out_ds1307.rtc[3][2]~reg0.CLK
clk => out_ds1307.rtc[3][3]~reg0.CLK
clk => out_ds1307.rtc[3][4]~reg0.CLK
clk => out_ds1307.rtc[3][5]~reg0.CLK
clk => out_ds1307.rtc[3][6]~reg0.CLK
clk => out_ds1307.rtc[3][7]~reg0.CLK
clk => out_ds1307.rtc[2][0]~reg0.CLK
clk => out_ds1307.rtc[2][1]~reg0.CLK
clk => out_ds1307.rtc[2][2]~reg0.CLK
clk => out_ds1307.rtc[2][3]~reg0.CLK
clk => out_ds1307.rtc[2][4]~reg0.CLK
clk => out_ds1307.rtc[2][5]~reg0.CLK
clk => out_ds1307.rtc[2][6]~reg0.CLK
clk => out_ds1307.rtc[2][7]~reg0.CLK
clk => out_ds1307.rtc[1][0]~reg0.CLK
clk => out_ds1307.rtc[1][1]~reg0.CLK
clk => out_ds1307.rtc[1][2]~reg0.CLK
clk => out_ds1307.rtc[1][3]~reg0.CLK
clk => out_ds1307.rtc[1][4]~reg0.CLK
clk => out_ds1307.rtc[1][5]~reg0.CLK
clk => out_ds1307.rtc[1][6]~reg0.CLK
clk => out_ds1307.rtc[1][7]~reg0.CLK
clk => out_ds1307.rtc[0][0]~reg0.CLK
clk => out_ds1307.rtc[0][1]~reg0.CLK
clk => out_ds1307.rtc[0][2]~reg0.CLK
clk => out_ds1307.rtc[0][3]~reg0.CLK
clk => out_ds1307.rtc[0][4]~reg0.CLK
clk => out_ds1307.rtc[0][5]~reg0.CLK
clk => out_ds1307.rtc[0][6]~reg0.CLK
clk => out_ds1307.rtc[0][7]~reg0.CLK
clk => op[0].CLK
clk => op[1].CLK
clk => op[2].CLK
clk => op[3].CLK
clk => op[4].CLK
clk => op[5].CLK
clk => op[6].CLK
clk => op[7].CLK
clk => op[8].CLK
clk => op[9].CLK
clk => op[10].CLK
clk => op[11].CLK
clk => op[12].CLK
clk => op[13].CLK
clk => op[14].CLK
clk => op[15].CLK
clk => op[16].CLK
clk => op[17].CLK
clk => op[18].CLK
clk => op[19].CLK
clk => op[20].CLK
clk => op[21].CLK
clk => op[22].CLK
clk => op[23].CLK
clk => op[24].CLK
clk => op[25].CLK
clk => op[26].CLK
clk => op[27].CLK
clk => op[28].CLK
clk => op[29].CLK
clk => op[30].CLK
clk => op[31].CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => tmp[6][0].CLK
clk => tmp[6][1].CLK
clk => tmp[6][2].CLK
clk => tmp[6][3].CLK
clk => tmp[6][4].CLK
clk => tmp[6][5].CLK
clk => tmp[6][6].CLK
clk => tmp[6][7].CLK
clk => tmp[5][0].CLK
clk => tmp[5][1].CLK
clk => tmp[5][2].CLK
clk => tmp[5][3].CLK
clk => tmp[5][4].CLK
clk => tmp[5][5].CLK
clk => tmp[5][6].CLK
clk => tmp[5][7].CLK
clk => tmp[4][0].CLK
clk => tmp[4][1].CLK
clk => tmp[4][2].CLK
clk => tmp[4][3].CLK
clk => tmp[4][4].CLK
clk => tmp[4][5].CLK
clk => tmp[4][6].CLK
clk => tmp[4][7].CLK
clk => tmp[2][0].CLK
clk => tmp[2][1].CLK
clk => tmp[2][2].CLK
clk => tmp[2][3].CLK
clk => tmp[2][4].CLK
clk => tmp[2][5].CLK
clk => tmp[2][6].CLK
clk => tmp[2][7].CLK
clk => tmp[1][0].CLK
clk => tmp[1][1].CLK
clk => tmp[1][2].CLK
clk => tmp[1][3].CLK
clk => tmp[1][4].CLK
clk => tmp[1][5].CLK
clk => tmp[1][6].CLK
clk => tmp[1][7].CLK
clk => tmp[0][0].CLK
clk => tmp[0][1].CLK
clk => tmp[0][2].CLK
clk => tmp[0][3].CLK
clk => tmp[0][4].CLK
clk => tmp[0][5].CLK
clk => tmp[0][6].CLK
clk => tmp[0][7].CLK
clk => en[0].CLK
clk => en[1].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
sda <> i2c:i2c_inst.sda
sclk <= i2c:i2c_inst.sclk
out_ds1307.mem[15][0] <= <GND>
out_ds1307.mem[15][1] <= <GND>
out_ds1307.mem[15][2] <= <GND>
out_ds1307.mem[15][3] <= <GND>
out_ds1307.mem[15][4] <= <GND>
out_ds1307.mem[15][5] <= <GND>
out_ds1307.mem[15][6] <= <GND>
out_ds1307.mem[15][7] <= <GND>
out_ds1307.mem[14][0] <= <GND>
out_ds1307.mem[14][1] <= <GND>
out_ds1307.mem[14][2] <= <GND>
out_ds1307.mem[14][3] <= <GND>
out_ds1307.mem[14][4] <= <GND>
out_ds1307.mem[14][5] <= <GND>
out_ds1307.mem[14][6] <= <GND>
out_ds1307.mem[14][7] <= <GND>
out_ds1307.mem[13][0] <= <GND>
out_ds1307.mem[13][1] <= <GND>
out_ds1307.mem[13][2] <= <GND>
out_ds1307.mem[13][3] <= <GND>
out_ds1307.mem[13][4] <= <GND>
out_ds1307.mem[13][5] <= <GND>
out_ds1307.mem[13][6] <= <GND>
out_ds1307.mem[13][7] <= <GND>
out_ds1307.mem[12][0] <= <GND>
out_ds1307.mem[12][1] <= <GND>
out_ds1307.mem[12][2] <= <GND>
out_ds1307.mem[12][3] <= <GND>
out_ds1307.mem[12][4] <= <GND>
out_ds1307.mem[12][5] <= <GND>
out_ds1307.mem[12][6] <= <GND>
out_ds1307.mem[12][7] <= <GND>
out_ds1307.mem[11][0] <= <GND>
out_ds1307.mem[11][1] <= <GND>
out_ds1307.mem[11][2] <= <GND>
out_ds1307.mem[11][3] <= <GND>
out_ds1307.mem[11][4] <= <GND>
out_ds1307.mem[11][5] <= <GND>
out_ds1307.mem[11][6] <= <GND>
out_ds1307.mem[11][7] <= <GND>
out_ds1307.mem[10][0] <= <GND>
out_ds1307.mem[10][1] <= <GND>
out_ds1307.mem[10][2] <= <GND>
out_ds1307.mem[10][3] <= <GND>
out_ds1307.mem[10][4] <= <GND>
out_ds1307.mem[10][5] <= <GND>
out_ds1307.mem[10][6] <= <GND>
out_ds1307.mem[10][7] <= <GND>
out_ds1307.mem[9][0] <= <GND>
out_ds1307.mem[9][1] <= <GND>
out_ds1307.mem[9][2] <= <GND>
out_ds1307.mem[9][3] <= <GND>
out_ds1307.mem[9][4] <= <GND>
out_ds1307.mem[9][5] <= <GND>
out_ds1307.mem[9][6] <= <GND>
out_ds1307.mem[9][7] <= <GND>
out_ds1307.mem[8][0] <= <GND>
out_ds1307.mem[8][1] <= <GND>
out_ds1307.mem[8][2] <= <GND>
out_ds1307.mem[8][3] <= <GND>
out_ds1307.mem[8][4] <= <GND>
out_ds1307.mem[8][5] <= <GND>
out_ds1307.mem[8][6] <= <GND>
out_ds1307.mem[8][7] <= <GND>
out_ds1307.mem[7][0] <= <GND>
out_ds1307.mem[7][1] <= <GND>
out_ds1307.mem[7][2] <= <GND>
out_ds1307.mem[7][3] <= <GND>
out_ds1307.mem[7][4] <= <GND>
out_ds1307.mem[7][5] <= <GND>
out_ds1307.mem[7][6] <= <GND>
out_ds1307.mem[7][7] <= <GND>
out_ds1307.mem[6][0] <= <GND>
out_ds1307.mem[6][1] <= <GND>
out_ds1307.mem[6][2] <= <GND>
out_ds1307.mem[6][3] <= <GND>
out_ds1307.mem[6][4] <= <GND>
out_ds1307.mem[6][5] <= <GND>
out_ds1307.mem[6][6] <= <GND>
out_ds1307.mem[6][7] <= <GND>
out_ds1307.mem[5][0] <= <GND>
out_ds1307.mem[5][1] <= <GND>
out_ds1307.mem[5][2] <= <GND>
out_ds1307.mem[5][3] <= <GND>
out_ds1307.mem[5][4] <= <GND>
out_ds1307.mem[5][5] <= <GND>
out_ds1307.mem[5][6] <= <GND>
out_ds1307.mem[5][7] <= <GND>
out_ds1307.mem[4][0] <= <GND>
out_ds1307.mem[4][1] <= <GND>
out_ds1307.mem[4][2] <= <GND>
out_ds1307.mem[4][3] <= <GND>
out_ds1307.mem[4][4] <= <GND>
out_ds1307.mem[4][5] <= <GND>
out_ds1307.mem[4][6] <= <GND>
out_ds1307.mem[4][7] <= <GND>
out_ds1307.mem[3][0] <= <GND>
out_ds1307.mem[3][1] <= <GND>
out_ds1307.mem[3][2] <= <GND>
out_ds1307.mem[3][3] <= <GND>
out_ds1307.mem[3][4] <= <GND>
out_ds1307.mem[3][5] <= <GND>
out_ds1307.mem[3][6] <= <GND>
out_ds1307.mem[3][7] <= <GND>
out_ds1307.mem[2][0] <= <GND>
out_ds1307.mem[2][1] <= <GND>
out_ds1307.mem[2][2] <= <GND>
out_ds1307.mem[2][3] <= <GND>
out_ds1307.mem[2][4] <= <GND>
out_ds1307.mem[2][5] <= <GND>
out_ds1307.mem[2][6] <= <GND>
out_ds1307.mem[2][7] <= <GND>
out_ds1307.mem[1][0] <= <GND>
out_ds1307.mem[1][1] <= <GND>
out_ds1307.mem[1][2] <= <GND>
out_ds1307.mem[1][3] <= <GND>
out_ds1307.mem[1][4] <= <GND>
out_ds1307.mem[1][5] <= <GND>
out_ds1307.mem[1][6] <= <GND>
out_ds1307.mem[1][7] <= <GND>
out_ds1307.mem[0][0] <= <GND>
out_ds1307.mem[0][1] <= <GND>
out_ds1307.mem[0][2] <= <GND>
out_ds1307.mem[0][3] <= <GND>
out_ds1307.mem[0][4] <= <GND>
out_ds1307.mem[0][5] <= <GND>
out_ds1307.mem[0][6] <= <GND>
out_ds1307.mem[0][7] <= <GND>
out_ds1307.rtc[15][0] <= out_ds1307.rtc[15][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][1] <= out_ds1307.rtc[15][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][2] <= out_ds1307.rtc[15][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][3] <= out_ds1307.rtc[15][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][4] <= out_ds1307.rtc[15][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][5] <= out_ds1307.rtc[15][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][6] <= out_ds1307.rtc[15][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[15][7] <= out_ds1307.rtc[15][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][0] <= out_ds1307.rtc[14][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][1] <= out_ds1307.rtc[14][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][2] <= out_ds1307.rtc[14][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][3] <= out_ds1307.rtc[14][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][4] <= out_ds1307.rtc[14][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][5] <= out_ds1307.rtc[14][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][6] <= out_ds1307.rtc[14][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[14][7] <= out_ds1307.rtc[14][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][0] <= out_ds1307.rtc[13][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][1] <= out_ds1307.rtc[13][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][2] <= out_ds1307.rtc[13][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][3] <= out_ds1307.rtc[13][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][4] <= out_ds1307.rtc[13][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][5] <= out_ds1307.rtc[13][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][6] <= out_ds1307.rtc[13][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[13][7] <= out_ds1307.rtc[13][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][0] <= out_ds1307.rtc[12][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][1] <= out_ds1307.rtc[12][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][2] <= out_ds1307.rtc[12][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][3] <= out_ds1307.rtc[12][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][4] <= out_ds1307.rtc[12][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][5] <= out_ds1307.rtc[12][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][6] <= out_ds1307.rtc[12][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[12][7] <= out_ds1307.rtc[12][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][0] <= out_ds1307.rtc[11][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][1] <= out_ds1307.rtc[11][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][2] <= out_ds1307.rtc[11][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][3] <= out_ds1307.rtc[11][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][4] <= out_ds1307.rtc[11][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][5] <= out_ds1307.rtc[11][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][6] <= out_ds1307.rtc[11][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[11][7] <= out_ds1307.rtc[11][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][0] <= out_ds1307.rtc[10][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][1] <= out_ds1307.rtc[10][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][2] <= out_ds1307.rtc[10][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][3] <= out_ds1307.rtc[10][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][4] <= out_ds1307.rtc[10][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][5] <= out_ds1307.rtc[10][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][6] <= out_ds1307.rtc[10][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[10][7] <= out_ds1307.rtc[10][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][0] <= out_ds1307.rtc[9][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][1] <= out_ds1307.rtc[9][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][2] <= out_ds1307.rtc[9][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][3] <= out_ds1307.rtc[9][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][4] <= out_ds1307.rtc[9][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][5] <= out_ds1307.rtc[9][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][6] <= out_ds1307.rtc[9][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[9][7] <= out_ds1307.rtc[9][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][0] <= out_ds1307.rtc[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][1] <= out_ds1307.rtc[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][2] <= out_ds1307.rtc[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][3] <= out_ds1307.rtc[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][4] <= out_ds1307.rtc[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][5] <= out_ds1307.rtc[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][6] <= out_ds1307.rtc[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[8][7] <= out_ds1307.rtc[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][0] <= out_ds1307.rtc[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][1] <= out_ds1307.rtc[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][2] <= out_ds1307.rtc[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][3] <= out_ds1307.rtc[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][4] <= out_ds1307.rtc[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][5] <= out_ds1307.rtc[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][6] <= out_ds1307.rtc[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[7][7] <= out_ds1307.rtc[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][0] <= out_ds1307.rtc[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][1] <= out_ds1307.rtc[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][2] <= out_ds1307.rtc[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][3] <= out_ds1307.rtc[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][4] <= out_ds1307.rtc[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][5] <= out_ds1307.rtc[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][6] <= out_ds1307.rtc[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[6][7] <= out_ds1307.rtc[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][0] <= out_ds1307.rtc[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][1] <= out_ds1307.rtc[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][2] <= out_ds1307.rtc[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][3] <= out_ds1307.rtc[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][4] <= out_ds1307.rtc[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][5] <= out_ds1307.rtc[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][6] <= out_ds1307.rtc[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[5][7] <= out_ds1307.rtc[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][0] <= out_ds1307.rtc[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][1] <= out_ds1307.rtc[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][2] <= out_ds1307.rtc[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][3] <= out_ds1307.rtc[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][4] <= out_ds1307.rtc[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][5] <= out_ds1307.rtc[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][6] <= out_ds1307.rtc[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[4][7] <= out_ds1307.rtc[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][0] <= out_ds1307.rtc[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][1] <= out_ds1307.rtc[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][2] <= out_ds1307.rtc[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][3] <= out_ds1307.rtc[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][4] <= out_ds1307.rtc[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][5] <= out_ds1307.rtc[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][6] <= out_ds1307.rtc[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[3][7] <= out_ds1307.rtc[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][0] <= out_ds1307.rtc[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][1] <= out_ds1307.rtc[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][2] <= out_ds1307.rtc[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][3] <= out_ds1307.rtc[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][4] <= out_ds1307.rtc[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][5] <= out_ds1307.rtc[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][6] <= out_ds1307.rtc[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[2][7] <= out_ds1307.rtc[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][0] <= out_ds1307.rtc[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][1] <= out_ds1307.rtc[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][2] <= out_ds1307.rtc[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][3] <= out_ds1307.rtc[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][4] <= out_ds1307.rtc[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][5] <= out_ds1307.rtc[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][6] <= out_ds1307.rtc[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[1][7] <= out_ds1307.rtc[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][0] <= out_ds1307.rtc[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][1] <= out_ds1307.rtc[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][2] <= out_ds1307.rtc[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][3] <= out_ds1307.rtc[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][4] <= out_ds1307.rtc[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][5] <= out_ds1307.rtc[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][6] <= out_ds1307.rtc[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ds1307.rtc[0][7] <= out_ds1307.rtc[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i2c_top|ds1307:ds1307_inst|i2c:i2c_inst
clk => sclk~reg0.CLK
clk => out_i2c[0]~reg0.CLK
clk => out_i2c[1]~reg0.CLK
clk => out_i2c[2]~reg0.CLK
clk => out_i2c[3]~reg0.CLK
clk => out_i2c[4]~reg0.CLK
clk => out_i2c[5]~reg0.CLK
clk => out_i2c[6]~reg0.CLK
clk => out_i2c[7]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => nb[0].CLK
clk => nb[1].CLK
clk => nb[2].CLK
clk => nb[3].CLK
clk => nb[4].CLK
clk => nb[5].CLK
clk => nb[6].CLK
clk => nb[7].CLK
clk => nb[8].CLK
clk => nb[9].CLK
clk => nb[10].CLK
clk => nb[11].CLK
clk => nb[12].CLK
clk => nb[13].CLK
clk => nb[14].CLK
clk => nb[15].CLK
clk => nb[16].CLK
clk => nb[17].CLK
clk => nb[18].CLK
clk => nb[19].CLK
clk => nb[20].CLK
clk => nb[21].CLK
clk => nb[22].CLK
clk => nb[23].CLK
clk => nb[24].CLK
clk => nb[25].CLK
clk => nb[26].CLK
clk => nb[27].CLK
clk => nb[28].CLK
clk => nb[29].CLK
clk => nb[30].CLK
clk => nb[31].CLK
clk => sw.CLK
clk => st[0]~reg0.CLK
clk => st[1]~reg0.CLK
clk => st[2]~reg0.CLK
clk => st[3]~reg0.CLK
clk => st[4]~reg0.CLK
clk => st[5]~reg0.CLK
clk => st[6]~reg0.CLK
clk => st[7]~reg0.CLK
clk => st[8]~reg0.CLK
clk => st[9]~reg0.CLK
clk => st[10]~reg0.CLK
clk => st[11]~reg0.CLK
clk => st[12]~reg0.CLK
clk => st[13]~reg0.CLK
clk => st[14]~reg0.CLK
clk => st[15]~reg0.CLK
clk => st[16]~reg0.CLK
clk => st[17]~reg0.CLK
clk => st[18]~reg0.CLK
clk => st[19]~reg0.CLK
clk => st[20]~reg0.CLK
clk => st[21]~reg0.CLK
clk => st[22]~reg0.CLK
clk => st[23]~reg0.CLK
clk => st[24]~reg0.CLK
clk => st[25]~reg0.CLK
clk => st[26]~reg0.CLK
clk => st[27]~reg0.CLK
clk => st[28]~reg0.CLK
clk => st[29]~reg0.CLK
clk => st[30]~reg0.CLK
clk => st[31]~reg0.CLK
clk => op.CLK
clk => en_sclk.CLK
clk => sda_out.CLK
sda <> sda
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => op.DATAB
data[0] => ShiftRight0.IN40
data[1] => ShiftRight0.IN39
data[2] => ShiftRight0.IN38
data[3] => ShiftRight0.IN37
data[4] => ShiftRight0.IN36
data[5] => ShiftRight0.IN35
data[6] => ShiftRight0.IN34
data[7] => ShiftRight0.IN33
en[0] => WideOr1.IN0
en[0] => Equal0.IN1
en[1] => WideOr1.IN1
en[1] => Equal0.IN0
st[0] <= st[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[1] <= st[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[2] <= st[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[3] <= st[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[4] <= st[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[5] <= st[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[6] <= st[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[7] <= st[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[8] <= st[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[9] <= st[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[10] <= st[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[11] <= st[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[12] <= st[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[13] <= st[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[14] <= st[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[15] <= st[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[16] <= st[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[17] <= st[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[18] <= st[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[19] <= st[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[20] <= st[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[21] <= st[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[22] <= st[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[23] <= st[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[24] <= st[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[25] <= st[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[26] <= st[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[27] <= st[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[28] <= st[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[29] <= st[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[30] <= st[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[31] <= st[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[0] <= out_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[1] <= out_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[2] <= out_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[3] <= out_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[4] <= out_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[5] <= out_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[6] <= out_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[7] <= out_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i2c_top|at24c04:at24c04_inst
clk => i2c:i2c_inst.clk
clk => addr_dev[1].CLK
clk => wr_addr[4].CLK
clk => wr_addr[5].CLK
clk => wr_addr[6].CLK
clk => wr_addr[7].CLK
clk => wr_addr[8].CLK
clk => rd_addr[0].CLK
clk => rd_addr[1].CLK
clk => rd_addr[2].CLK
clk => rd_addr[3].CLK
clk => rd_addr[4].CLK
clk => rd_addr[5].CLK
clk => rd_addr[6].CLK
clk => rd_addr[7].CLK
clk => rd_addr[8].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => out_at24c04.mem[15][0]~reg0.CLK
clk => out_at24c04.mem[15][1]~reg0.CLK
clk => out_at24c04.mem[15][2]~reg0.CLK
clk => out_at24c04.mem[15][3]~reg0.CLK
clk => out_at24c04.mem[15][4]~reg0.CLK
clk => out_at24c04.mem[15][5]~reg0.CLK
clk => out_at24c04.mem[15][6]~reg0.CLK
clk => out_at24c04.mem[15][7]~reg0.CLK
clk => out_at24c04.mem[14][0]~reg0.CLK
clk => out_at24c04.mem[14][1]~reg0.CLK
clk => out_at24c04.mem[14][2]~reg0.CLK
clk => out_at24c04.mem[14][3]~reg0.CLK
clk => out_at24c04.mem[14][4]~reg0.CLK
clk => out_at24c04.mem[14][5]~reg0.CLK
clk => out_at24c04.mem[14][6]~reg0.CLK
clk => out_at24c04.mem[14][7]~reg0.CLK
clk => out_at24c04.mem[13][0]~reg0.CLK
clk => out_at24c04.mem[13][1]~reg0.CLK
clk => out_at24c04.mem[13][2]~reg0.CLK
clk => out_at24c04.mem[13][3]~reg0.CLK
clk => out_at24c04.mem[13][4]~reg0.CLK
clk => out_at24c04.mem[13][5]~reg0.CLK
clk => out_at24c04.mem[13][6]~reg0.CLK
clk => out_at24c04.mem[13][7]~reg0.CLK
clk => out_at24c04.mem[12][0]~reg0.CLK
clk => out_at24c04.mem[12][1]~reg0.CLK
clk => out_at24c04.mem[12][2]~reg0.CLK
clk => out_at24c04.mem[12][3]~reg0.CLK
clk => out_at24c04.mem[12][4]~reg0.CLK
clk => out_at24c04.mem[12][5]~reg0.CLK
clk => out_at24c04.mem[12][6]~reg0.CLK
clk => out_at24c04.mem[12][7]~reg0.CLK
clk => out_at24c04.mem[11][0]~reg0.CLK
clk => out_at24c04.mem[11][1]~reg0.CLK
clk => out_at24c04.mem[11][2]~reg0.CLK
clk => out_at24c04.mem[11][3]~reg0.CLK
clk => out_at24c04.mem[11][4]~reg0.CLK
clk => out_at24c04.mem[11][5]~reg0.CLK
clk => out_at24c04.mem[11][6]~reg0.CLK
clk => out_at24c04.mem[11][7]~reg0.CLK
clk => out_at24c04.mem[10][0]~reg0.CLK
clk => out_at24c04.mem[10][1]~reg0.CLK
clk => out_at24c04.mem[10][2]~reg0.CLK
clk => out_at24c04.mem[10][3]~reg0.CLK
clk => out_at24c04.mem[10][4]~reg0.CLK
clk => out_at24c04.mem[10][5]~reg0.CLK
clk => out_at24c04.mem[10][6]~reg0.CLK
clk => out_at24c04.mem[10][7]~reg0.CLK
clk => out_at24c04.mem[9][0]~reg0.CLK
clk => out_at24c04.mem[9][1]~reg0.CLK
clk => out_at24c04.mem[9][2]~reg0.CLK
clk => out_at24c04.mem[9][3]~reg0.CLK
clk => out_at24c04.mem[9][4]~reg0.CLK
clk => out_at24c04.mem[9][5]~reg0.CLK
clk => out_at24c04.mem[9][6]~reg0.CLK
clk => out_at24c04.mem[9][7]~reg0.CLK
clk => out_at24c04.mem[8][0]~reg0.CLK
clk => out_at24c04.mem[8][1]~reg0.CLK
clk => out_at24c04.mem[8][2]~reg0.CLK
clk => out_at24c04.mem[8][3]~reg0.CLK
clk => out_at24c04.mem[8][4]~reg0.CLK
clk => out_at24c04.mem[8][5]~reg0.CLK
clk => out_at24c04.mem[8][6]~reg0.CLK
clk => out_at24c04.mem[8][7]~reg0.CLK
clk => out_at24c04.mem[7][0]~reg0.CLK
clk => out_at24c04.mem[7][1]~reg0.CLK
clk => out_at24c04.mem[7][2]~reg0.CLK
clk => out_at24c04.mem[7][3]~reg0.CLK
clk => out_at24c04.mem[7][4]~reg0.CLK
clk => out_at24c04.mem[7][5]~reg0.CLK
clk => out_at24c04.mem[7][6]~reg0.CLK
clk => out_at24c04.mem[7][7]~reg0.CLK
clk => out_at24c04.mem[6][0]~reg0.CLK
clk => out_at24c04.mem[6][1]~reg0.CLK
clk => out_at24c04.mem[6][2]~reg0.CLK
clk => out_at24c04.mem[6][3]~reg0.CLK
clk => out_at24c04.mem[6][4]~reg0.CLK
clk => out_at24c04.mem[6][5]~reg0.CLK
clk => out_at24c04.mem[6][6]~reg0.CLK
clk => out_at24c04.mem[6][7]~reg0.CLK
clk => out_at24c04.mem[5][0]~reg0.CLK
clk => out_at24c04.mem[5][1]~reg0.CLK
clk => out_at24c04.mem[5][2]~reg0.CLK
clk => out_at24c04.mem[5][3]~reg0.CLK
clk => out_at24c04.mem[5][4]~reg0.CLK
clk => out_at24c04.mem[5][5]~reg0.CLK
clk => out_at24c04.mem[5][6]~reg0.CLK
clk => out_at24c04.mem[5][7]~reg0.CLK
clk => out_at24c04.mem[4][0]~reg0.CLK
clk => out_at24c04.mem[4][1]~reg0.CLK
clk => out_at24c04.mem[4][2]~reg0.CLK
clk => out_at24c04.mem[4][3]~reg0.CLK
clk => out_at24c04.mem[4][4]~reg0.CLK
clk => out_at24c04.mem[4][5]~reg0.CLK
clk => out_at24c04.mem[4][6]~reg0.CLK
clk => out_at24c04.mem[4][7]~reg0.CLK
clk => out_at24c04.mem[3][0]~reg0.CLK
clk => out_at24c04.mem[3][1]~reg0.CLK
clk => out_at24c04.mem[3][2]~reg0.CLK
clk => out_at24c04.mem[3][3]~reg0.CLK
clk => out_at24c04.mem[3][4]~reg0.CLK
clk => out_at24c04.mem[3][5]~reg0.CLK
clk => out_at24c04.mem[3][6]~reg0.CLK
clk => out_at24c04.mem[3][7]~reg0.CLK
clk => out_at24c04.mem[2][0]~reg0.CLK
clk => out_at24c04.mem[2][1]~reg0.CLK
clk => out_at24c04.mem[2][2]~reg0.CLK
clk => out_at24c04.mem[2][3]~reg0.CLK
clk => out_at24c04.mem[2][4]~reg0.CLK
clk => out_at24c04.mem[2][5]~reg0.CLK
clk => out_at24c04.mem[2][6]~reg0.CLK
clk => out_at24c04.mem[2][7]~reg0.CLK
clk => out_at24c04.mem[1][0]~reg0.CLK
clk => out_at24c04.mem[1][1]~reg0.CLK
clk => out_at24c04.mem[1][2]~reg0.CLK
clk => out_at24c04.mem[1][3]~reg0.CLK
clk => out_at24c04.mem[1][4]~reg0.CLK
clk => out_at24c04.mem[1][5]~reg0.CLK
clk => out_at24c04.mem[1][6]~reg0.CLK
clk => out_at24c04.mem[1][7]~reg0.CLK
clk => out_at24c04.mem[0][0]~reg0.CLK
clk => out_at24c04.mem[0][1]~reg0.CLK
clk => out_at24c04.mem[0][2]~reg0.CLK
clk => out_at24c04.mem[0][3]~reg0.CLK
clk => out_at24c04.mem[0][4]~reg0.CLK
clk => out_at24c04.mem[0][5]~reg0.CLK
clk => out_at24c04.mem[0][6]~reg0.CLK
clk => out_at24c04.mem[0][7]~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => j[9].CLK
clk => j[10].CLK
clk => j[11].CLK
clk => j[12].CLK
clk => j[13].CLK
clk => j[14].CLK
clk => j[15].CLK
clk => j[16].CLK
clk => j[17].CLK
clk => j[18].CLK
clk => j[19].CLK
clk => j[20].CLK
clk => j[21].CLK
clk => j[22].CLK
clk => j[23].CLK
clk => j[24].CLK
clk => j[25].CLK
clk => j[26].CLK
clk => j[27].CLK
clk => j[28].CLK
clk => j[29].CLK
clk => j[30].CLK
clk => j[31].CLK
clk => buff_data[15][0].CLK
clk => buff_data[15][1].CLK
clk => buff_data[15][2].CLK
clk => buff_data[15][3].CLK
clk => buff_data[15][4].CLK
clk => buff_data[15][5].CLK
clk => buff_data[15][6].CLK
clk => buff_data[15][7].CLK
clk => buff_data[14][0].CLK
clk => buff_data[14][1].CLK
clk => buff_data[14][2].CLK
clk => buff_data[14][3].CLK
clk => buff_data[14][4].CLK
clk => buff_data[14][5].CLK
clk => buff_data[14][6].CLK
clk => buff_data[14][7].CLK
clk => buff_data[13][0].CLK
clk => buff_data[13][1].CLK
clk => buff_data[13][2].CLK
clk => buff_data[13][3].CLK
clk => buff_data[13][4].CLK
clk => buff_data[13][5].CLK
clk => buff_data[13][6].CLK
clk => buff_data[13][7].CLK
clk => buff_data[12][0].CLK
clk => buff_data[12][1].CLK
clk => buff_data[12][2].CLK
clk => buff_data[12][3].CLK
clk => buff_data[12][4].CLK
clk => buff_data[12][5].CLK
clk => buff_data[12][6].CLK
clk => buff_data[12][7].CLK
clk => buff_data[11][0].CLK
clk => buff_data[11][1].CLK
clk => buff_data[11][2].CLK
clk => buff_data[11][3].CLK
clk => buff_data[11][4].CLK
clk => buff_data[11][5].CLK
clk => buff_data[11][6].CLK
clk => buff_data[11][7].CLK
clk => buff_data[10][0].CLK
clk => buff_data[10][1].CLK
clk => buff_data[10][2].CLK
clk => buff_data[10][3].CLK
clk => buff_data[10][4].CLK
clk => buff_data[10][5].CLK
clk => buff_data[10][6].CLK
clk => buff_data[10][7].CLK
clk => buff_data[9][0].CLK
clk => buff_data[9][1].CLK
clk => buff_data[9][2].CLK
clk => buff_data[9][3].CLK
clk => buff_data[9][4].CLK
clk => buff_data[9][5].CLK
clk => buff_data[9][6].CLK
clk => buff_data[9][7].CLK
clk => buff_data[8][0].CLK
clk => buff_data[8][1].CLK
clk => buff_data[8][2].CLK
clk => buff_data[8][3].CLK
clk => buff_data[8][4].CLK
clk => buff_data[8][5].CLK
clk => buff_data[8][6].CLK
clk => buff_data[8][7].CLK
clk => buff_data[7][0].CLK
clk => buff_data[7][1].CLK
clk => buff_data[7][2].CLK
clk => buff_data[7][3].CLK
clk => buff_data[7][4].CLK
clk => buff_data[7][5].CLK
clk => buff_data[7][6].CLK
clk => buff_data[7][7].CLK
clk => buff_data[6][0].CLK
clk => buff_data[6][1].CLK
clk => buff_data[6][2].CLK
clk => buff_data[6][3].CLK
clk => buff_data[6][4].CLK
clk => buff_data[6][5].CLK
clk => buff_data[6][6].CLK
clk => buff_data[6][7].CLK
clk => buff_data[5][0].CLK
clk => buff_data[5][1].CLK
clk => buff_data[5][2].CLK
clk => buff_data[5][3].CLK
clk => buff_data[5][4].CLK
clk => buff_data[5][5].CLK
clk => buff_data[5][6].CLK
clk => buff_data[5][7].CLK
clk => buff_data[4][0].CLK
clk => buff_data[4][1].CLK
clk => buff_data[4][2].CLK
clk => buff_data[4][3].CLK
clk => buff_data[4][4].CLK
clk => buff_data[4][5].CLK
clk => buff_data[4][6].CLK
clk => buff_data[4][7].CLK
clk => buff_data[3][0].CLK
clk => buff_data[3][1].CLK
clk => buff_data[3][2].CLK
clk => buff_data[3][3].CLK
clk => buff_data[3][4].CLK
clk => buff_data[3][5].CLK
clk => buff_data[3][6].CLK
clk => buff_data[3][7].CLK
clk => buff_data[2][0].CLK
clk => buff_data[2][1].CLK
clk => buff_data[2][2].CLK
clk => buff_data[2][3].CLK
clk => buff_data[2][4].CLK
clk => buff_data[2][5].CLK
clk => buff_data[2][6].CLK
clk => buff_data[2][7].CLK
clk => buff_data[1][0].CLK
clk => buff_data[1][1].CLK
clk => buff_data[1][2].CLK
clk => buff_data[1][3].CLK
clk => buff_data[1][4].CLK
clk => buff_data[1][5].CLK
clk => buff_data[1][6].CLK
clk => buff_data[1][7].CLK
clk => buff_data[0][0].CLK
clk => buff_data[0][1].CLK
clk => buff_data[0][2].CLK
clk => buff_data[0][3].CLK
clk => buff_data[0][4].CLK
clk => buff_data[0][5].CLK
clk => buff_data[0][6].CLK
clk => buff_data[0][7].CLK
clk => op[0].CLK
clk => op[1].CLK
clk => op[2].CLK
clk => op[3].CLK
clk => op[4].CLK
clk => op[5].CLK
clk => op[6].CLK
clk => op[7].CLK
clk => op[8].CLK
clk => op[9].CLK
clk => op[10].CLK
clk => op[11].CLK
clk => op[12].CLK
clk => op[13].CLK
clk => op[14].CLK
clk => op[15].CLK
clk => op[16].CLK
clk => op[17].CLK
clk => op[18].CLK
clk => op[19].CLK
clk => op[20].CLK
clk => op[21].CLK
clk => op[22].CLK
clk => op[23].CLK
clk => op[24].CLK
clk => op[25].CLK
clk => op[26].CLK
clk => op[27].CLK
clk => op[28].CLK
clk => op[29].CLK
clk => op[30].CLK
clk => op[31].CLK
clk => max[0].CLK
clk => max[1].CLK
clk => max[2].CLK
clk => max[3].CLK
clk => max[4].CLK
clk => max[5].CLK
clk => max[6].CLK
clk => max[7].CLK
clk => max[8].CLK
clk => max[9].CLK
clk => max[10].CLK
clk => max[11].CLK
clk => max[12].CLK
clk => max[13].CLK
clk => max[14].CLK
clk => max[15].CLK
clk => max[16].CLK
clk => max[17].CLK
clk => max[18].CLK
clk => max[19].CLK
clk => max[20].CLK
clk => max[21].CLK
clk => max[22].CLK
clk => max[23].CLK
clk => max[24].CLK
clk => max[25].CLK
clk => max[26].CLK
clk => max[27].CLK
clk => max[28].CLK
clk => max[29].CLK
clk => max[30].CLK
clk => max[31].CLK
clk => buff[17][0].CLK
clk => buff[17][1].CLK
clk => buff[17][2].CLK
clk => buff[17][3].CLK
clk => buff[17][4].CLK
clk => buff[17][5].CLK
clk => buff[17][6].CLK
clk => buff[17][7].CLK
clk => buff[16][0].CLK
clk => buff[16][1].CLK
clk => buff[16][2].CLK
clk => buff[16][3].CLK
clk => buff[16][4].CLK
clk => buff[16][5].CLK
clk => buff[16][6].CLK
clk => buff[16][7].CLK
clk => buff[15][0].CLK
clk => buff[15][1].CLK
clk => buff[15][2].CLK
clk => buff[15][3].CLK
clk => buff[15][4].CLK
clk => buff[15][5].CLK
clk => buff[15][6].CLK
clk => buff[15][7].CLK
clk => buff[14][0].CLK
clk => buff[14][1].CLK
clk => buff[14][2].CLK
clk => buff[14][3].CLK
clk => buff[14][4].CLK
clk => buff[14][5].CLK
clk => buff[14][6].CLK
clk => buff[14][7].CLK
clk => buff[13][0].CLK
clk => buff[13][1].CLK
clk => buff[13][2].CLK
clk => buff[13][3].CLK
clk => buff[13][4].CLK
clk => buff[13][5].CLK
clk => buff[13][6].CLK
clk => buff[13][7].CLK
clk => buff[12][0].CLK
clk => buff[12][1].CLK
clk => buff[12][2].CLK
clk => buff[12][3].CLK
clk => buff[12][4].CLK
clk => buff[12][5].CLK
clk => buff[12][6].CLK
clk => buff[12][7].CLK
clk => buff[11][0].CLK
clk => buff[11][1].CLK
clk => buff[11][2].CLK
clk => buff[11][3].CLK
clk => buff[11][4].CLK
clk => buff[11][5].CLK
clk => buff[11][6].CLK
clk => buff[11][7].CLK
clk => buff[10][0].CLK
clk => buff[10][1].CLK
clk => buff[10][2].CLK
clk => buff[10][3].CLK
clk => buff[10][4].CLK
clk => buff[10][5].CLK
clk => buff[10][6].CLK
clk => buff[10][7].CLK
clk => buff[9][0].CLK
clk => buff[9][1].CLK
clk => buff[9][2].CLK
clk => buff[9][3].CLK
clk => buff[9][4].CLK
clk => buff[9][5].CLK
clk => buff[9][6].CLK
clk => buff[9][7].CLK
clk => buff[8][0].CLK
clk => buff[8][1].CLK
clk => buff[8][2].CLK
clk => buff[8][3].CLK
clk => buff[8][4].CLK
clk => buff[8][5].CLK
clk => buff[8][6].CLK
clk => buff[8][7].CLK
clk => buff[7][0].CLK
clk => buff[7][1].CLK
clk => buff[7][2].CLK
clk => buff[7][3].CLK
clk => buff[7][4].CLK
clk => buff[7][5].CLK
clk => buff[7][6].CLK
clk => buff[7][7].CLK
clk => buff[6][0].CLK
clk => buff[6][1].CLK
clk => buff[6][2].CLK
clk => buff[6][3].CLK
clk => buff[6][4].CLK
clk => buff[6][5].CLK
clk => buff[6][6].CLK
clk => buff[6][7].CLK
clk => buff[5][0].CLK
clk => buff[5][1].CLK
clk => buff[5][2].CLK
clk => buff[5][3].CLK
clk => buff[5][4].CLK
clk => buff[5][5].CLK
clk => buff[5][6].CLK
clk => buff[5][7].CLK
clk => buff[4][0].CLK
clk => buff[4][1].CLK
clk => buff[4][2].CLK
clk => buff[4][3].CLK
clk => buff[4][4].CLK
clk => buff[4][5].CLK
clk => buff[4][6].CLK
clk => buff[4][7].CLK
clk => buff[3][0].CLK
clk => buff[3][1].CLK
clk => buff[3][2].CLK
clk => buff[3][3].CLK
clk => buff[3][4].CLK
clk => buff[3][5].CLK
clk => buff[3][6].CLK
clk => buff[3][7].CLK
clk => buff[2][0].CLK
clk => buff[2][1].CLK
clk => buff[2][2].CLK
clk => buff[2][3].CLK
clk => buff[2][4].CLK
clk => buff[2][5].CLK
clk => buff[2][6].CLK
clk => buff[2][7].CLK
clk => buff[1][0].CLK
clk => buff[1][1].CLK
clk => buff[1][2].CLK
clk => buff[1][3].CLK
clk => buff[1][4].CLK
clk => buff[1][5].CLK
clk => buff[1][6].CLK
clk => buff[1][7].CLK
clk => buff[0][0].CLK
clk => buff[0][1].CLK
clk => buff[0][2].CLK
clk => buff[0][3].CLK
clk => buff[0][4].CLK
clk => buff[0][5].CLK
clk => buff[0][6].CLK
clk => buff[0][7].CLK
clk => en[0].CLK
clk => en[1].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
sda <> i2c:i2c_inst.sda
sclk <= i2c:i2c_inst.sclk
out_at24c04.mem[15][0] <= out_at24c04.mem[15][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][1] <= out_at24c04.mem[15][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][2] <= out_at24c04.mem[15][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][3] <= out_at24c04.mem[15][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][4] <= out_at24c04.mem[15][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][5] <= out_at24c04.mem[15][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][6] <= out_at24c04.mem[15][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[15][7] <= out_at24c04.mem[15][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][0] <= out_at24c04.mem[14][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][1] <= out_at24c04.mem[14][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][2] <= out_at24c04.mem[14][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][3] <= out_at24c04.mem[14][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][4] <= out_at24c04.mem[14][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][5] <= out_at24c04.mem[14][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][6] <= out_at24c04.mem[14][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[14][7] <= out_at24c04.mem[14][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][0] <= out_at24c04.mem[13][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][1] <= out_at24c04.mem[13][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][2] <= out_at24c04.mem[13][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][3] <= out_at24c04.mem[13][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][4] <= out_at24c04.mem[13][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][5] <= out_at24c04.mem[13][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][6] <= out_at24c04.mem[13][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[13][7] <= out_at24c04.mem[13][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][0] <= out_at24c04.mem[12][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][1] <= out_at24c04.mem[12][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][2] <= out_at24c04.mem[12][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][3] <= out_at24c04.mem[12][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][4] <= out_at24c04.mem[12][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][5] <= out_at24c04.mem[12][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][6] <= out_at24c04.mem[12][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[12][7] <= out_at24c04.mem[12][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][0] <= out_at24c04.mem[11][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][1] <= out_at24c04.mem[11][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][2] <= out_at24c04.mem[11][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][3] <= out_at24c04.mem[11][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][4] <= out_at24c04.mem[11][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][5] <= out_at24c04.mem[11][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][6] <= out_at24c04.mem[11][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[11][7] <= out_at24c04.mem[11][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][0] <= out_at24c04.mem[10][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][1] <= out_at24c04.mem[10][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][2] <= out_at24c04.mem[10][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][3] <= out_at24c04.mem[10][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][4] <= out_at24c04.mem[10][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][5] <= out_at24c04.mem[10][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][6] <= out_at24c04.mem[10][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[10][7] <= out_at24c04.mem[10][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][0] <= out_at24c04.mem[9][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][1] <= out_at24c04.mem[9][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][2] <= out_at24c04.mem[9][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][3] <= out_at24c04.mem[9][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][4] <= out_at24c04.mem[9][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][5] <= out_at24c04.mem[9][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][6] <= out_at24c04.mem[9][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[9][7] <= out_at24c04.mem[9][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][0] <= out_at24c04.mem[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][1] <= out_at24c04.mem[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][2] <= out_at24c04.mem[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][3] <= out_at24c04.mem[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][4] <= out_at24c04.mem[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][5] <= out_at24c04.mem[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][6] <= out_at24c04.mem[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[8][7] <= out_at24c04.mem[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][0] <= out_at24c04.mem[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][1] <= out_at24c04.mem[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][2] <= out_at24c04.mem[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][3] <= out_at24c04.mem[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][4] <= out_at24c04.mem[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][5] <= out_at24c04.mem[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][6] <= out_at24c04.mem[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[7][7] <= out_at24c04.mem[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][0] <= out_at24c04.mem[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][1] <= out_at24c04.mem[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][2] <= out_at24c04.mem[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][3] <= out_at24c04.mem[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][4] <= out_at24c04.mem[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][5] <= out_at24c04.mem[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][6] <= out_at24c04.mem[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[6][7] <= out_at24c04.mem[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][0] <= out_at24c04.mem[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][1] <= out_at24c04.mem[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][2] <= out_at24c04.mem[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][3] <= out_at24c04.mem[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][4] <= out_at24c04.mem[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][5] <= out_at24c04.mem[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][6] <= out_at24c04.mem[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[5][7] <= out_at24c04.mem[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][0] <= out_at24c04.mem[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][1] <= out_at24c04.mem[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][2] <= out_at24c04.mem[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][3] <= out_at24c04.mem[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][4] <= out_at24c04.mem[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][5] <= out_at24c04.mem[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][6] <= out_at24c04.mem[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[4][7] <= out_at24c04.mem[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][0] <= out_at24c04.mem[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][1] <= out_at24c04.mem[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][2] <= out_at24c04.mem[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][3] <= out_at24c04.mem[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][4] <= out_at24c04.mem[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][5] <= out_at24c04.mem[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][6] <= out_at24c04.mem[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[3][7] <= out_at24c04.mem[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][0] <= out_at24c04.mem[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][1] <= out_at24c04.mem[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][2] <= out_at24c04.mem[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][3] <= out_at24c04.mem[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][4] <= out_at24c04.mem[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][5] <= out_at24c04.mem[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][6] <= out_at24c04.mem[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[2][7] <= out_at24c04.mem[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][0] <= out_at24c04.mem[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][1] <= out_at24c04.mem[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][2] <= out_at24c04.mem[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][3] <= out_at24c04.mem[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][4] <= out_at24c04.mem[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][5] <= out_at24c04.mem[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][6] <= out_at24c04.mem[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[1][7] <= out_at24c04.mem[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][0] <= out_at24c04.mem[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][1] <= out_at24c04.mem[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][2] <= out_at24c04.mem[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][3] <= out_at24c04.mem[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][4] <= out_at24c04.mem[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][5] <= out_at24c04.mem[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][6] <= out_at24c04.mem[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.mem[0][7] <= out_at24c04.mem[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_at24c04.rtc[15][0] <= <GND>
out_at24c04.rtc[15][1] <= <GND>
out_at24c04.rtc[15][2] <= <GND>
out_at24c04.rtc[15][3] <= <GND>
out_at24c04.rtc[15][4] <= <GND>
out_at24c04.rtc[15][5] <= <GND>
out_at24c04.rtc[15][6] <= <GND>
out_at24c04.rtc[15][7] <= <GND>
out_at24c04.rtc[14][0] <= <GND>
out_at24c04.rtc[14][1] <= <GND>
out_at24c04.rtc[14][2] <= <GND>
out_at24c04.rtc[14][3] <= <GND>
out_at24c04.rtc[14][4] <= <GND>
out_at24c04.rtc[14][5] <= <GND>
out_at24c04.rtc[14][6] <= <GND>
out_at24c04.rtc[14][7] <= <GND>
out_at24c04.rtc[13][0] <= <GND>
out_at24c04.rtc[13][1] <= <GND>
out_at24c04.rtc[13][2] <= <GND>
out_at24c04.rtc[13][3] <= <GND>
out_at24c04.rtc[13][4] <= <GND>
out_at24c04.rtc[13][5] <= <GND>
out_at24c04.rtc[13][6] <= <GND>
out_at24c04.rtc[13][7] <= <GND>
out_at24c04.rtc[12][0] <= <GND>
out_at24c04.rtc[12][1] <= <GND>
out_at24c04.rtc[12][2] <= <GND>
out_at24c04.rtc[12][3] <= <GND>
out_at24c04.rtc[12][4] <= <GND>
out_at24c04.rtc[12][5] <= <GND>
out_at24c04.rtc[12][6] <= <GND>
out_at24c04.rtc[12][7] <= <GND>
out_at24c04.rtc[11][0] <= <GND>
out_at24c04.rtc[11][1] <= <GND>
out_at24c04.rtc[11][2] <= <GND>
out_at24c04.rtc[11][3] <= <GND>
out_at24c04.rtc[11][4] <= <GND>
out_at24c04.rtc[11][5] <= <GND>
out_at24c04.rtc[11][6] <= <GND>
out_at24c04.rtc[11][7] <= <GND>
out_at24c04.rtc[10][0] <= <GND>
out_at24c04.rtc[10][1] <= <GND>
out_at24c04.rtc[10][2] <= <GND>
out_at24c04.rtc[10][3] <= <GND>
out_at24c04.rtc[10][4] <= <GND>
out_at24c04.rtc[10][5] <= <GND>
out_at24c04.rtc[10][6] <= <GND>
out_at24c04.rtc[10][7] <= <GND>
out_at24c04.rtc[9][0] <= <GND>
out_at24c04.rtc[9][1] <= <GND>
out_at24c04.rtc[9][2] <= <GND>
out_at24c04.rtc[9][3] <= <GND>
out_at24c04.rtc[9][4] <= <GND>
out_at24c04.rtc[9][5] <= <GND>
out_at24c04.rtc[9][6] <= <GND>
out_at24c04.rtc[9][7] <= <GND>
out_at24c04.rtc[8][0] <= <GND>
out_at24c04.rtc[8][1] <= <GND>
out_at24c04.rtc[8][2] <= <GND>
out_at24c04.rtc[8][3] <= <GND>
out_at24c04.rtc[8][4] <= <GND>
out_at24c04.rtc[8][5] <= <GND>
out_at24c04.rtc[8][6] <= <GND>
out_at24c04.rtc[8][7] <= <GND>
out_at24c04.rtc[7][0] <= <GND>
out_at24c04.rtc[7][1] <= <GND>
out_at24c04.rtc[7][2] <= <GND>
out_at24c04.rtc[7][3] <= <GND>
out_at24c04.rtc[7][4] <= <GND>
out_at24c04.rtc[7][5] <= <GND>
out_at24c04.rtc[7][6] <= <GND>
out_at24c04.rtc[7][7] <= <GND>
out_at24c04.rtc[6][0] <= <GND>
out_at24c04.rtc[6][1] <= <GND>
out_at24c04.rtc[6][2] <= <GND>
out_at24c04.rtc[6][3] <= <GND>
out_at24c04.rtc[6][4] <= <GND>
out_at24c04.rtc[6][5] <= <GND>
out_at24c04.rtc[6][6] <= <GND>
out_at24c04.rtc[6][7] <= <GND>
out_at24c04.rtc[5][0] <= <GND>
out_at24c04.rtc[5][1] <= <GND>
out_at24c04.rtc[5][2] <= <GND>
out_at24c04.rtc[5][3] <= <GND>
out_at24c04.rtc[5][4] <= <GND>
out_at24c04.rtc[5][5] <= <GND>
out_at24c04.rtc[5][6] <= <GND>
out_at24c04.rtc[5][7] <= <GND>
out_at24c04.rtc[4][0] <= <GND>
out_at24c04.rtc[4][1] <= <GND>
out_at24c04.rtc[4][2] <= <GND>
out_at24c04.rtc[4][3] <= <GND>
out_at24c04.rtc[4][4] <= <GND>
out_at24c04.rtc[4][5] <= <GND>
out_at24c04.rtc[4][6] <= <GND>
out_at24c04.rtc[4][7] <= <GND>
out_at24c04.rtc[3][0] <= <GND>
out_at24c04.rtc[3][1] <= <GND>
out_at24c04.rtc[3][2] <= <GND>
out_at24c04.rtc[3][3] <= <GND>
out_at24c04.rtc[3][4] <= <GND>
out_at24c04.rtc[3][5] <= <GND>
out_at24c04.rtc[3][6] <= <GND>
out_at24c04.rtc[3][7] <= <GND>
out_at24c04.rtc[2][0] <= <GND>
out_at24c04.rtc[2][1] <= <GND>
out_at24c04.rtc[2][2] <= <GND>
out_at24c04.rtc[2][3] <= <GND>
out_at24c04.rtc[2][4] <= <GND>
out_at24c04.rtc[2][5] <= <GND>
out_at24c04.rtc[2][6] <= <GND>
out_at24c04.rtc[2][7] <= <GND>
out_at24c04.rtc[1][0] <= <GND>
out_at24c04.rtc[1][1] <= <GND>
out_at24c04.rtc[1][2] <= <GND>
out_at24c04.rtc[1][3] <= <GND>
out_at24c04.rtc[1][4] <= <GND>
out_at24c04.rtc[1][5] <= <GND>
out_at24c04.rtc[1][6] <= <GND>
out_at24c04.rtc[1][7] <= <GND>
out_at24c04.rtc[0][0] <= <GND>
out_at24c04.rtc[0][1] <= <GND>
out_at24c04.rtc[0][2] <= <GND>
out_at24c04.rtc[0][3] <= <GND>
out_at24c04.rtc[0][4] <= <GND>
out_at24c04.rtc[0][5] <= <GND>
out_at24c04.rtc[0][6] <= <GND>
out_at24c04.rtc[0][7] <= <GND>


|i2c_top|at24c04:at24c04_inst|i2c:i2c_inst
clk => sclk~reg0.CLK
clk => out_i2c[0]~reg0.CLK
clk => out_i2c[1]~reg0.CLK
clk => out_i2c[2]~reg0.CLK
clk => out_i2c[3]~reg0.CLK
clk => out_i2c[4]~reg0.CLK
clk => out_i2c[5]~reg0.CLK
clk => out_i2c[6]~reg0.CLK
clk => out_i2c[7]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => nb[0].CLK
clk => nb[1].CLK
clk => nb[2].CLK
clk => nb[3].CLK
clk => nb[4].CLK
clk => nb[5].CLK
clk => nb[6].CLK
clk => nb[7].CLK
clk => nb[8].CLK
clk => nb[9].CLK
clk => nb[10].CLK
clk => nb[11].CLK
clk => nb[12].CLK
clk => nb[13].CLK
clk => nb[14].CLK
clk => nb[15].CLK
clk => nb[16].CLK
clk => nb[17].CLK
clk => nb[18].CLK
clk => nb[19].CLK
clk => nb[20].CLK
clk => nb[21].CLK
clk => nb[22].CLK
clk => nb[23].CLK
clk => nb[24].CLK
clk => nb[25].CLK
clk => nb[26].CLK
clk => nb[27].CLK
clk => nb[28].CLK
clk => nb[29].CLK
clk => nb[30].CLK
clk => nb[31].CLK
clk => sw.CLK
clk => st[0]~reg0.CLK
clk => st[1]~reg0.CLK
clk => st[2]~reg0.CLK
clk => st[3]~reg0.CLK
clk => st[4]~reg0.CLK
clk => st[5]~reg0.CLK
clk => st[6]~reg0.CLK
clk => st[7]~reg0.CLK
clk => st[8]~reg0.CLK
clk => st[9]~reg0.CLK
clk => st[10]~reg0.CLK
clk => st[11]~reg0.CLK
clk => st[12]~reg0.CLK
clk => st[13]~reg0.CLK
clk => st[14]~reg0.CLK
clk => st[15]~reg0.CLK
clk => st[16]~reg0.CLK
clk => st[17]~reg0.CLK
clk => st[18]~reg0.CLK
clk => st[19]~reg0.CLK
clk => st[20]~reg0.CLK
clk => st[21]~reg0.CLK
clk => st[22]~reg0.CLK
clk => st[23]~reg0.CLK
clk => st[24]~reg0.CLK
clk => st[25]~reg0.CLK
clk => st[26]~reg0.CLK
clk => st[27]~reg0.CLK
clk => st[28]~reg0.CLK
clk => st[29]~reg0.CLK
clk => st[30]~reg0.CLK
clk => st[31]~reg0.CLK
clk => op.CLK
clk => en_sclk.CLK
clk => sda_out.CLK
sda <> sda
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => op.DATAB
data[0] => ShiftRight0.IN40
data[1] => ShiftRight0.IN39
data[2] => ShiftRight0.IN38
data[3] => ShiftRight0.IN37
data[4] => ShiftRight0.IN36
data[5] => ShiftRight0.IN35
data[6] => ShiftRight0.IN34
data[7] => ShiftRight0.IN33
en[0] => WideOr1.IN0
en[0] => Equal0.IN1
en[1] => WideOr1.IN1
en[1] => Equal0.IN0
st[0] <= st[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[1] <= st[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[2] <= st[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[3] <= st[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[4] <= st[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[5] <= st[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[6] <= st[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[7] <= st[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[8] <= st[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[9] <= st[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[10] <= st[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[11] <= st[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[12] <= st[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[13] <= st[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[14] <= st[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[15] <= st[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[16] <= st[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[17] <= st[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[18] <= st[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[19] <= st[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[20] <= st[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[21] <= st[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[22] <= st[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[23] <= st[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[24] <= st[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[25] <= st[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[26] <= st[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[27] <= st[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[28] <= st[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[29] <= st[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[30] <= st[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[31] <= st[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[0] <= out_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[1] <= out_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[2] <= out_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[3] <= out_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[4] <= out_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[5] <= out_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[6] <= out_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[7] <= out_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i2c_top|lcd_1602:lcd_1602_inst
clk => i2c:i2c_inst.clk
clk => ir[3].CLK
clk => im[3].CLK
clk => n[0].CLK
clk => n[1].CLK
clk => max[0].CLK
clk => max[1].CLK
clk => max[2].CLK
clk => max[3].CLK
clk => max[4].CLK
clk => max[5].CLK
clk => max[6].CLK
clk => max[7].CLK
clk => max[8].CLK
clk => max[9].CLK
clk => max[10].CLK
clk => max[11].CLK
clk => max[12].CLK
clk => max[13].CLK
clk => max[14].CLK
clk => max[15].CLK
clk => max[16].CLK
clk => max[17].CLK
clk => max[18].CLK
clk => max[19].CLK
clk => max[20].CLK
clk => max[21].CLK
clk => max[22].CLK
clk => max[23].CLK
clk => max[24].CLK
clk => max[25].CLK
clk => max[26].CLK
clk => max[27].CLK
clk => max[28].CLK
clk => max[29].CLK
clk => max[30].CLK
clk => max[31].CLK
clk => buff[32][0].CLK
clk => buff[32][1].CLK
clk => buff[32][2].CLK
clk => buff[32][3].CLK
clk => buff[32][4].CLK
clk => buff[32][5].CLK
clk => buff[32][6].CLK
clk => buff[32][7].CLK
clk => buff[31][0].CLK
clk => buff[31][1].CLK
clk => buff[31][2].CLK
clk => buff[31][3].CLK
clk => buff[31][4].CLK
clk => buff[31][5].CLK
clk => buff[31][6].CLK
clk => buff[31][7].CLK
clk => buff[30][0].CLK
clk => buff[30][1].CLK
clk => buff[30][2].CLK
clk => buff[30][3].CLK
clk => buff[30][4].CLK
clk => buff[30][5].CLK
clk => buff[30][6].CLK
clk => buff[30][7].CLK
clk => buff[29][0].CLK
clk => buff[29][1].CLK
clk => buff[29][2].CLK
clk => buff[29][3].CLK
clk => buff[29][4].CLK
clk => buff[29][5].CLK
clk => buff[29][6].CLK
clk => buff[29][7].CLK
clk => buff[28][0].CLK
clk => buff[28][1].CLK
clk => buff[28][2].CLK
clk => buff[28][3].CLK
clk => buff[28][4].CLK
clk => buff[28][5].CLK
clk => buff[28][6].CLK
clk => buff[28][7].CLK
clk => buff[27][0].CLK
clk => buff[27][1].CLK
clk => buff[27][2].CLK
clk => buff[27][3].CLK
clk => buff[27][4].CLK
clk => buff[27][5].CLK
clk => buff[27][6].CLK
clk => buff[27][7].CLK
clk => buff[26][0].CLK
clk => buff[26][1].CLK
clk => buff[26][2].CLK
clk => buff[26][3].CLK
clk => buff[26][4].CLK
clk => buff[26][5].CLK
clk => buff[26][6].CLK
clk => buff[26][7].CLK
clk => buff[25][0].CLK
clk => buff[25][1].CLK
clk => buff[25][2].CLK
clk => buff[25][3].CLK
clk => buff[25][4].CLK
clk => buff[25][5].CLK
clk => buff[25][6].CLK
clk => buff[25][7].CLK
clk => buff[24][0].CLK
clk => buff[24][1].CLK
clk => buff[24][2].CLK
clk => buff[24][3].CLK
clk => buff[24][4].CLK
clk => buff[24][5].CLK
clk => buff[24][6].CLK
clk => buff[24][7].CLK
clk => buff[23][0].CLK
clk => buff[23][1].CLK
clk => buff[23][2].CLK
clk => buff[23][3].CLK
clk => buff[23][4].CLK
clk => buff[23][5].CLK
clk => buff[23][6].CLK
clk => buff[23][7].CLK
clk => buff[22][0].CLK
clk => buff[22][1].CLK
clk => buff[22][2].CLK
clk => buff[22][3].CLK
clk => buff[22][4].CLK
clk => buff[22][5].CLK
clk => buff[22][6].CLK
clk => buff[22][7].CLK
clk => buff[21][0].CLK
clk => buff[21][1].CLK
clk => buff[21][2].CLK
clk => buff[21][3].CLK
clk => buff[21][4].CLK
clk => buff[21][5].CLK
clk => buff[21][6].CLK
clk => buff[21][7].CLK
clk => buff[20][0].CLK
clk => buff[20][1].CLK
clk => buff[20][2].CLK
clk => buff[20][3].CLK
clk => buff[20][4].CLK
clk => buff[20][5].CLK
clk => buff[20][6].CLK
clk => buff[20][7].CLK
clk => buff[19][0].CLK
clk => buff[19][1].CLK
clk => buff[19][2].CLK
clk => buff[19][3].CLK
clk => buff[19][4].CLK
clk => buff[19][5].CLK
clk => buff[19][6].CLK
clk => buff[19][7].CLK
clk => buff[18][0].CLK
clk => buff[18][1].CLK
clk => buff[18][2].CLK
clk => buff[18][3].CLK
clk => buff[18][4].CLK
clk => buff[18][5].CLK
clk => buff[18][6].CLK
clk => buff[18][7].CLK
clk => buff[17][0].CLK
clk => buff[17][1].CLK
clk => buff[17][2].CLK
clk => buff[17][3].CLK
clk => buff[17][4].CLK
clk => buff[17][5].CLK
clk => buff[17][6].CLK
clk => buff[17][7].CLK
clk => buff[16][0].CLK
clk => buff[16][1].CLK
clk => buff[16][2].CLK
clk => buff[16][3].CLK
clk => buff[16][4].CLK
clk => buff[16][5].CLK
clk => buff[16][6].CLK
clk => buff[16][7].CLK
clk => buff[15][0].CLK
clk => buff[15][1].CLK
clk => buff[15][2].CLK
clk => buff[15][3].CLK
clk => buff[15][4].CLK
clk => buff[15][5].CLK
clk => buff[15][6].CLK
clk => buff[15][7].CLK
clk => buff[14][0].CLK
clk => buff[14][1].CLK
clk => buff[14][2].CLK
clk => buff[14][3].CLK
clk => buff[14][4].CLK
clk => buff[14][5].CLK
clk => buff[14][6].CLK
clk => buff[14][7].CLK
clk => buff[13][0].CLK
clk => buff[13][1].CLK
clk => buff[13][2].CLK
clk => buff[13][3].CLK
clk => buff[13][4].CLK
clk => buff[13][5].CLK
clk => buff[13][6].CLK
clk => buff[13][7].CLK
clk => buff[12][0].CLK
clk => buff[12][1].CLK
clk => buff[12][2].CLK
clk => buff[12][3].CLK
clk => buff[12][4].CLK
clk => buff[12][5].CLK
clk => buff[12][6].CLK
clk => buff[12][7].CLK
clk => buff[11][0].CLK
clk => buff[11][1].CLK
clk => buff[11][2].CLK
clk => buff[11][3].CLK
clk => buff[11][4].CLK
clk => buff[11][5].CLK
clk => buff[11][6].CLK
clk => buff[11][7].CLK
clk => buff[10][0].CLK
clk => buff[10][1].CLK
clk => buff[10][2].CLK
clk => buff[10][3].CLK
clk => buff[10][4].CLK
clk => buff[10][5].CLK
clk => buff[10][6].CLK
clk => buff[10][7].CLK
clk => buff[9][0].CLK
clk => buff[9][1].CLK
clk => buff[9][2].CLK
clk => buff[9][3].CLK
clk => buff[9][4].CLK
clk => buff[9][5].CLK
clk => buff[9][6].CLK
clk => buff[9][7].CLK
clk => buff[8][0].CLK
clk => buff[8][1].CLK
clk => buff[8][2].CLK
clk => buff[8][3].CLK
clk => buff[8][4].CLK
clk => buff[8][5].CLK
clk => buff[8][6].CLK
clk => buff[8][7].CLK
clk => buff[7][0].CLK
clk => buff[7][1].CLK
clk => buff[7][2].CLK
clk => buff[7][3].CLK
clk => buff[7][4].CLK
clk => buff[7][5].CLK
clk => buff[7][6].CLK
clk => buff[7][7].CLK
clk => buff[6][0].CLK
clk => buff[6][1].CLK
clk => buff[6][2].CLK
clk => buff[6][3].CLK
clk => buff[6][4].CLK
clk => buff[6][5].CLK
clk => buff[6][6].CLK
clk => buff[6][7].CLK
clk => buff[5][0].CLK
clk => buff[5][1].CLK
clk => buff[5][2].CLK
clk => buff[5][3].CLK
clk => buff[5][4].CLK
clk => buff[5][5].CLK
clk => buff[5][6].CLK
clk => buff[5][7].CLK
clk => buff[4][0].CLK
clk => buff[4][1].CLK
clk => buff[4][2].CLK
clk => buff[4][3].CLK
clk => buff[4][4].CLK
clk => buff[4][5].CLK
clk => buff[4][6].CLK
clk => buff[4][7].CLK
clk => buff[3][0].CLK
clk => buff[3][1].CLK
clk => buff[3][2].CLK
clk => buff[3][3].CLK
clk => buff[3][4].CLK
clk => buff[3][5].CLK
clk => buff[3][6].CLK
clk => buff[3][7].CLK
clk => buff[2][0].CLK
clk => buff[2][1].CLK
clk => buff[2][2].CLK
clk => buff[2][3].CLK
clk => buff[2][4].CLK
clk => buff[2][5].CLK
clk => buff[2][6].CLK
clk => buff[2][7].CLK
clk => buff[1][0].CLK
clk => buff[1][1].CLK
clk => buff[1][2].CLK
clk => buff[1][3].CLK
clk => buff[1][4].CLK
clk => buff[1][5].CLK
clk => buff[1][6].CLK
clk => buff[1][7].CLK
clk => str[0].CLK
clk => str[1].CLK
clk => str[2].CLK
clk => str[3].CLK
clk => str[4].CLK
clk => str[5].CLK
clk => str[6].CLK
clk => str[7].CLK
clk => pos[0].CLK
clk => pos[1].CLK
clk => pos[2].CLK
clk => en[0].CLK
clk => en[1].CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => i[9].CLK
clk => i[10].CLK
clk => i[11].CLK
clk => i[12].CLK
clk => i[13].CLK
clk => i[14].CLK
clk => i[15].CLK
clk => i[16].CLK
clk => i[17].CLK
clk => i[18].CLK
clk => i[19].CLK
clk => i[20].CLK
clk => i[21].CLK
clk => i[22].CLK
clk => i[23].CLK
clk => i[24].CLK
clk => i[25].CLK
clk => i[26].CLK
clk => i[27].CLK
clk => i[28].CLK
clk => i[29].CLK
clk => i[30].CLK
clk => i[31].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
sda <> i2c:i2c_inst.sda
sclk <= i2c:i2c_inst.sclk
ch0.mem[15][0] => ~NO_FANOUT~
ch0.mem[15][1] => ~NO_FANOUT~
ch0.mem[15][2] => ~NO_FANOUT~
ch0.mem[15][3] => ~NO_FANOUT~
ch0.mem[15][4] => ~NO_FANOUT~
ch0.mem[15][5] => ~NO_FANOUT~
ch0.mem[15][6] => ~NO_FANOUT~
ch0.mem[15][7] => ~NO_FANOUT~
ch0.mem[14][0] => ~NO_FANOUT~
ch0.mem[14][1] => ~NO_FANOUT~
ch0.mem[14][2] => ~NO_FANOUT~
ch0.mem[14][3] => ~NO_FANOUT~
ch0.mem[14][4] => ~NO_FANOUT~
ch0.mem[14][5] => ~NO_FANOUT~
ch0.mem[14][6] => ~NO_FANOUT~
ch0.mem[14][7] => ~NO_FANOUT~
ch0.mem[13][0] => ~NO_FANOUT~
ch0.mem[13][1] => ~NO_FANOUT~
ch0.mem[13][2] => ~NO_FANOUT~
ch0.mem[13][3] => ~NO_FANOUT~
ch0.mem[13][4] => ~NO_FANOUT~
ch0.mem[13][5] => ~NO_FANOUT~
ch0.mem[13][6] => ~NO_FANOUT~
ch0.mem[13][7] => ~NO_FANOUT~
ch0.mem[12][0] => ~NO_FANOUT~
ch0.mem[12][1] => ~NO_FANOUT~
ch0.mem[12][2] => ~NO_FANOUT~
ch0.mem[12][3] => ~NO_FANOUT~
ch0.mem[12][4] => ~NO_FANOUT~
ch0.mem[12][5] => ~NO_FANOUT~
ch0.mem[12][6] => ~NO_FANOUT~
ch0.mem[12][7] => ~NO_FANOUT~
ch0.mem[11][0] => ~NO_FANOUT~
ch0.mem[11][1] => ~NO_FANOUT~
ch0.mem[11][2] => ~NO_FANOUT~
ch0.mem[11][3] => ~NO_FANOUT~
ch0.mem[11][4] => ~NO_FANOUT~
ch0.mem[11][5] => ~NO_FANOUT~
ch0.mem[11][6] => ~NO_FANOUT~
ch0.mem[11][7] => ~NO_FANOUT~
ch0.mem[10][0] => ~NO_FANOUT~
ch0.mem[10][1] => ~NO_FANOUT~
ch0.mem[10][2] => ~NO_FANOUT~
ch0.mem[10][3] => ~NO_FANOUT~
ch0.mem[10][4] => ~NO_FANOUT~
ch0.mem[10][5] => ~NO_FANOUT~
ch0.mem[10][6] => ~NO_FANOUT~
ch0.mem[10][7] => ~NO_FANOUT~
ch0.mem[9][0] => ~NO_FANOUT~
ch0.mem[9][1] => ~NO_FANOUT~
ch0.mem[9][2] => ~NO_FANOUT~
ch0.mem[9][3] => ~NO_FANOUT~
ch0.mem[9][4] => ~NO_FANOUT~
ch0.mem[9][5] => ~NO_FANOUT~
ch0.mem[9][6] => ~NO_FANOUT~
ch0.mem[9][7] => ~NO_FANOUT~
ch0.mem[8][0] => ~NO_FANOUT~
ch0.mem[8][1] => ~NO_FANOUT~
ch0.mem[8][2] => ~NO_FANOUT~
ch0.mem[8][3] => ~NO_FANOUT~
ch0.mem[8][4] => ~NO_FANOUT~
ch0.mem[8][5] => ~NO_FANOUT~
ch0.mem[8][6] => ~NO_FANOUT~
ch0.mem[8][7] => ~NO_FANOUT~
ch0.mem[7][0] => ~NO_FANOUT~
ch0.mem[7][1] => ~NO_FANOUT~
ch0.mem[7][2] => ~NO_FANOUT~
ch0.mem[7][3] => ~NO_FANOUT~
ch0.mem[7][4] => ~NO_FANOUT~
ch0.mem[7][5] => ~NO_FANOUT~
ch0.mem[7][6] => ~NO_FANOUT~
ch0.mem[7][7] => ~NO_FANOUT~
ch0.mem[6][0] => ~NO_FANOUT~
ch0.mem[6][1] => ~NO_FANOUT~
ch0.mem[6][2] => ~NO_FANOUT~
ch0.mem[6][3] => ~NO_FANOUT~
ch0.mem[6][4] => ~NO_FANOUT~
ch0.mem[6][5] => ~NO_FANOUT~
ch0.mem[6][6] => ~NO_FANOUT~
ch0.mem[6][7] => ~NO_FANOUT~
ch0.mem[5][0] => ~NO_FANOUT~
ch0.mem[5][1] => ~NO_FANOUT~
ch0.mem[5][2] => ~NO_FANOUT~
ch0.mem[5][3] => ~NO_FANOUT~
ch0.mem[5][4] => ~NO_FANOUT~
ch0.mem[5][5] => ~NO_FANOUT~
ch0.mem[5][6] => ~NO_FANOUT~
ch0.mem[5][7] => ~NO_FANOUT~
ch0.mem[4][0] => ~NO_FANOUT~
ch0.mem[4][1] => ~NO_FANOUT~
ch0.mem[4][2] => ~NO_FANOUT~
ch0.mem[4][3] => ~NO_FANOUT~
ch0.mem[4][4] => ~NO_FANOUT~
ch0.mem[4][5] => ~NO_FANOUT~
ch0.mem[4][6] => ~NO_FANOUT~
ch0.mem[4][7] => ~NO_FANOUT~
ch0.mem[3][0] => ~NO_FANOUT~
ch0.mem[3][1] => ~NO_FANOUT~
ch0.mem[3][2] => ~NO_FANOUT~
ch0.mem[3][3] => ~NO_FANOUT~
ch0.mem[3][4] => ~NO_FANOUT~
ch0.mem[3][5] => ~NO_FANOUT~
ch0.mem[3][6] => ~NO_FANOUT~
ch0.mem[3][7] => ~NO_FANOUT~
ch0.mem[2][0] => ~NO_FANOUT~
ch0.mem[2][1] => ~NO_FANOUT~
ch0.mem[2][2] => ~NO_FANOUT~
ch0.mem[2][3] => ~NO_FANOUT~
ch0.mem[2][4] => ~NO_FANOUT~
ch0.mem[2][5] => ~NO_FANOUT~
ch0.mem[2][6] => ~NO_FANOUT~
ch0.mem[2][7] => ~NO_FANOUT~
ch0.mem[1][0] => ~NO_FANOUT~
ch0.mem[1][1] => ~NO_FANOUT~
ch0.mem[1][2] => ~NO_FANOUT~
ch0.mem[1][3] => ~NO_FANOUT~
ch0.mem[1][4] => ~NO_FANOUT~
ch0.mem[1][5] => ~NO_FANOUT~
ch0.mem[1][6] => ~NO_FANOUT~
ch0.mem[1][7] => ~NO_FANOUT~
ch0.mem[0][0] => ~NO_FANOUT~
ch0.mem[0][1] => ~NO_FANOUT~
ch0.mem[0][2] => ~NO_FANOUT~
ch0.mem[0][3] => ~NO_FANOUT~
ch0.mem[0][4] => ~NO_FANOUT~
ch0.mem[0][5] => ~NO_FANOUT~
ch0.mem[0][6] => ~NO_FANOUT~
ch0.mem[0][7] => ~NO_FANOUT~
ch0.rtc[15][0] => Mux23.IN19
ch0.rtc[15][0] => Mux31.IN19
ch0.rtc[15][0] => Mux39.IN19
ch0.rtc[15][0] => Mux47.IN19
ch0.rtc[15][0] => Mux55.IN19
ch0.rtc[15][0] => Mux63.IN19
ch0.rtc[15][0] => Mux71.IN19
ch0.rtc[15][1] => Mux22.IN19
ch0.rtc[15][1] => Mux30.IN19
ch0.rtc[15][1] => Mux38.IN19
ch0.rtc[15][1] => Mux46.IN19
ch0.rtc[15][1] => Mux54.IN19
ch0.rtc[15][1] => Mux62.IN19
ch0.rtc[15][1] => Mux70.IN19
ch0.rtc[15][2] => Mux21.IN19
ch0.rtc[15][2] => Mux29.IN19
ch0.rtc[15][2] => Mux37.IN19
ch0.rtc[15][2] => Mux45.IN19
ch0.rtc[15][2] => Mux53.IN19
ch0.rtc[15][2] => Mux61.IN19
ch0.rtc[15][2] => Mux69.IN19
ch0.rtc[15][3] => Mux20.IN19
ch0.rtc[15][3] => Mux28.IN19
ch0.rtc[15][3] => Mux36.IN19
ch0.rtc[15][3] => Mux44.IN19
ch0.rtc[15][3] => Mux52.IN19
ch0.rtc[15][3] => Mux60.IN19
ch0.rtc[15][3] => Mux68.IN19
ch0.rtc[15][4] => Mux19.IN19
ch0.rtc[15][4] => Mux27.IN19
ch0.rtc[15][4] => Mux35.IN19
ch0.rtc[15][4] => Mux43.IN19
ch0.rtc[15][4] => Mux51.IN19
ch0.rtc[15][4] => Mux59.IN19
ch0.rtc[15][4] => Mux67.IN19
ch0.rtc[15][5] => Mux18.IN19
ch0.rtc[15][5] => Mux26.IN19
ch0.rtc[15][5] => Mux34.IN19
ch0.rtc[15][5] => Mux42.IN19
ch0.rtc[15][5] => Mux50.IN19
ch0.rtc[15][5] => Mux58.IN19
ch0.rtc[15][5] => Mux66.IN19
ch0.rtc[15][6] => Mux17.IN19
ch0.rtc[15][6] => Mux25.IN19
ch0.rtc[15][6] => Mux33.IN19
ch0.rtc[15][6] => Mux41.IN19
ch0.rtc[15][6] => Mux49.IN19
ch0.rtc[15][6] => Mux57.IN19
ch0.rtc[15][6] => Mux65.IN19
ch0.rtc[15][7] => Mux16.IN19
ch0.rtc[15][7] => Mux24.IN19
ch0.rtc[15][7] => Mux32.IN19
ch0.rtc[15][7] => Mux40.IN19
ch0.rtc[15][7] => Mux48.IN19
ch0.rtc[15][7] => Mux56.IN19
ch0.rtc[15][7] => Mux64.IN19
ch0.rtc[14][0] => Mux23.IN18
ch0.rtc[14][0] => Mux31.IN18
ch0.rtc[14][0] => Mux39.IN18
ch0.rtc[14][0] => Mux47.IN18
ch0.rtc[14][0] => Mux55.IN18
ch0.rtc[14][0] => Mux63.IN18
ch0.rtc[14][0] => Mux71.IN18
ch0.rtc[14][1] => Mux22.IN18
ch0.rtc[14][1] => Mux30.IN18
ch0.rtc[14][1] => Mux38.IN18
ch0.rtc[14][1] => Mux46.IN18
ch0.rtc[14][1] => Mux54.IN18
ch0.rtc[14][1] => Mux62.IN18
ch0.rtc[14][1] => Mux70.IN18
ch0.rtc[14][2] => Mux21.IN18
ch0.rtc[14][2] => Mux29.IN18
ch0.rtc[14][2] => Mux37.IN18
ch0.rtc[14][2] => Mux45.IN18
ch0.rtc[14][2] => Mux53.IN18
ch0.rtc[14][2] => Mux61.IN18
ch0.rtc[14][2] => Mux69.IN18
ch0.rtc[14][3] => Mux20.IN18
ch0.rtc[14][3] => Mux28.IN18
ch0.rtc[14][3] => Mux36.IN18
ch0.rtc[14][3] => Mux44.IN18
ch0.rtc[14][3] => Mux52.IN18
ch0.rtc[14][3] => Mux60.IN18
ch0.rtc[14][3] => Mux68.IN18
ch0.rtc[14][4] => Mux19.IN18
ch0.rtc[14][4] => Mux27.IN18
ch0.rtc[14][4] => Mux35.IN18
ch0.rtc[14][4] => Mux43.IN18
ch0.rtc[14][4] => Mux51.IN18
ch0.rtc[14][4] => Mux59.IN18
ch0.rtc[14][4] => Mux67.IN18
ch0.rtc[14][5] => Mux18.IN18
ch0.rtc[14][5] => Mux26.IN18
ch0.rtc[14][5] => Mux34.IN18
ch0.rtc[14][5] => Mux42.IN18
ch0.rtc[14][5] => Mux50.IN18
ch0.rtc[14][5] => Mux58.IN18
ch0.rtc[14][5] => Mux66.IN18
ch0.rtc[14][6] => Mux17.IN18
ch0.rtc[14][6] => Mux25.IN18
ch0.rtc[14][6] => Mux33.IN18
ch0.rtc[14][6] => Mux41.IN18
ch0.rtc[14][6] => Mux49.IN18
ch0.rtc[14][6] => Mux57.IN18
ch0.rtc[14][6] => Mux65.IN18
ch0.rtc[14][7] => Mux16.IN18
ch0.rtc[14][7] => Mux24.IN18
ch0.rtc[14][7] => Mux32.IN18
ch0.rtc[14][7] => Mux40.IN18
ch0.rtc[14][7] => Mux48.IN18
ch0.rtc[14][7] => Mux56.IN18
ch0.rtc[14][7] => Mux64.IN18
ch0.rtc[13][0] => Mux23.IN17
ch0.rtc[13][0] => Mux31.IN17
ch0.rtc[13][0] => Mux39.IN17
ch0.rtc[13][0] => Mux47.IN17
ch0.rtc[13][0] => Mux55.IN17
ch0.rtc[13][0] => Mux63.IN17
ch0.rtc[13][0] => Mux71.IN17
ch0.rtc[13][1] => Mux22.IN17
ch0.rtc[13][1] => Mux30.IN17
ch0.rtc[13][1] => Mux38.IN17
ch0.rtc[13][1] => Mux46.IN17
ch0.rtc[13][1] => Mux54.IN17
ch0.rtc[13][1] => Mux62.IN17
ch0.rtc[13][1] => Mux70.IN17
ch0.rtc[13][2] => Mux21.IN17
ch0.rtc[13][2] => Mux29.IN17
ch0.rtc[13][2] => Mux37.IN17
ch0.rtc[13][2] => Mux45.IN17
ch0.rtc[13][2] => Mux53.IN17
ch0.rtc[13][2] => Mux61.IN17
ch0.rtc[13][2] => Mux69.IN17
ch0.rtc[13][3] => Mux20.IN17
ch0.rtc[13][3] => Mux28.IN17
ch0.rtc[13][3] => Mux36.IN17
ch0.rtc[13][3] => Mux44.IN17
ch0.rtc[13][3] => Mux52.IN17
ch0.rtc[13][3] => Mux60.IN17
ch0.rtc[13][3] => Mux68.IN17
ch0.rtc[13][4] => Mux19.IN17
ch0.rtc[13][4] => Mux27.IN17
ch0.rtc[13][4] => Mux35.IN17
ch0.rtc[13][4] => Mux43.IN17
ch0.rtc[13][4] => Mux51.IN17
ch0.rtc[13][4] => Mux59.IN17
ch0.rtc[13][4] => Mux67.IN17
ch0.rtc[13][5] => Mux18.IN17
ch0.rtc[13][5] => Mux26.IN17
ch0.rtc[13][5] => Mux34.IN17
ch0.rtc[13][5] => Mux42.IN17
ch0.rtc[13][5] => Mux50.IN17
ch0.rtc[13][5] => Mux58.IN17
ch0.rtc[13][5] => Mux66.IN17
ch0.rtc[13][6] => Mux17.IN17
ch0.rtc[13][6] => Mux25.IN17
ch0.rtc[13][6] => Mux33.IN17
ch0.rtc[13][6] => Mux41.IN17
ch0.rtc[13][6] => Mux49.IN17
ch0.rtc[13][6] => Mux57.IN17
ch0.rtc[13][6] => Mux65.IN17
ch0.rtc[13][7] => Mux16.IN17
ch0.rtc[13][7] => Mux24.IN17
ch0.rtc[13][7] => Mux32.IN17
ch0.rtc[13][7] => Mux40.IN17
ch0.rtc[13][7] => Mux48.IN17
ch0.rtc[13][7] => Mux56.IN17
ch0.rtc[13][7] => Mux64.IN17
ch0.rtc[12][0] => Mux23.IN16
ch0.rtc[12][0] => Mux31.IN16
ch0.rtc[12][0] => Mux39.IN16
ch0.rtc[12][0] => Mux47.IN16
ch0.rtc[12][0] => Mux55.IN16
ch0.rtc[12][0] => Mux63.IN16
ch0.rtc[12][0] => Mux71.IN16
ch0.rtc[12][1] => Mux22.IN16
ch0.rtc[12][1] => Mux30.IN16
ch0.rtc[12][1] => Mux38.IN16
ch0.rtc[12][1] => Mux46.IN16
ch0.rtc[12][1] => Mux54.IN16
ch0.rtc[12][1] => Mux62.IN16
ch0.rtc[12][1] => Mux70.IN16
ch0.rtc[12][2] => Mux21.IN16
ch0.rtc[12][2] => Mux29.IN16
ch0.rtc[12][2] => Mux37.IN16
ch0.rtc[12][2] => Mux45.IN16
ch0.rtc[12][2] => Mux53.IN16
ch0.rtc[12][2] => Mux61.IN16
ch0.rtc[12][2] => Mux69.IN16
ch0.rtc[12][3] => Mux20.IN16
ch0.rtc[12][3] => Mux28.IN16
ch0.rtc[12][3] => Mux36.IN16
ch0.rtc[12][3] => Mux44.IN16
ch0.rtc[12][3] => Mux52.IN16
ch0.rtc[12][3] => Mux60.IN16
ch0.rtc[12][3] => Mux68.IN16
ch0.rtc[12][4] => Mux19.IN16
ch0.rtc[12][4] => Mux27.IN16
ch0.rtc[12][4] => Mux35.IN16
ch0.rtc[12][4] => Mux43.IN16
ch0.rtc[12][4] => Mux51.IN16
ch0.rtc[12][4] => Mux59.IN16
ch0.rtc[12][4] => Mux67.IN16
ch0.rtc[12][5] => Mux18.IN16
ch0.rtc[12][5] => Mux26.IN16
ch0.rtc[12][5] => Mux34.IN16
ch0.rtc[12][5] => Mux42.IN16
ch0.rtc[12][5] => Mux50.IN16
ch0.rtc[12][5] => Mux58.IN16
ch0.rtc[12][5] => Mux66.IN16
ch0.rtc[12][6] => Mux17.IN16
ch0.rtc[12][6] => Mux25.IN16
ch0.rtc[12][6] => Mux33.IN16
ch0.rtc[12][6] => Mux41.IN16
ch0.rtc[12][6] => Mux49.IN16
ch0.rtc[12][6] => Mux57.IN16
ch0.rtc[12][6] => Mux65.IN16
ch0.rtc[12][7] => Mux16.IN16
ch0.rtc[12][7] => Mux24.IN16
ch0.rtc[12][7] => Mux32.IN16
ch0.rtc[12][7] => Mux40.IN16
ch0.rtc[12][7] => Mux48.IN16
ch0.rtc[12][7] => Mux56.IN16
ch0.rtc[12][7] => Mux64.IN16
ch0.rtc[11][0] => Mux23.IN15
ch0.rtc[11][0] => Mux31.IN15
ch0.rtc[11][0] => Mux39.IN15
ch0.rtc[11][0] => Mux47.IN15
ch0.rtc[11][0] => Mux55.IN15
ch0.rtc[11][0] => Mux63.IN15
ch0.rtc[11][0] => Mux71.IN15
ch0.rtc[11][1] => Mux22.IN15
ch0.rtc[11][1] => Mux30.IN15
ch0.rtc[11][1] => Mux38.IN15
ch0.rtc[11][1] => Mux46.IN15
ch0.rtc[11][1] => Mux54.IN15
ch0.rtc[11][1] => Mux62.IN15
ch0.rtc[11][1] => Mux70.IN15
ch0.rtc[11][2] => Mux21.IN15
ch0.rtc[11][2] => Mux29.IN15
ch0.rtc[11][2] => Mux37.IN15
ch0.rtc[11][2] => Mux45.IN15
ch0.rtc[11][2] => Mux53.IN15
ch0.rtc[11][2] => Mux61.IN15
ch0.rtc[11][2] => Mux69.IN15
ch0.rtc[11][3] => Mux20.IN15
ch0.rtc[11][3] => Mux28.IN15
ch0.rtc[11][3] => Mux36.IN15
ch0.rtc[11][3] => Mux44.IN15
ch0.rtc[11][3] => Mux52.IN15
ch0.rtc[11][3] => Mux60.IN15
ch0.rtc[11][3] => Mux68.IN15
ch0.rtc[11][4] => Mux19.IN15
ch0.rtc[11][4] => Mux27.IN15
ch0.rtc[11][4] => Mux35.IN15
ch0.rtc[11][4] => Mux43.IN15
ch0.rtc[11][4] => Mux51.IN15
ch0.rtc[11][4] => Mux59.IN15
ch0.rtc[11][4] => Mux67.IN15
ch0.rtc[11][5] => Mux18.IN15
ch0.rtc[11][5] => Mux26.IN15
ch0.rtc[11][5] => Mux34.IN15
ch0.rtc[11][5] => Mux42.IN15
ch0.rtc[11][5] => Mux50.IN15
ch0.rtc[11][5] => Mux58.IN15
ch0.rtc[11][5] => Mux66.IN15
ch0.rtc[11][6] => Mux17.IN15
ch0.rtc[11][6] => Mux25.IN15
ch0.rtc[11][6] => Mux33.IN15
ch0.rtc[11][6] => Mux41.IN15
ch0.rtc[11][6] => Mux49.IN15
ch0.rtc[11][6] => Mux57.IN15
ch0.rtc[11][6] => Mux65.IN15
ch0.rtc[11][7] => Mux16.IN15
ch0.rtc[11][7] => Mux24.IN15
ch0.rtc[11][7] => Mux32.IN15
ch0.rtc[11][7] => Mux40.IN15
ch0.rtc[11][7] => Mux48.IN15
ch0.rtc[11][7] => Mux56.IN15
ch0.rtc[11][7] => Mux64.IN15
ch0.rtc[10][0] => Mux23.IN14
ch0.rtc[10][0] => Mux31.IN14
ch0.rtc[10][0] => Mux39.IN14
ch0.rtc[10][0] => Mux47.IN14
ch0.rtc[10][0] => Mux55.IN14
ch0.rtc[10][0] => Mux63.IN14
ch0.rtc[10][0] => Mux71.IN14
ch0.rtc[10][1] => Mux22.IN14
ch0.rtc[10][1] => Mux30.IN14
ch0.rtc[10][1] => Mux38.IN14
ch0.rtc[10][1] => Mux46.IN14
ch0.rtc[10][1] => Mux54.IN14
ch0.rtc[10][1] => Mux62.IN14
ch0.rtc[10][1] => Mux70.IN14
ch0.rtc[10][2] => Mux21.IN14
ch0.rtc[10][2] => Mux29.IN14
ch0.rtc[10][2] => Mux37.IN14
ch0.rtc[10][2] => Mux45.IN14
ch0.rtc[10][2] => Mux53.IN14
ch0.rtc[10][2] => Mux61.IN14
ch0.rtc[10][2] => Mux69.IN14
ch0.rtc[10][3] => Mux20.IN14
ch0.rtc[10][3] => Mux28.IN14
ch0.rtc[10][3] => Mux36.IN14
ch0.rtc[10][3] => Mux44.IN14
ch0.rtc[10][3] => Mux52.IN14
ch0.rtc[10][3] => Mux60.IN14
ch0.rtc[10][3] => Mux68.IN14
ch0.rtc[10][4] => Mux19.IN14
ch0.rtc[10][4] => Mux27.IN14
ch0.rtc[10][4] => Mux35.IN14
ch0.rtc[10][4] => Mux43.IN14
ch0.rtc[10][4] => Mux51.IN14
ch0.rtc[10][4] => Mux59.IN14
ch0.rtc[10][4] => Mux67.IN14
ch0.rtc[10][5] => Mux18.IN14
ch0.rtc[10][5] => Mux26.IN14
ch0.rtc[10][5] => Mux34.IN14
ch0.rtc[10][5] => Mux42.IN14
ch0.rtc[10][5] => Mux50.IN14
ch0.rtc[10][5] => Mux58.IN14
ch0.rtc[10][5] => Mux66.IN14
ch0.rtc[10][6] => Mux17.IN14
ch0.rtc[10][6] => Mux25.IN14
ch0.rtc[10][6] => Mux33.IN14
ch0.rtc[10][6] => Mux41.IN14
ch0.rtc[10][6] => Mux49.IN14
ch0.rtc[10][6] => Mux57.IN14
ch0.rtc[10][6] => Mux65.IN14
ch0.rtc[10][7] => Mux16.IN14
ch0.rtc[10][7] => Mux24.IN14
ch0.rtc[10][7] => Mux32.IN14
ch0.rtc[10][7] => Mux40.IN14
ch0.rtc[10][7] => Mux48.IN14
ch0.rtc[10][7] => Mux56.IN14
ch0.rtc[10][7] => Mux64.IN14
ch0.rtc[9][0] => Mux23.IN13
ch0.rtc[9][0] => Mux31.IN13
ch0.rtc[9][0] => Mux39.IN13
ch0.rtc[9][0] => Mux47.IN13
ch0.rtc[9][0] => Mux55.IN13
ch0.rtc[9][0] => Mux63.IN13
ch0.rtc[9][0] => Mux71.IN13
ch0.rtc[9][1] => Mux22.IN13
ch0.rtc[9][1] => Mux30.IN13
ch0.rtc[9][1] => Mux38.IN13
ch0.rtc[9][1] => Mux46.IN13
ch0.rtc[9][1] => Mux54.IN13
ch0.rtc[9][1] => Mux62.IN13
ch0.rtc[9][1] => Mux70.IN13
ch0.rtc[9][2] => Mux21.IN13
ch0.rtc[9][2] => Mux29.IN13
ch0.rtc[9][2] => Mux37.IN13
ch0.rtc[9][2] => Mux45.IN13
ch0.rtc[9][2] => Mux53.IN13
ch0.rtc[9][2] => Mux61.IN13
ch0.rtc[9][2] => Mux69.IN13
ch0.rtc[9][3] => Mux20.IN13
ch0.rtc[9][3] => Mux28.IN13
ch0.rtc[9][3] => Mux36.IN13
ch0.rtc[9][3] => Mux44.IN13
ch0.rtc[9][3] => Mux52.IN13
ch0.rtc[9][3] => Mux60.IN13
ch0.rtc[9][3] => Mux68.IN13
ch0.rtc[9][4] => Mux19.IN13
ch0.rtc[9][4] => Mux27.IN13
ch0.rtc[9][4] => Mux35.IN13
ch0.rtc[9][4] => Mux43.IN13
ch0.rtc[9][4] => Mux51.IN13
ch0.rtc[9][4] => Mux59.IN13
ch0.rtc[9][4] => Mux67.IN13
ch0.rtc[9][5] => Mux18.IN13
ch0.rtc[9][5] => Mux26.IN13
ch0.rtc[9][5] => Mux34.IN13
ch0.rtc[9][5] => Mux42.IN13
ch0.rtc[9][5] => Mux50.IN13
ch0.rtc[9][5] => Mux58.IN13
ch0.rtc[9][5] => Mux66.IN13
ch0.rtc[9][6] => Mux17.IN13
ch0.rtc[9][6] => Mux25.IN13
ch0.rtc[9][6] => Mux33.IN13
ch0.rtc[9][6] => Mux41.IN13
ch0.rtc[9][6] => Mux49.IN13
ch0.rtc[9][6] => Mux57.IN13
ch0.rtc[9][6] => Mux65.IN13
ch0.rtc[9][7] => Mux16.IN13
ch0.rtc[9][7] => Mux24.IN13
ch0.rtc[9][7] => Mux32.IN13
ch0.rtc[9][7] => Mux40.IN13
ch0.rtc[9][7] => Mux48.IN13
ch0.rtc[9][7] => Mux56.IN13
ch0.rtc[9][7] => Mux64.IN13
ch0.rtc[8][0] => Mux23.IN12
ch0.rtc[8][0] => Mux31.IN12
ch0.rtc[8][0] => Mux39.IN12
ch0.rtc[8][0] => Mux47.IN12
ch0.rtc[8][0] => Mux55.IN12
ch0.rtc[8][0] => Mux63.IN12
ch0.rtc[8][0] => Mux71.IN12
ch0.rtc[8][0] => Mux15.IN18
ch0.rtc[8][1] => Mux22.IN12
ch0.rtc[8][1] => Mux30.IN12
ch0.rtc[8][1] => Mux38.IN12
ch0.rtc[8][1] => Mux46.IN12
ch0.rtc[8][1] => Mux54.IN12
ch0.rtc[8][1] => Mux62.IN12
ch0.rtc[8][1] => Mux70.IN12
ch0.rtc[8][1] => Mux14.IN18
ch0.rtc[8][2] => Mux21.IN12
ch0.rtc[8][2] => Mux29.IN12
ch0.rtc[8][2] => Mux37.IN12
ch0.rtc[8][2] => Mux45.IN12
ch0.rtc[8][2] => Mux53.IN12
ch0.rtc[8][2] => Mux61.IN12
ch0.rtc[8][2] => Mux69.IN12
ch0.rtc[8][2] => Mux13.IN18
ch0.rtc[8][3] => Mux20.IN12
ch0.rtc[8][3] => Mux28.IN12
ch0.rtc[8][3] => Mux36.IN12
ch0.rtc[8][3] => Mux44.IN12
ch0.rtc[8][3] => Mux52.IN12
ch0.rtc[8][3] => Mux60.IN12
ch0.rtc[8][3] => Mux68.IN12
ch0.rtc[8][3] => Mux12.IN18
ch0.rtc[8][4] => Mux19.IN12
ch0.rtc[8][4] => Mux27.IN12
ch0.rtc[8][4] => Mux35.IN12
ch0.rtc[8][4] => Mux43.IN12
ch0.rtc[8][4] => Mux51.IN12
ch0.rtc[8][4] => Mux59.IN12
ch0.rtc[8][4] => Mux67.IN12
ch0.rtc[8][4] => Mux11.IN18
ch0.rtc[8][5] => Mux18.IN12
ch0.rtc[8][5] => Mux26.IN12
ch0.rtc[8][5] => Mux34.IN12
ch0.rtc[8][5] => Mux42.IN12
ch0.rtc[8][5] => Mux50.IN12
ch0.rtc[8][5] => Mux58.IN12
ch0.rtc[8][5] => Mux66.IN12
ch0.rtc[8][5] => Mux10.IN18
ch0.rtc[8][6] => Mux17.IN12
ch0.rtc[8][6] => Mux25.IN12
ch0.rtc[8][6] => Mux33.IN12
ch0.rtc[8][6] => Mux41.IN12
ch0.rtc[8][6] => Mux49.IN12
ch0.rtc[8][6] => Mux57.IN12
ch0.rtc[8][6] => Mux65.IN12
ch0.rtc[8][6] => Mux9.IN18
ch0.rtc[8][7] => Mux16.IN12
ch0.rtc[8][7] => Mux24.IN12
ch0.rtc[8][7] => Mux32.IN12
ch0.rtc[8][7] => Mux40.IN12
ch0.rtc[8][7] => Mux48.IN12
ch0.rtc[8][7] => Mux56.IN12
ch0.rtc[8][7] => Mux64.IN12
ch0.rtc[8][7] => Mux8.IN18
ch0.rtc[7][0] => Mux23.IN11
ch0.rtc[7][0] => Mux31.IN11
ch0.rtc[7][0] => Mux39.IN11
ch0.rtc[7][0] => Mux47.IN11
ch0.rtc[7][0] => Mux55.IN11
ch0.rtc[7][0] => Mux63.IN11
ch0.rtc[7][0] => Mux71.IN11
ch0.rtc[7][1] => Mux22.IN11
ch0.rtc[7][1] => Mux30.IN11
ch0.rtc[7][1] => Mux38.IN11
ch0.rtc[7][1] => Mux46.IN11
ch0.rtc[7][1] => Mux54.IN11
ch0.rtc[7][1] => Mux62.IN11
ch0.rtc[7][1] => Mux70.IN11
ch0.rtc[7][2] => Mux21.IN11
ch0.rtc[7][2] => Mux29.IN11
ch0.rtc[7][2] => Mux37.IN11
ch0.rtc[7][2] => Mux45.IN11
ch0.rtc[7][2] => Mux53.IN11
ch0.rtc[7][2] => Mux61.IN11
ch0.rtc[7][2] => Mux69.IN11
ch0.rtc[7][3] => Mux20.IN11
ch0.rtc[7][3] => Mux28.IN11
ch0.rtc[7][3] => Mux36.IN11
ch0.rtc[7][3] => Mux44.IN11
ch0.rtc[7][3] => Mux52.IN11
ch0.rtc[7][3] => Mux60.IN11
ch0.rtc[7][3] => Mux68.IN11
ch0.rtc[7][4] => Mux19.IN11
ch0.rtc[7][4] => Mux27.IN11
ch0.rtc[7][4] => Mux35.IN11
ch0.rtc[7][4] => Mux43.IN11
ch0.rtc[7][4] => Mux51.IN11
ch0.rtc[7][4] => Mux59.IN11
ch0.rtc[7][4] => Mux67.IN11
ch0.rtc[7][5] => Mux18.IN11
ch0.rtc[7][5] => Mux26.IN11
ch0.rtc[7][5] => Mux34.IN11
ch0.rtc[7][5] => Mux42.IN11
ch0.rtc[7][5] => Mux50.IN11
ch0.rtc[7][5] => Mux58.IN11
ch0.rtc[7][5] => Mux66.IN11
ch0.rtc[7][6] => Mux17.IN11
ch0.rtc[7][6] => Mux25.IN11
ch0.rtc[7][6] => Mux33.IN11
ch0.rtc[7][6] => Mux41.IN11
ch0.rtc[7][6] => Mux49.IN11
ch0.rtc[7][6] => Mux57.IN11
ch0.rtc[7][6] => Mux65.IN11
ch0.rtc[7][7] => Mux16.IN11
ch0.rtc[7][7] => Mux24.IN11
ch0.rtc[7][7] => Mux32.IN11
ch0.rtc[7][7] => Mux40.IN11
ch0.rtc[7][7] => Mux48.IN11
ch0.rtc[7][7] => Mux56.IN11
ch0.rtc[7][7] => Mux64.IN11
ch0.rtc[6][0] => Mux23.IN10
ch0.rtc[6][0] => Mux31.IN10
ch0.rtc[6][0] => Mux39.IN10
ch0.rtc[6][0] => Mux47.IN10
ch0.rtc[6][0] => Mux55.IN10
ch0.rtc[6][0] => Mux63.IN10
ch0.rtc[6][0] => Mux71.IN10
ch0.rtc[6][1] => Mux22.IN10
ch0.rtc[6][1] => Mux30.IN10
ch0.rtc[6][1] => Mux38.IN10
ch0.rtc[6][1] => Mux46.IN10
ch0.rtc[6][1] => Mux54.IN10
ch0.rtc[6][1] => Mux62.IN10
ch0.rtc[6][1] => Mux70.IN10
ch0.rtc[6][2] => Mux21.IN10
ch0.rtc[6][2] => Mux29.IN10
ch0.rtc[6][2] => Mux37.IN10
ch0.rtc[6][2] => Mux45.IN10
ch0.rtc[6][2] => Mux53.IN10
ch0.rtc[6][2] => Mux61.IN10
ch0.rtc[6][2] => Mux69.IN10
ch0.rtc[6][3] => Mux20.IN10
ch0.rtc[6][3] => Mux28.IN10
ch0.rtc[6][3] => Mux36.IN10
ch0.rtc[6][3] => Mux44.IN10
ch0.rtc[6][3] => Mux52.IN10
ch0.rtc[6][3] => Mux60.IN10
ch0.rtc[6][3] => Mux68.IN10
ch0.rtc[6][4] => Mux19.IN10
ch0.rtc[6][4] => Mux27.IN10
ch0.rtc[6][4] => Mux35.IN10
ch0.rtc[6][4] => Mux43.IN10
ch0.rtc[6][4] => Mux51.IN10
ch0.rtc[6][4] => Mux59.IN10
ch0.rtc[6][4] => Mux67.IN10
ch0.rtc[6][5] => Mux18.IN10
ch0.rtc[6][5] => Mux26.IN10
ch0.rtc[6][5] => Mux34.IN10
ch0.rtc[6][5] => Mux42.IN10
ch0.rtc[6][5] => Mux50.IN10
ch0.rtc[6][5] => Mux58.IN10
ch0.rtc[6][5] => Mux66.IN10
ch0.rtc[6][6] => Mux17.IN10
ch0.rtc[6][6] => Mux25.IN10
ch0.rtc[6][6] => Mux33.IN10
ch0.rtc[6][6] => Mux41.IN10
ch0.rtc[6][6] => Mux49.IN10
ch0.rtc[6][6] => Mux57.IN10
ch0.rtc[6][6] => Mux65.IN10
ch0.rtc[6][7] => Mux16.IN10
ch0.rtc[6][7] => Mux24.IN10
ch0.rtc[6][7] => Mux32.IN10
ch0.rtc[6][7] => Mux40.IN10
ch0.rtc[6][7] => Mux48.IN10
ch0.rtc[6][7] => Mux56.IN10
ch0.rtc[6][7] => Mux64.IN10
ch0.rtc[5][0] => Mux23.IN9
ch0.rtc[5][0] => Mux31.IN9
ch0.rtc[5][0] => Mux39.IN9
ch0.rtc[5][0] => Mux47.IN9
ch0.rtc[5][0] => Mux55.IN9
ch0.rtc[5][0] => Mux63.IN9
ch0.rtc[5][0] => Mux71.IN9
ch0.rtc[5][1] => Mux22.IN9
ch0.rtc[5][1] => Mux30.IN9
ch0.rtc[5][1] => Mux38.IN9
ch0.rtc[5][1] => Mux46.IN9
ch0.rtc[5][1] => Mux54.IN9
ch0.rtc[5][1] => Mux62.IN9
ch0.rtc[5][1] => Mux70.IN9
ch0.rtc[5][2] => Mux21.IN9
ch0.rtc[5][2] => Mux29.IN9
ch0.rtc[5][2] => Mux37.IN9
ch0.rtc[5][2] => Mux45.IN9
ch0.rtc[5][2] => Mux53.IN9
ch0.rtc[5][2] => Mux61.IN9
ch0.rtc[5][2] => Mux69.IN9
ch0.rtc[5][3] => Mux20.IN9
ch0.rtc[5][3] => Mux28.IN9
ch0.rtc[5][3] => Mux36.IN9
ch0.rtc[5][3] => Mux44.IN9
ch0.rtc[5][3] => Mux52.IN9
ch0.rtc[5][3] => Mux60.IN9
ch0.rtc[5][3] => Mux68.IN9
ch0.rtc[5][4] => Mux19.IN9
ch0.rtc[5][4] => Mux27.IN9
ch0.rtc[5][4] => Mux35.IN9
ch0.rtc[5][4] => Mux43.IN9
ch0.rtc[5][4] => Mux51.IN9
ch0.rtc[5][4] => Mux59.IN9
ch0.rtc[5][4] => Mux67.IN9
ch0.rtc[5][5] => Mux18.IN9
ch0.rtc[5][5] => Mux26.IN9
ch0.rtc[5][5] => Mux34.IN9
ch0.rtc[5][5] => Mux42.IN9
ch0.rtc[5][5] => Mux50.IN9
ch0.rtc[5][5] => Mux58.IN9
ch0.rtc[5][5] => Mux66.IN9
ch0.rtc[5][6] => Mux17.IN9
ch0.rtc[5][6] => Mux25.IN9
ch0.rtc[5][6] => Mux33.IN9
ch0.rtc[5][6] => Mux41.IN9
ch0.rtc[5][6] => Mux49.IN9
ch0.rtc[5][6] => Mux57.IN9
ch0.rtc[5][6] => Mux65.IN9
ch0.rtc[5][7] => Mux16.IN9
ch0.rtc[5][7] => Mux24.IN9
ch0.rtc[5][7] => Mux32.IN9
ch0.rtc[5][7] => Mux40.IN9
ch0.rtc[5][7] => Mux48.IN9
ch0.rtc[5][7] => Mux56.IN9
ch0.rtc[5][7] => Mux64.IN9
ch0.rtc[4][0] => Mux23.IN8
ch0.rtc[4][0] => Mux31.IN8
ch0.rtc[4][0] => Mux39.IN8
ch0.rtc[4][0] => Mux47.IN8
ch0.rtc[4][0] => Mux55.IN8
ch0.rtc[4][0] => Mux63.IN8
ch0.rtc[4][0] => Mux71.IN8
ch0.rtc[4][1] => Mux22.IN8
ch0.rtc[4][1] => Mux30.IN8
ch0.rtc[4][1] => Mux38.IN8
ch0.rtc[4][1] => Mux46.IN8
ch0.rtc[4][1] => Mux54.IN8
ch0.rtc[4][1] => Mux62.IN8
ch0.rtc[4][1] => Mux70.IN8
ch0.rtc[4][2] => Mux21.IN8
ch0.rtc[4][2] => Mux29.IN8
ch0.rtc[4][2] => Mux37.IN8
ch0.rtc[4][2] => Mux45.IN8
ch0.rtc[4][2] => Mux53.IN8
ch0.rtc[4][2] => Mux61.IN8
ch0.rtc[4][2] => Mux69.IN8
ch0.rtc[4][3] => Mux20.IN8
ch0.rtc[4][3] => Mux28.IN8
ch0.rtc[4][3] => Mux36.IN8
ch0.rtc[4][3] => Mux44.IN8
ch0.rtc[4][3] => Mux52.IN8
ch0.rtc[4][3] => Mux60.IN8
ch0.rtc[4][3] => Mux68.IN8
ch0.rtc[4][4] => Mux19.IN8
ch0.rtc[4][4] => Mux27.IN8
ch0.rtc[4][4] => Mux35.IN8
ch0.rtc[4][4] => Mux43.IN8
ch0.rtc[4][4] => Mux51.IN8
ch0.rtc[4][4] => Mux59.IN8
ch0.rtc[4][4] => Mux67.IN8
ch0.rtc[4][5] => Mux18.IN8
ch0.rtc[4][5] => Mux26.IN8
ch0.rtc[4][5] => Mux34.IN8
ch0.rtc[4][5] => Mux42.IN8
ch0.rtc[4][5] => Mux50.IN8
ch0.rtc[4][5] => Mux58.IN8
ch0.rtc[4][5] => Mux66.IN8
ch0.rtc[4][6] => Mux17.IN8
ch0.rtc[4][6] => Mux25.IN8
ch0.rtc[4][6] => Mux33.IN8
ch0.rtc[4][6] => Mux41.IN8
ch0.rtc[4][6] => Mux49.IN8
ch0.rtc[4][6] => Mux57.IN8
ch0.rtc[4][6] => Mux65.IN8
ch0.rtc[4][7] => Mux16.IN8
ch0.rtc[4][7] => Mux24.IN8
ch0.rtc[4][7] => Mux32.IN8
ch0.rtc[4][7] => Mux40.IN8
ch0.rtc[4][7] => Mux48.IN8
ch0.rtc[4][7] => Mux56.IN8
ch0.rtc[4][7] => Mux64.IN8
ch0.rtc[3][0] => Mux23.IN7
ch0.rtc[3][0] => Mux31.IN7
ch0.rtc[3][0] => Mux39.IN7
ch0.rtc[3][0] => Mux47.IN7
ch0.rtc[3][0] => Mux55.IN7
ch0.rtc[3][0] => Mux63.IN7
ch0.rtc[3][0] => Mux71.IN7
ch0.rtc[3][1] => Mux22.IN7
ch0.rtc[3][1] => Mux30.IN7
ch0.rtc[3][1] => Mux38.IN7
ch0.rtc[3][1] => Mux46.IN7
ch0.rtc[3][1] => Mux54.IN7
ch0.rtc[3][1] => Mux62.IN7
ch0.rtc[3][1] => Mux70.IN7
ch0.rtc[3][2] => Mux21.IN7
ch0.rtc[3][2] => Mux29.IN7
ch0.rtc[3][2] => Mux37.IN7
ch0.rtc[3][2] => Mux45.IN7
ch0.rtc[3][2] => Mux53.IN7
ch0.rtc[3][2] => Mux61.IN7
ch0.rtc[3][2] => Mux69.IN7
ch0.rtc[3][3] => Mux20.IN7
ch0.rtc[3][3] => Mux28.IN7
ch0.rtc[3][3] => Mux36.IN7
ch0.rtc[3][3] => Mux44.IN7
ch0.rtc[3][3] => Mux52.IN7
ch0.rtc[3][3] => Mux60.IN7
ch0.rtc[3][3] => Mux68.IN7
ch0.rtc[3][4] => Mux19.IN7
ch0.rtc[3][4] => Mux27.IN7
ch0.rtc[3][4] => Mux35.IN7
ch0.rtc[3][4] => Mux43.IN7
ch0.rtc[3][4] => Mux51.IN7
ch0.rtc[3][4] => Mux59.IN7
ch0.rtc[3][4] => Mux67.IN7
ch0.rtc[3][5] => Mux18.IN7
ch0.rtc[3][5] => Mux26.IN7
ch0.rtc[3][5] => Mux34.IN7
ch0.rtc[3][5] => Mux42.IN7
ch0.rtc[3][5] => Mux50.IN7
ch0.rtc[3][5] => Mux58.IN7
ch0.rtc[3][5] => Mux66.IN7
ch0.rtc[3][6] => Mux17.IN7
ch0.rtc[3][6] => Mux25.IN7
ch0.rtc[3][6] => Mux33.IN7
ch0.rtc[3][6] => Mux41.IN7
ch0.rtc[3][6] => Mux49.IN7
ch0.rtc[3][6] => Mux57.IN7
ch0.rtc[3][6] => Mux65.IN7
ch0.rtc[3][7] => Mux16.IN7
ch0.rtc[3][7] => Mux24.IN7
ch0.rtc[3][7] => Mux32.IN7
ch0.rtc[3][7] => Mux40.IN7
ch0.rtc[3][7] => Mux48.IN7
ch0.rtc[3][7] => Mux56.IN7
ch0.rtc[3][7] => Mux64.IN7
ch0.rtc[2][0] => Mux23.IN6
ch0.rtc[2][0] => Mux31.IN6
ch0.rtc[2][0] => Mux39.IN6
ch0.rtc[2][0] => Mux47.IN6
ch0.rtc[2][0] => Mux55.IN6
ch0.rtc[2][0] => Mux63.IN6
ch0.rtc[2][0] => Mux71.IN6
ch0.rtc[2][1] => Mux22.IN6
ch0.rtc[2][1] => Mux30.IN6
ch0.rtc[2][1] => Mux38.IN6
ch0.rtc[2][1] => Mux46.IN6
ch0.rtc[2][1] => Mux54.IN6
ch0.rtc[2][1] => Mux62.IN6
ch0.rtc[2][1] => Mux70.IN6
ch0.rtc[2][2] => Mux21.IN6
ch0.rtc[2][2] => Mux29.IN6
ch0.rtc[2][2] => Mux37.IN6
ch0.rtc[2][2] => Mux45.IN6
ch0.rtc[2][2] => Mux53.IN6
ch0.rtc[2][2] => Mux61.IN6
ch0.rtc[2][2] => Mux69.IN6
ch0.rtc[2][3] => Mux20.IN6
ch0.rtc[2][3] => Mux28.IN6
ch0.rtc[2][3] => Mux36.IN6
ch0.rtc[2][3] => Mux44.IN6
ch0.rtc[2][3] => Mux52.IN6
ch0.rtc[2][3] => Mux60.IN6
ch0.rtc[2][3] => Mux68.IN6
ch0.rtc[2][4] => Mux19.IN6
ch0.rtc[2][4] => Mux27.IN6
ch0.rtc[2][4] => Mux35.IN6
ch0.rtc[2][4] => Mux43.IN6
ch0.rtc[2][4] => Mux51.IN6
ch0.rtc[2][4] => Mux59.IN6
ch0.rtc[2][4] => Mux67.IN6
ch0.rtc[2][5] => Mux18.IN6
ch0.rtc[2][5] => Mux26.IN6
ch0.rtc[2][5] => Mux34.IN6
ch0.rtc[2][5] => Mux42.IN6
ch0.rtc[2][5] => Mux50.IN6
ch0.rtc[2][5] => Mux58.IN6
ch0.rtc[2][5] => Mux66.IN6
ch0.rtc[2][6] => Mux17.IN6
ch0.rtc[2][6] => Mux25.IN6
ch0.rtc[2][6] => Mux33.IN6
ch0.rtc[2][6] => Mux41.IN6
ch0.rtc[2][6] => Mux49.IN6
ch0.rtc[2][6] => Mux57.IN6
ch0.rtc[2][6] => Mux65.IN6
ch0.rtc[2][7] => Mux16.IN6
ch0.rtc[2][7] => Mux24.IN6
ch0.rtc[2][7] => Mux32.IN6
ch0.rtc[2][7] => Mux40.IN6
ch0.rtc[2][7] => Mux48.IN6
ch0.rtc[2][7] => Mux56.IN6
ch0.rtc[2][7] => Mux64.IN6
ch0.rtc[1][0] => Mux23.IN5
ch0.rtc[1][0] => Mux31.IN5
ch0.rtc[1][0] => Mux39.IN5
ch0.rtc[1][0] => Mux47.IN5
ch0.rtc[1][0] => Mux55.IN5
ch0.rtc[1][0] => Mux63.IN5
ch0.rtc[1][0] => Mux71.IN5
ch0.rtc[1][1] => Mux22.IN5
ch0.rtc[1][1] => Mux30.IN5
ch0.rtc[1][1] => Mux38.IN5
ch0.rtc[1][1] => Mux46.IN5
ch0.rtc[1][1] => Mux54.IN5
ch0.rtc[1][1] => Mux62.IN5
ch0.rtc[1][1] => Mux70.IN5
ch0.rtc[1][2] => Mux21.IN5
ch0.rtc[1][2] => Mux29.IN5
ch0.rtc[1][2] => Mux37.IN5
ch0.rtc[1][2] => Mux45.IN5
ch0.rtc[1][2] => Mux53.IN5
ch0.rtc[1][2] => Mux61.IN5
ch0.rtc[1][2] => Mux69.IN5
ch0.rtc[1][3] => Mux20.IN5
ch0.rtc[1][3] => Mux28.IN5
ch0.rtc[1][3] => Mux36.IN5
ch0.rtc[1][3] => Mux44.IN5
ch0.rtc[1][3] => Mux52.IN5
ch0.rtc[1][3] => Mux60.IN5
ch0.rtc[1][3] => Mux68.IN5
ch0.rtc[1][4] => Mux19.IN5
ch0.rtc[1][4] => Mux27.IN5
ch0.rtc[1][4] => Mux35.IN5
ch0.rtc[1][4] => Mux43.IN5
ch0.rtc[1][4] => Mux51.IN5
ch0.rtc[1][4] => Mux59.IN5
ch0.rtc[1][4] => Mux67.IN5
ch0.rtc[1][5] => Mux18.IN5
ch0.rtc[1][5] => Mux26.IN5
ch0.rtc[1][5] => Mux34.IN5
ch0.rtc[1][5] => Mux42.IN5
ch0.rtc[1][5] => Mux50.IN5
ch0.rtc[1][5] => Mux58.IN5
ch0.rtc[1][5] => Mux66.IN5
ch0.rtc[1][6] => Mux17.IN5
ch0.rtc[1][6] => Mux25.IN5
ch0.rtc[1][6] => Mux33.IN5
ch0.rtc[1][6] => Mux41.IN5
ch0.rtc[1][6] => Mux49.IN5
ch0.rtc[1][6] => Mux57.IN5
ch0.rtc[1][6] => Mux65.IN5
ch0.rtc[1][7] => Mux16.IN5
ch0.rtc[1][7] => Mux24.IN5
ch0.rtc[1][7] => Mux32.IN5
ch0.rtc[1][7] => Mux40.IN5
ch0.rtc[1][7] => Mux48.IN5
ch0.rtc[1][7] => Mux56.IN5
ch0.rtc[1][7] => Mux64.IN5
ch0.rtc[0][0] => Mux23.IN4
ch0.rtc[0][0] => Mux31.IN4
ch0.rtc[0][0] => Mux39.IN4
ch0.rtc[0][0] => Mux47.IN4
ch0.rtc[0][0] => Mux55.IN4
ch0.rtc[0][0] => Mux63.IN4
ch0.rtc[0][0] => Mux71.IN4
ch0.rtc[0][0] => Mux15.IN10
ch0.rtc[0][1] => Mux22.IN4
ch0.rtc[0][1] => Mux30.IN4
ch0.rtc[0][1] => Mux38.IN4
ch0.rtc[0][1] => Mux46.IN4
ch0.rtc[0][1] => Mux54.IN4
ch0.rtc[0][1] => Mux62.IN4
ch0.rtc[0][1] => Mux70.IN4
ch0.rtc[0][1] => Mux14.IN10
ch0.rtc[0][2] => Mux21.IN4
ch0.rtc[0][2] => Mux29.IN4
ch0.rtc[0][2] => Mux37.IN4
ch0.rtc[0][2] => Mux45.IN4
ch0.rtc[0][2] => Mux53.IN4
ch0.rtc[0][2] => Mux61.IN4
ch0.rtc[0][2] => Mux69.IN4
ch0.rtc[0][2] => Mux13.IN10
ch0.rtc[0][3] => Mux20.IN4
ch0.rtc[0][3] => Mux28.IN4
ch0.rtc[0][3] => Mux36.IN4
ch0.rtc[0][3] => Mux44.IN4
ch0.rtc[0][3] => Mux52.IN4
ch0.rtc[0][3] => Mux60.IN4
ch0.rtc[0][3] => Mux68.IN4
ch0.rtc[0][3] => Mux12.IN10
ch0.rtc[0][4] => Mux19.IN4
ch0.rtc[0][4] => Mux27.IN4
ch0.rtc[0][4] => Mux35.IN4
ch0.rtc[0][4] => Mux43.IN4
ch0.rtc[0][4] => Mux51.IN4
ch0.rtc[0][4] => Mux59.IN4
ch0.rtc[0][4] => Mux67.IN4
ch0.rtc[0][4] => Mux11.IN10
ch0.rtc[0][5] => Mux18.IN4
ch0.rtc[0][5] => Mux26.IN4
ch0.rtc[0][5] => Mux34.IN4
ch0.rtc[0][5] => Mux42.IN4
ch0.rtc[0][5] => Mux50.IN4
ch0.rtc[0][5] => Mux58.IN4
ch0.rtc[0][5] => Mux66.IN4
ch0.rtc[0][5] => Mux10.IN10
ch0.rtc[0][6] => Mux17.IN4
ch0.rtc[0][6] => Mux25.IN4
ch0.rtc[0][6] => Mux33.IN4
ch0.rtc[0][6] => Mux41.IN4
ch0.rtc[0][6] => Mux49.IN4
ch0.rtc[0][6] => Mux57.IN4
ch0.rtc[0][6] => Mux65.IN4
ch0.rtc[0][6] => Mux9.IN10
ch0.rtc[0][7] => Mux16.IN4
ch0.rtc[0][7] => Mux24.IN4
ch0.rtc[0][7] => Mux32.IN4
ch0.rtc[0][7] => Mux40.IN4
ch0.rtc[0][7] => Mux48.IN4
ch0.rtc[0][7] => Mux56.IN4
ch0.rtc[0][7] => Mux64.IN4
ch0.rtc[0][7] => Mux8.IN10
ch1.mem[15][0] => Mux87.IN19
ch1.mem[15][0] => Mux95.IN19
ch1.mem[15][0] => Mux103.IN19
ch1.mem[15][0] => Mux111.IN19
ch1.mem[15][0] => Mux119.IN19
ch1.mem[15][0] => Mux127.IN19
ch1.mem[15][0] => Mux135.IN19
ch1.mem[15][1] => Mux86.IN19
ch1.mem[15][1] => Mux94.IN19
ch1.mem[15][1] => Mux102.IN19
ch1.mem[15][1] => Mux110.IN19
ch1.mem[15][1] => Mux118.IN19
ch1.mem[15][1] => Mux126.IN19
ch1.mem[15][1] => Mux134.IN19
ch1.mem[15][2] => Mux85.IN19
ch1.mem[15][2] => Mux93.IN19
ch1.mem[15][2] => Mux101.IN19
ch1.mem[15][2] => Mux109.IN19
ch1.mem[15][2] => Mux117.IN19
ch1.mem[15][2] => Mux125.IN19
ch1.mem[15][2] => Mux133.IN19
ch1.mem[15][3] => Mux84.IN19
ch1.mem[15][3] => Mux92.IN19
ch1.mem[15][3] => Mux100.IN19
ch1.mem[15][3] => Mux108.IN19
ch1.mem[15][3] => Mux116.IN19
ch1.mem[15][3] => Mux124.IN19
ch1.mem[15][3] => Mux132.IN19
ch1.mem[15][4] => Mux83.IN19
ch1.mem[15][4] => Mux91.IN19
ch1.mem[15][4] => Mux99.IN19
ch1.mem[15][4] => Mux107.IN19
ch1.mem[15][4] => Mux115.IN19
ch1.mem[15][4] => Mux123.IN19
ch1.mem[15][4] => Mux131.IN19
ch1.mem[15][5] => Mux82.IN19
ch1.mem[15][5] => Mux90.IN19
ch1.mem[15][5] => Mux98.IN19
ch1.mem[15][5] => Mux106.IN19
ch1.mem[15][5] => Mux114.IN19
ch1.mem[15][5] => Mux122.IN19
ch1.mem[15][5] => Mux130.IN19
ch1.mem[15][6] => Mux81.IN19
ch1.mem[15][6] => Mux89.IN19
ch1.mem[15][6] => Mux97.IN19
ch1.mem[15][6] => Mux105.IN19
ch1.mem[15][6] => Mux113.IN19
ch1.mem[15][6] => Mux121.IN19
ch1.mem[15][6] => Mux129.IN19
ch1.mem[15][7] => Mux80.IN19
ch1.mem[15][7] => Mux88.IN19
ch1.mem[15][7] => Mux96.IN19
ch1.mem[15][7] => Mux104.IN19
ch1.mem[15][7] => Mux112.IN19
ch1.mem[15][7] => Mux120.IN19
ch1.mem[15][7] => Mux128.IN19
ch1.mem[14][0] => Mux87.IN18
ch1.mem[14][0] => Mux95.IN18
ch1.mem[14][0] => Mux103.IN18
ch1.mem[14][0] => Mux111.IN18
ch1.mem[14][0] => Mux119.IN18
ch1.mem[14][0] => Mux127.IN18
ch1.mem[14][0] => Mux135.IN18
ch1.mem[14][1] => Mux86.IN18
ch1.mem[14][1] => Mux94.IN18
ch1.mem[14][1] => Mux102.IN18
ch1.mem[14][1] => Mux110.IN18
ch1.mem[14][1] => Mux118.IN18
ch1.mem[14][1] => Mux126.IN18
ch1.mem[14][1] => Mux134.IN18
ch1.mem[14][2] => Mux85.IN18
ch1.mem[14][2] => Mux93.IN18
ch1.mem[14][2] => Mux101.IN18
ch1.mem[14][2] => Mux109.IN18
ch1.mem[14][2] => Mux117.IN18
ch1.mem[14][2] => Mux125.IN18
ch1.mem[14][2] => Mux133.IN18
ch1.mem[14][3] => Mux84.IN18
ch1.mem[14][3] => Mux92.IN18
ch1.mem[14][3] => Mux100.IN18
ch1.mem[14][3] => Mux108.IN18
ch1.mem[14][3] => Mux116.IN18
ch1.mem[14][3] => Mux124.IN18
ch1.mem[14][3] => Mux132.IN18
ch1.mem[14][4] => Mux83.IN18
ch1.mem[14][4] => Mux91.IN18
ch1.mem[14][4] => Mux99.IN18
ch1.mem[14][4] => Mux107.IN18
ch1.mem[14][4] => Mux115.IN18
ch1.mem[14][4] => Mux123.IN18
ch1.mem[14][4] => Mux131.IN18
ch1.mem[14][5] => Mux82.IN18
ch1.mem[14][5] => Mux90.IN18
ch1.mem[14][5] => Mux98.IN18
ch1.mem[14][5] => Mux106.IN18
ch1.mem[14][5] => Mux114.IN18
ch1.mem[14][5] => Mux122.IN18
ch1.mem[14][5] => Mux130.IN18
ch1.mem[14][6] => Mux81.IN18
ch1.mem[14][6] => Mux89.IN18
ch1.mem[14][6] => Mux97.IN18
ch1.mem[14][6] => Mux105.IN18
ch1.mem[14][6] => Mux113.IN18
ch1.mem[14][6] => Mux121.IN18
ch1.mem[14][6] => Mux129.IN18
ch1.mem[14][7] => Mux80.IN18
ch1.mem[14][7] => Mux88.IN18
ch1.mem[14][7] => Mux96.IN18
ch1.mem[14][7] => Mux104.IN18
ch1.mem[14][7] => Mux112.IN18
ch1.mem[14][7] => Mux120.IN18
ch1.mem[14][7] => Mux128.IN18
ch1.mem[13][0] => Mux87.IN17
ch1.mem[13][0] => Mux95.IN17
ch1.mem[13][0] => Mux103.IN17
ch1.mem[13][0] => Mux111.IN17
ch1.mem[13][0] => Mux119.IN17
ch1.mem[13][0] => Mux127.IN17
ch1.mem[13][0] => Mux135.IN17
ch1.mem[13][1] => Mux86.IN17
ch1.mem[13][1] => Mux94.IN17
ch1.mem[13][1] => Mux102.IN17
ch1.mem[13][1] => Mux110.IN17
ch1.mem[13][1] => Mux118.IN17
ch1.mem[13][1] => Mux126.IN17
ch1.mem[13][1] => Mux134.IN17
ch1.mem[13][2] => Mux85.IN17
ch1.mem[13][2] => Mux93.IN17
ch1.mem[13][2] => Mux101.IN17
ch1.mem[13][2] => Mux109.IN17
ch1.mem[13][2] => Mux117.IN17
ch1.mem[13][2] => Mux125.IN17
ch1.mem[13][2] => Mux133.IN17
ch1.mem[13][3] => Mux84.IN17
ch1.mem[13][3] => Mux92.IN17
ch1.mem[13][3] => Mux100.IN17
ch1.mem[13][3] => Mux108.IN17
ch1.mem[13][3] => Mux116.IN17
ch1.mem[13][3] => Mux124.IN17
ch1.mem[13][3] => Mux132.IN17
ch1.mem[13][4] => Mux83.IN17
ch1.mem[13][4] => Mux91.IN17
ch1.mem[13][4] => Mux99.IN17
ch1.mem[13][4] => Mux107.IN17
ch1.mem[13][4] => Mux115.IN17
ch1.mem[13][4] => Mux123.IN17
ch1.mem[13][4] => Mux131.IN17
ch1.mem[13][5] => Mux82.IN17
ch1.mem[13][5] => Mux90.IN17
ch1.mem[13][5] => Mux98.IN17
ch1.mem[13][5] => Mux106.IN17
ch1.mem[13][5] => Mux114.IN17
ch1.mem[13][5] => Mux122.IN17
ch1.mem[13][5] => Mux130.IN17
ch1.mem[13][6] => Mux81.IN17
ch1.mem[13][6] => Mux89.IN17
ch1.mem[13][6] => Mux97.IN17
ch1.mem[13][6] => Mux105.IN17
ch1.mem[13][6] => Mux113.IN17
ch1.mem[13][6] => Mux121.IN17
ch1.mem[13][6] => Mux129.IN17
ch1.mem[13][7] => Mux80.IN17
ch1.mem[13][7] => Mux88.IN17
ch1.mem[13][7] => Mux96.IN17
ch1.mem[13][7] => Mux104.IN17
ch1.mem[13][7] => Mux112.IN17
ch1.mem[13][7] => Mux120.IN17
ch1.mem[13][7] => Mux128.IN17
ch1.mem[12][0] => Mux87.IN16
ch1.mem[12][0] => Mux95.IN16
ch1.mem[12][0] => Mux103.IN16
ch1.mem[12][0] => Mux111.IN16
ch1.mem[12][0] => Mux119.IN16
ch1.mem[12][0] => Mux127.IN16
ch1.mem[12][0] => Mux135.IN16
ch1.mem[12][1] => Mux86.IN16
ch1.mem[12][1] => Mux94.IN16
ch1.mem[12][1] => Mux102.IN16
ch1.mem[12][1] => Mux110.IN16
ch1.mem[12][1] => Mux118.IN16
ch1.mem[12][1] => Mux126.IN16
ch1.mem[12][1] => Mux134.IN16
ch1.mem[12][2] => Mux85.IN16
ch1.mem[12][2] => Mux93.IN16
ch1.mem[12][2] => Mux101.IN16
ch1.mem[12][2] => Mux109.IN16
ch1.mem[12][2] => Mux117.IN16
ch1.mem[12][2] => Mux125.IN16
ch1.mem[12][2] => Mux133.IN16
ch1.mem[12][3] => Mux84.IN16
ch1.mem[12][3] => Mux92.IN16
ch1.mem[12][3] => Mux100.IN16
ch1.mem[12][3] => Mux108.IN16
ch1.mem[12][3] => Mux116.IN16
ch1.mem[12][3] => Mux124.IN16
ch1.mem[12][3] => Mux132.IN16
ch1.mem[12][4] => Mux83.IN16
ch1.mem[12][4] => Mux91.IN16
ch1.mem[12][4] => Mux99.IN16
ch1.mem[12][4] => Mux107.IN16
ch1.mem[12][4] => Mux115.IN16
ch1.mem[12][4] => Mux123.IN16
ch1.mem[12][4] => Mux131.IN16
ch1.mem[12][5] => Mux82.IN16
ch1.mem[12][5] => Mux90.IN16
ch1.mem[12][5] => Mux98.IN16
ch1.mem[12][5] => Mux106.IN16
ch1.mem[12][5] => Mux114.IN16
ch1.mem[12][5] => Mux122.IN16
ch1.mem[12][5] => Mux130.IN16
ch1.mem[12][6] => Mux81.IN16
ch1.mem[12][6] => Mux89.IN16
ch1.mem[12][6] => Mux97.IN16
ch1.mem[12][6] => Mux105.IN16
ch1.mem[12][6] => Mux113.IN16
ch1.mem[12][6] => Mux121.IN16
ch1.mem[12][6] => Mux129.IN16
ch1.mem[12][7] => Mux80.IN16
ch1.mem[12][7] => Mux88.IN16
ch1.mem[12][7] => Mux96.IN16
ch1.mem[12][7] => Mux104.IN16
ch1.mem[12][7] => Mux112.IN16
ch1.mem[12][7] => Mux120.IN16
ch1.mem[12][7] => Mux128.IN16
ch1.mem[11][0] => Mux87.IN15
ch1.mem[11][0] => Mux95.IN15
ch1.mem[11][0] => Mux103.IN15
ch1.mem[11][0] => Mux111.IN15
ch1.mem[11][0] => Mux119.IN15
ch1.mem[11][0] => Mux127.IN15
ch1.mem[11][0] => Mux135.IN15
ch1.mem[11][1] => Mux86.IN15
ch1.mem[11][1] => Mux94.IN15
ch1.mem[11][1] => Mux102.IN15
ch1.mem[11][1] => Mux110.IN15
ch1.mem[11][1] => Mux118.IN15
ch1.mem[11][1] => Mux126.IN15
ch1.mem[11][1] => Mux134.IN15
ch1.mem[11][2] => Mux85.IN15
ch1.mem[11][2] => Mux93.IN15
ch1.mem[11][2] => Mux101.IN15
ch1.mem[11][2] => Mux109.IN15
ch1.mem[11][2] => Mux117.IN15
ch1.mem[11][2] => Mux125.IN15
ch1.mem[11][2] => Mux133.IN15
ch1.mem[11][3] => Mux84.IN15
ch1.mem[11][3] => Mux92.IN15
ch1.mem[11][3] => Mux100.IN15
ch1.mem[11][3] => Mux108.IN15
ch1.mem[11][3] => Mux116.IN15
ch1.mem[11][3] => Mux124.IN15
ch1.mem[11][3] => Mux132.IN15
ch1.mem[11][4] => Mux83.IN15
ch1.mem[11][4] => Mux91.IN15
ch1.mem[11][4] => Mux99.IN15
ch1.mem[11][4] => Mux107.IN15
ch1.mem[11][4] => Mux115.IN15
ch1.mem[11][4] => Mux123.IN15
ch1.mem[11][4] => Mux131.IN15
ch1.mem[11][5] => Mux82.IN15
ch1.mem[11][5] => Mux90.IN15
ch1.mem[11][5] => Mux98.IN15
ch1.mem[11][5] => Mux106.IN15
ch1.mem[11][5] => Mux114.IN15
ch1.mem[11][5] => Mux122.IN15
ch1.mem[11][5] => Mux130.IN15
ch1.mem[11][6] => Mux81.IN15
ch1.mem[11][6] => Mux89.IN15
ch1.mem[11][6] => Mux97.IN15
ch1.mem[11][6] => Mux105.IN15
ch1.mem[11][6] => Mux113.IN15
ch1.mem[11][6] => Mux121.IN15
ch1.mem[11][6] => Mux129.IN15
ch1.mem[11][7] => Mux80.IN15
ch1.mem[11][7] => Mux88.IN15
ch1.mem[11][7] => Mux96.IN15
ch1.mem[11][7] => Mux104.IN15
ch1.mem[11][7] => Mux112.IN15
ch1.mem[11][7] => Mux120.IN15
ch1.mem[11][7] => Mux128.IN15
ch1.mem[10][0] => Mux87.IN14
ch1.mem[10][0] => Mux95.IN14
ch1.mem[10][0] => Mux103.IN14
ch1.mem[10][0] => Mux111.IN14
ch1.mem[10][0] => Mux119.IN14
ch1.mem[10][0] => Mux127.IN14
ch1.mem[10][0] => Mux135.IN14
ch1.mem[10][1] => Mux86.IN14
ch1.mem[10][1] => Mux94.IN14
ch1.mem[10][1] => Mux102.IN14
ch1.mem[10][1] => Mux110.IN14
ch1.mem[10][1] => Mux118.IN14
ch1.mem[10][1] => Mux126.IN14
ch1.mem[10][1] => Mux134.IN14
ch1.mem[10][2] => Mux85.IN14
ch1.mem[10][2] => Mux93.IN14
ch1.mem[10][2] => Mux101.IN14
ch1.mem[10][2] => Mux109.IN14
ch1.mem[10][2] => Mux117.IN14
ch1.mem[10][2] => Mux125.IN14
ch1.mem[10][2] => Mux133.IN14
ch1.mem[10][3] => Mux84.IN14
ch1.mem[10][3] => Mux92.IN14
ch1.mem[10][3] => Mux100.IN14
ch1.mem[10][3] => Mux108.IN14
ch1.mem[10][3] => Mux116.IN14
ch1.mem[10][3] => Mux124.IN14
ch1.mem[10][3] => Mux132.IN14
ch1.mem[10][4] => Mux83.IN14
ch1.mem[10][4] => Mux91.IN14
ch1.mem[10][4] => Mux99.IN14
ch1.mem[10][4] => Mux107.IN14
ch1.mem[10][4] => Mux115.IN14
ch1.mem[10][4] => Mux123.IN14
ch1.mem[10][4] => Mux131.IN14
ch1.mem[10][5] => Mux82.IN14
ch1.mem[10][5] => Mux90.IN14
ch1.mem[10][5] => Mux98.IN14
ch1.mem[10][5] => Mux106.IN14
ch1.mem[10][5] => Mux114.IN14
ch1.mem[10][5] => Mux122.IN14
ch1.mem[10][5] => Mux130.IN14
ch1.mem[10][6] => Mux81.IN14
ch1.mem[10][6] => Mux89.IN14
ch1.mem[10][6] => Mux97.IN14
ch1.mem[10][6] => Mux105.IN14
ch1.mem[10][6] => Mux113.IN14
ch1.mem[10][6] => Mux121.IN14
ch1.mem[10][6] => Mux129.IN14
ch1.mem[10][7] => Mux80.IN14
ch1.mem[10][7] => Mux88.IN14
ch1.mem[10][7] => Mux96.IN14
ch1.mem[10][7] => Mux104.IN14
ch1.mem[10][7] => Mux112.IN14
ch1.mem[10][7] => Mux120.IN14
ch1.mem[10][7] => Mux128.IN14
ch1.mem[9][0] => Mux87.IN13
ch1.mem[9][0] => Mux95.IN13
ch1.mem[9][0] => Mux103.IN13
ch1.mem[9][0] => Mux111.IN13
ch1.mem[9][0] => Mux119.IN13
ch1.mem[9][0] => Mux127.IN13
ch1.mem[9][0] => Mux135.IN13
ch1.mem[9][1] => Mux86.IN13
ch1.mem[9][1] => Mux94.IN13
ch1.mem[9][1] => Mux102.IN13
ch1.mem[9][1] => Mux110.IN13
ch1.mem[9][1] => Mux118.IN13
ch1.mem[9][1] => Mux126.IN13
ch1.mem[9][1] => Mux134.IN13
ch1.mem[9][2] => Mux85.IN13
ch1.mem[9][2] => Mux93.IN13
ch1.mem[9][2] => Mux101.IN13
ch1.mem[9][2] => Mux109.IN13
ch1.mem[9][2] => Mux117.IN13
ch1.mem[9][2] => Mux125.IN13
ch1.mem[9][2] => Mux133.IN13
ch1.mem[9][3] => Mux84.IN13
ch1.mem[9][3] => Mux92.IN13
ch1.mem[9][3] => Mux100.IN13
ch1.mem[9][3] => Mux108.IN13
ch1.mem[9][3] => Mux116.IN13
ch1.mem[9][3] => Mux124.IN13
ch1.mem[9][3] => Mux132.IN13
ch1.mem[9][4] => Mux83.IN13
ch1.mem[9][4] => Mux91.IN13
ch1.mem[9][4] => Mux99.IN13
ch1.mem[9][4] => Mux107.IN13
ch1.mem[9][4] => Mux115.IN13
ch1.mem[9][4] => Mux123.IN13
ch1.mem[9][4] => Mux131.IN13
ch1.mem[9][5] => Mux82.IN13
ch1.mem[9][5] => Mux90.IN13
ch1.mem[9][5] => Mux98.IN13
ch1.mem[9][5] => Mux106.IN13
ch1.mem[9][5] => Mux114.IN13
ch1.mem[9][5] => Mux122.IN13
ch1.mem[9][5] => Mux130.IN13
ch1.mem[9][6] => Mux81.IN13
ch1.mem[9][6] => Mux89.IN13
ch1.mem[9][6] => Mux97.IN13
ch1.mem[9][6] => Mux105.IN13
ch1.mem[9][6] => Mux113.IN13
ch1.mem[9][6] => Mux121.IN13
ch1.mem[9][6] => Mux129.IN13
ch1.mem[9][7] => Mux80.IN13
ch1.mem[9][7] => Mux88.IN13
ch1.mem[9][7] => Mux96.IN13
ch1.mem[9][7] => Mux104.IN13
ch1.mem[9][7] => Mux112.IN13
ch1.mem[9][7] => Mux120.IN13
ch1.mem[9][7] => Mux128.IN13
ch1.mem[8][0] => Mux87.IN12
ch1.mem[8][0] => Mux95.IN12
ch1.mem[8][0] => Mux103.IN12
ch1.mem[8][0] => Mux111.IN12
ch1.mem[8][0] => Mux119.IN12
ch1.mem[8][0] => Mux127.IN12
ch1.mem[8][0] => Mux135.IN12
ch1.mem[8][0] => Mux79.IN18
ch1.mem[8][1] => Mux86.IN12
ch1.mem[8][1] => Mux94.IN12
ch1.mem[8][1] => Mux102.IN12
ch1.mem[8][1] => Mux110.IN12
ch1.mem[8][1] => Mux118.IN12
ch1.mem[8][1] => Mux126.IN12
ch1.mem[8][1] => Mux134.IN12
ch1.mem[8][1] => Mux78.IN18
ch1.mem[8][2] => Mux85.IN12
ch1.mem[8][2] => Mux93.IN12
ch1.mem[8][2] => Mux101.IN12
ch1.mem[8][2] => Mux109.IN12
ch1.mem[8][2] => Mux117.IN12
ch1.mem[8][2] => Mux125.IN12
ch1.mem[8][2] => Mux133.IN12
ch1.mem[8][2] => Mux77.IN18
ch1.mem[8][3] => Mux84.IN12
ch1.mem[8][3] => Mux92.IN12
ch1.mem[8][3] => Mux100.IN12
ch1.mem[8][3] => Mux108.IN12
ch1.mem[8][3] => Mux116.IN12
ch1.mem[8][3] => Mux124.IN12
ch1.mem[8][3] => Mux132.IN12
ch1.mem[8][3] => Mux76.IN18
ch1.mem[8][4] => Mux83.IN12
ch1.mem[8][4] => Mux91.IN12
ch1.mem[8][4] => Mux99.IN12
ch1.mem[8][4] => Mux107.IN12
ch1.mem[8][4] => Mux115.IN12
ch1.mem[8][4] => Mux123.IN12
ch1.mem[8][4] => Mux131.IN12
ch1.mem[8][4] => Mux75.IN18
ch1.mem[8][5] => Mux82.IN12
ch1.mem[8][5] => Mux90.IN12
ch1.mem[8][5] => Mux98.IN12
ch1.mem[8][5] => Mux106.IN12
ch1.mem[8][5] => Mux114.IN12
ch1.mem[8][5] => Mux122.IN12
ch1.mem[8][5] => Mux130.IN12
ch1.mem[8][5] => Mux74.IN18
ch1.mem[8][6] => Mux81.IN12
ch1.mem[8][6] => Mux89.IN12
ch1.mem[8][6] => Mux97.IN12
ch1.mem[8][6] => Mux105.IN12
ch1.mem[8][6] => Mux113.IN12
ch1.mem[8][6] => Mux121.IN12
ch1.mem[8][6] => Mux129.IN12
ch1.mem[8][6] => Mux73.IN18
ch1.mem[8][7] => Mux80.IN12
ch1.mem[8][7] => Mux88.IN12
ch1.mem[8][7] => Mux96.IN12
ch1.mem[8][7] => Mux104.IN12
ch1.mem[8][7] => Mux112.IN12
ch1.mem[8][7] => Mux120.IN12
ch1.mem[8][7] => Mux128.IN12
ch1.mem[8][7] => Mux72.IN18
ch1.mem[7][0] => Mux87.IN11
ch1.mem[7][0] => Mux95.IN11
ch1.mem[7][0] => Mux103.IN11
ch1.mem[7][0] => Mux111.IN11
ch1.mem[7][0] => Mux119.IN11
ch1.mem[7][0] => Mux127.IN11
ch1.mem[7][0] => Mux135.IN11
ch1.mem[7][1] => Mux86.IN11
ch1.mem[7][1] => Mux94.IN11
ch1.mem[7][1] => Mux102.IN11
ch1.mem[7][1] => Mux110.IN11
ch1.mem[7][1] => Mux118.IN11
ch1.mem[7][1] => Mux126.IN11
ch1.mem[7][1] => Mux134.IN11
ch1.mem[7][2] => Mux85.IN11
ch1.mem[7][2] => Mux93.IN11
ch1.mem[7][2] => Mux101.IN11
ch1.mem[7][2] => Mux109.IN11
ch1.mem[7][2] => Mux117.IN11
ch1.mem[7][2] => Mux125.IN11
ch1.mem[7][2] => Mux133.IN11
ch1.mem[7][3] => Mux84.IN11
ch1.mem[7][3] => Mux92.IN11
ch1.mem[7][3] => Mux100.IN11
ch1.mem[7][3] => Mux108.IN11
ch1.mem[7][3] => Mux116.IN11
ch1.mem[7][3] => Mux124.IN11
ch1.mem[7][3] => Mux132.IN11
ch1.mem[7][4] => Mux83.IN11
ch1.mem[7][4] => Mux91.IN11
ch1.mem[7][4] => Mux99.IN11
ch1.mem[7][4] => Mux107.IN11
ch1.mem[7][4] => Mux115.IN11
ch1.mem[7][4] => Mux123.IN11
ch1.mem[7][4] => Mux131.IN11
ch1.mem[7][5] => Mux82.IN11
ch1.mem[7][5] => Mux90.IN11
ch1.mem[7][5] => Mux98.IN11
ch1.mem[7][5] => Mux106.IN11
ch1.mem[7][5] => Mux114.IN11
ch1.mem[7][5] => Mux122.IN11
ch1.mem[7][5] => Mux130.IN11
ch1.mem[7][6] => Mux81.IN11
ch1.mem[7][6] => Mux89.IN11
ch1.mem[7][6] => Mux97.IN11
ch1.mem[7][6] => Mux105.IN11
ch1.mem[7][6] => Mux113.IN11
ch1.mem[7][6] => Mux121.IN11
ch1.mem[7][6] => Mux129.IN11
ch1.mem[7][7] => Mux80.IN11
ch1.mem[7][7] => Mux88.IN11
ch1.mem[7][7] => Mux96.IN11
ch1.mem[7][7] => Mux104.IN11
ch1.mem[7][7] => Mux112.IN11
ch1.mem[7][7] => Mux120.IN11
ch1.mem[7][7] => Mux128.IN11
ch1.mem[6][0] => Mux87.IN10
ch1.mem[6][0] => Mux95.IN10
ch1.mem[6][0] => Mux103.IN10
ch1.mem[6][0] => Mux111.IN10
ch1.mem[6][0] => Mux119.IN10
ch1.mem[6][0] => Mux127.IN10
ch1.mem[6][0] => Mux135.IN10
ch1.mem[6][1] => Mux86.IN10
ch1.mem[6][1] => Mux94.IN10
ch1.mem[6][1] => Mux102.IN10
ch1.mem[6][1] => Mux110.IN10
ch1.mem[6][1] => Mux118.IN10
ch1.mem[6][1] => Mux126.IN10
ch1.mem[6][1] => Mux134.IN10
ch1.mem[6][2] => Mux85.IN10
ch1.mem[6][2] => Mux93.IN10
ch1.mem[6][2] => Mux101.IN10
ch1.mem[6][2] => Mux109.IN10
ch1.mem[6][2] => Mux117.IN10
ch1.mem[6][2] => Mux125.IN10
ch1.mem[6][2] => Mux133.IN10
ch1.mem[6][3] => Mux84.IN10
ch1.mem[6][3] => Mux92.IN10
ch1.mem[6][3] => Mux100.IN10
ch1.mem[6][3] => Mux108.IN10
ch1.mem[6][3] => Mux116.IN10
ch1.mem[6][3] => Mux124.IN10
ch1.mem[6][3] => Mux132.IN10
ch1.mem[6][4] => Mux83.IN10
ch1.mem[6][4] => Mux91.IN10
ch1.mem[6][4] => Mux99.IN10
ch1.mem[6][4] => Mux107.IN10
ch1.mem[6][4] => Mux115.IN10
ch1.mem[6][4] => Mux123.IN10
ch1.mem[6][4] => Mux131.IN10
ch1.mem[6][5] => Mux82.IN10
ch1.mem[6][5] => Mux90.IN10
ch1.mem[6][5] => Mux98.IN10
ch1.mem[6][5] => Mux106.IN10
ch1.mem[6][5] => Mux114.IN10
ch1.mem[6][5] => Mux122.IN10
ch1.mem[6][5] => Mux130.IN10
ch1.mem[6][6] => Mux81.IN10
ch1.mem[6][6] => Mux89.IN10
ch1.mem[6][6] => Mux97.IN10
ch1.mem[6][6] => Mux105.IN10
ch1.mem[6][6] => Mux113.IN10
ch1.mem[6][6] => Mux121.IN10
ch1.mem[6][6] => Mux129.IN10
ch1.mem[6][7] => Mux80.IN10
ch1.mem[6][7] => Mux88.IN10
ch1.mem[6][7] => Mux96.IN10
ch1.mem[6][7] => Mux104.IN10
ch1.mem[6][7] => Mux112.IN10
ch1.mem[6][7] => Mux120.IN10
ch1.mem[6][7] => Mux128.IN10
ch1.mem[5][0] => Mux87.IN9
ch1.mem[5][0] => Mux95.IN9
ch1.mem[5][0] => Mux103.IN9
ch1.mem[5][0] => Mux111.IN9
ch1.mem[5][0] => Mux119.IN9
ch1.mem[5][0] => Mux127.IN9
ch1.mem[5][0] => Mux135.IN9
ch1.mem[5][1] => Mux86.IN9
ch1.mem[5][1] => Mux94.IN9
ch1.mem[5][1] => Mux102.IN9
ch1.mem[5][1] => Mux110.IN9
ch1.mem[5][1] => Mux118.IN9
ch1.mem[5][1] => Mux126.IN9
ch1.mem[5][1] => Mux134.IN9
ch1.mem[5][2] => Mux85.IN9
ch1.mem[5][2] => Mux93.IN9
ch1.mem[5][2] => Mux101.IN9
ch1.mem[5][2] => Mux109.IN9
ch1.mem[5][2] => Mux117.IN9
ch1.mem[5][2] => Mux125.IN9
ch1.mem[5][2] => Mux133.IN9
ch1.mem[5][3] => Mux84.IN9
ch1.mem[5][3] => Mux92.IN9
ch1.mem[5][3] => Mux100.IN9
ch1.mem[5][3] => Mux108.IN9
ch1.mem[5][3] => Mux116.IN9
ch1.mem[5][3] => Mux124.IN9
ch1.mem[5][3] => Mux132.IN9
ch1.mem[5][4] => Mux83.IN9
ch1.mem[5][4] => Mux91.IN9
ch1.mem[5][4] => Mux99.IN9
ch1.mem[5][4] => Mux107.IN9
ch1.mem[5][4] => Mux115.IN9
ch1.mem[5][4] => Mux123.IN9
ch1.mem[5][4] => Mux131.IN9
ch1.mem[5][5] => Mux82.IN9
ch1.mem[5][5] => Mux90.IN9
ch1.mem[5][5] => Mux98.IN9
ch1.mem[5][5] => Mux106.IN9
ch1.mem[5][5] => Mux114.IN9
ch1.mem[5][5] => Mux122.IN9
ch1.mem[5][5] => Mux130.IN9
ch1.mem[5][6] => Mux81.IN9
ch1.mem[5][6] => Mux89.IN9
ch1.mem[5][6] => Mux97.IN9
ch1.mem[5][6] => Mux105.IN9
ch1.mem[5][6] => Mux113.IN9
ch1.mem[5][6] => Mux121.IN9
ch1.mem[5][6] => Mux129.IN9
ch1.mem[5][7] => Mux80.IN9
ch1.mem[5][7] => Mux88.IN9
ch1.mem[5][7] => Mux96.IN9
ch1.mem[5][7] => Mux104.IN9
ch1.mem[5][7] => Mux112.IN9
ch1.mem[5][7] => Mux120.IN9
ch1.mem[5][7] => Mux128.IN9
ch1.mem[4][0] => Mux87.IN8
ch1.mem[4][0] => Mux95.IN8
ch1.mem[4][0] => Mux103.IN8
ch1.mem[4][0] => Mux111.IN8
ch1.mem[4][0] => Mux119.IN8
ch1.mem[4][0] => Mux127.IN8
ch1.mem[4][0] => Mux135.IN8
ch1.mem[4][1] => Mux86.IN8
ch1.mem[4][1] => Mux94.IN8
ch1.mem[4][1] => Mux102.IN8
ch1.mem[4][1] => Mux110.IN8
ch1.mem[4][1] => Mux118.IN8
ch1.mem[4][1] => Mux126.IN8
ch1.mem[4][1] => Mux134.IN8
ch1.mem[4][2] => Mux85.IN8
ch1.mem[4][2] => Mux93.IN8
ch1.mem[4][2] => Mux101.IN8
ch1.mem[4][2] => Mux109.IN8
ch1.mem[4][2] => Mux117.IN8
ch1.mem[4][2] => Mux125.IN8
ch1.mem[4][2] => Mux133.IN8
ch1.mem[4][3] => Mux84.IN8
ch1.mem[4][3] => Mux92.IN8
ch1.mem[4][3] => Mux100.IN8
ch1.mem[4][3] => Mux108.IN8
ch1.mem[4][3] => Mux116.IN8
ch1.mem[4][3] => Mux124.IN8
ch1.mem[4][3] => Mux132.IN8
ch1.mem[4][4] => Mux83.IN8
ch1.mem[4][4] => Mux91.IN8
ch1.mem[4][4] => Mux99.IN8
ch1.mem[4][4] => Mux107.IN8
ch1.mem[4][4] => Mux115.IN8
ch1.mem[4][4] => Mux123.IN8
ch1.mem[4][4] => Mux131.IN8
ch1.mem[4][5] => Mux82.IN8
ch1.mem[4][5] => Mux90.IN8
ch1.mem[4][5] => Mux98.IN8
ch1.mem[4][5] => Mux106.IN8
ch1.mem[4][5] => Mux114.IN8
ch1.mem[4][5] => Mux122.IN8
ch1.mem[4][5] => Mux130.IN8
ch1.mem[4][6] => Mux81.IN8
ch1.mem[4][6] => Mux89.IN8
ch1.mem[4][6] => Mux97.IN8
ch1.mem[4][6] => Mux105.IN8
ch1.mem[4][6] => Mux113.IN8
ch1.mem[4][6] => Mux121.IN8
ch1.mem[4][6] => Mux129.IN8
ch1.mem[4][7] => Mux80.IN8
ch1.mem[4][7] => Mux88.IN8
ch1.mem[4][7] => Mux96.IN8
ch1.mem[4][7] => Mux104.IN8
ch1.mem[4][7] => Mux112.IN8
ch1.mem[4][7] => Mux120.IN8
ch1.mem[4][7] => Mux128.IN8
ch1.mem[3][0] => Mux87.IN7
ch1.mem[3][0] => Mux95.IN7
ch1.mem[3][0] => Mux103.IN7
ch1.mem[3][0] => Mux111.IN7
ch1.mem[3][0] => Mux119.IN7
ch1.mem[3][0] => Mux127.IN7
ch1.mem[3][0] => Mux135.IN7
ch1.mem[3][1] => Mux86.IN7
ch1.mem[3][1] => Mux94.IN7
ch1.mem[3][1] => Mux102.IN7
ch1.mem[3][1] => Mux110.IN7
ch1.mem[3][1] => Mux118.IN7
ch1.mem[3][1] => Mux126.IN7
ch1.mem[3][1] => Mux134.IN7
ch1.mem[3][2] => Mux85.IN7
ch1.mem[3][2] => Mux93.IN7
ch1.mem[3][2] => Mux101.IN7
ch1.mem[3][2] => Mux109.IN7
ch1.mem[3][2] => Mux117.IN7
ch1.mem[3][2] => Mux125.IN7
ch1.mem[3][2] => Mux133.IN7
ch1.mem[3][3] => Mux84.IN7
ch1.mem[3][3] => Mux92.IN7
ch1.mem[3][3] => Mux100.IN7
ch1.mem[3][3] => Mux108.IN7
ch1.mem[3][3] => Mux116.IN7
ch1.mem[3][3] => Mux124.IN7
ch1.mem[3][3] => Mux132.IN7
ch1.mem[3][4] => Mux83.IN7
ch1.mem[3][4] => Mux91.IN7
ch1.mem[3][4] => Mux99.IN7
ch1.mem[3][4] => Mux107.IN7
ch1.mem[3][4] => Mux115.IN7
ch1.mem[3][4] => Mux123.IN7
ch1.mem[3][4] => Mux131.IN7
ch1.mem[3][5] => Mux82.IN7
ch1.mem[3][5] => Mux90.IN7
ch1.mem[3][5] => Mux98.IN7
ch1.mem[3][5] => Mux106.IN7
ch1.mem[3][5] => Mux114.IN7
ch1.mem[3][5] => Mux122.IN7
ch1.mem[3][5] => Mux130.IN7
ch1.mem[3][6] => Mux81.IN7
ch1.mem[3][6] => Mux89.IN7
ch1.mem[3][6] => Mux97.IN7
ch1.mem[3][6] => Mux105.IN7
ch1.mem[3][6] => Mux113.IN7
ch1.mem[3][6] => Mux121.IN7
ch1.mem[3][6] => Mux129.IN7
ch1.mem[3][7] => Mux80.IN7
ch1.mem[3][7] => Mux88.IN7
ch1.mem[3][7] => Mux96.IN7
ch1.mem[3][7] => Mux104.IN7
ch1.mem[3][7] => Mux112.IN7
ch1.mem[3][7] => Mux120.IN7
ch1.mem[3][7] => Mux128.IN7
ch1.mem[2][0] => Mux87.IN6
ch1.mem[2][0] => Mux95.IN6
ch1.mem[2][0] => Mux103.IN6
ch1.mem[2][0] => Mux111.IN6
ch1.mem[2][0] => Mux119.IN6
ch1.mem[2][0] => Mux127.IN6
ch1.mem[2][0] => Mux135.IN6
ch1.mem[2][1] => Mux86.IN6
ch1.mem[2][1] => Mux94.IN6
ch1.mem[2][1] => Mux102.IN6
ch1.mem[2][1] => Mux110.IN6
ch1.mem[2][1] => Mux118.IN6
ch1.mem[2][1] => Mux126.IN6
ch1.mem[2][1] => Mux134.IN6
ch1.mem[2][2] => Mux85.IN6
ch1.mem[2][2] => Mux93.IN6
ch1.mem[2][2] => Mux101.IN6
ch1.mem[2][2] => Mux109.IN6
ch1.mem[2][2] => Mux117.IN6
ch1.mem[2][2] => Mux125.IN6
ch1.mem[2][2] => Mux133.IN6
ch1.mem[2][3] => Mux84.IN6
ch1.mem[2][3] => Mux92.IN6
ch1.mem[2][3] => Mux100.IN6
ch1.mem[2][3] => Mux108.IN6
ch1.mem[2][3] => Mux116.IN6
ch1.mem[2][3] => Mux124.IN6
ch1.mem[2][3] => Mux132.IN6
ch1.mem[2][4] => Mux83.IN6
ch1.mem[2][4] => Mux91.IN6
ch1.mem[2][4] => Mux99.IN6
ch1.mem[2][4] => Mux107.IN6
ch1.mem[2][4] => Mux115.IN6
ch1.mem[2][4] => Mux123.IN6
ch1.mem[2][4] => Mux131.IN6
ch1.mem[2][5] => Mux82.IN6
ch1.mem[2][5] => Mux90.IN6
ch1.mem[2][5] => Mux98.IN6
ch1.mem[2][5] => Mux106.IN6
ch1.mem[2][5] => Mux114.IN6
ch1.mem[2][5] => Mux122.IN6
ch1.mem[2][5] => Mux130.IN6
ch1.mem[2][6] => Mux81.IN6
ch1.mem[2][6] => Mux89.IN6
ch1.mem[2][6] => Mux97.IN6
ch1.mem[2][6] => Mux105.IN6
ch1.mem[2][6] => Mux113.IN6
ch1.mem[2][6] => Mux121.IN6
ch1.mem[2][6] => Mux129.IN6
ch1.mem[2][7] => Mux80.IN6
ch1.mem[2][7] => Mux88.IN6
ch1.mem[2][7] => Mux96.IN6
ch1.mem[2][7] => Mux104.IN6
ch1.mem[2][7] => Mux112.IN6
ch1.mem[2][7] => Mux120.IN6
ch1.mem[2][7] => Mux128.IN6
ch1.mem[1][0] => Mux87.IN5
ch1.mem[1][0] => Mux95.IN5
ch1.mem[1][0] => Mux103.IN5
ch1.mem[1][0] => Mux111.IN5
ch1.mem[1][0] => Mux119.IN5
ch1.mem[1][0] => Mux127.IN5
ch1.mem[1][0] => Mux135.IN5
ch1.mem[1][1] => Mux86.IN5
ch1.mem[1][1] => Mux94.IN5
ch1.mem[1][1] => Mux102.IN5
ch1.mem[1][1] => Mux110.IN5
ch1.mem[1][1] => Mux118.IN5
ch1.mem[1][1] => Mux126.IN5
ch1.mem[1][1] => Mux134.IN5
ch1.mem[1][2] => Mux85.IN5
ch1.mem[1][2] => Mux93.IN5
ch1.mem[1][2] => Mux101.IN5
ch1.mem[1][2] => Mux109.IN5
ch1.mem[1][2] => Mux117.IN5
ch1.mem[1][2] => Mux125.IN5
ch1.mem[1][2] => Mux133.IN5
ch1.mem[1][3] => Mux84.IN5
ch1.mem[1][3] => Mux92.IN5
ch1.mem[1][3] => Mux100.IN5
ch1.mem[1][3] => Mux108.IN5
ch1.mem[1][3] => Mux116.IN5
ch1.mem[1][3] => Mux124.IN5
ch1.mem[1][3] => Mux132.IN5
ch1.mem[1][4] => Mux83.IN5
ch1.mem[1][4] => Mux91.IN5
ch1.mem[1][4] => Mux99.IN5
ch1.mem[1][4] => Mux107.IN5
ch1.mem[1][4] => Mux115.IN5
ch1.mem[1][4] => Mux123.IN5
ch1.mem[1][4] => Mux131.IN5
ch1.mem[1][5] => Mux82.IN5
ch1.mem[1][5] => Mux90.IN5
ch1.mem[1][5] => Mux98.IN5
ch1.mem[1][5] => Mux106.IN5
ch1.mem[1][5] => Mux114.IN5
ch1.mem[1][5] => Mux122.IN5
ch1.mem[1][5] => Mux130.IN5
ch1.mem[1][6] => Mux81.IN5
ch1.mem[1][6] => Mux89.IN5
ch1.mem[1][6] => Mux97.IN5
ch1.mem[1][6] => Mux105.IN5
ch1.mem[1][6] => Mux113.IN5
ch1.mem[1][6] => Mux121.IN5
ch1.mem[1][6] => Mux129.IN5
ch1.mem[1][7] => Mux80.IN5
ch1.mem[1][7] => Mux88.IN5
ch1.mem[1][7] => Mux96.IN5
ch1.mem[1][7] => Mux104.IN5
ch1.mem[1][7] => Mux112.IN5
ch1.mem[1][7] => Mux120.IN5
ch1.mem[1][7] => Mux128.IN5
ch1.mem[0][0] => Mux87.IN4
ch1.mem[0][0] => Mux95.IN4
ch1.mem[0][0] => Mux103.IN4
ch1.mem[0][0] => Mux111.IN4
ch1.mem[0][0] => Mux119.IN4
ch1.mem[0][0] => Mux127.IN4
ch1.mem[0][0] => Mux135.IN4
ch1.mem[0][0] => Mux79.IN10
ch1.mem[0][1] => Mux86.IN4
ch1.mem[0][1] => Mux94.IN4
ch1.mem[0][1] => Mux102.IN4
ch1.mem[0][1] => Mux110.IN4
ch1.mem[0][1] => Mux118.IN4
ch1.mem[0][1] => Mux126.IN4
ch1.mem[0][1] => Mux134.IN4
ch1.mem[0][1] => Mux78.IN10
ch1.mem[0][2] => Mux85.IN4
ch1.mem[0][2] => Mux93.IN4
ch1.mem[0][2] => Mux101.IN4
ch1.mem[0][2] => Mux109.IN4
ch1.mem[0][2] => Mux117.IN4
ch1.mem[0][2] => Mux125.IN4
ch1.mem[0][2] => Mux133.IN4
ch1.mem[0][2] => Mux77.IN10
ch1.mem[0][3] => Mux84.IN4
ch1.mem[0][3] => Mux92.IN4
ch1.mem[0][3] => Mux100.IN4
ch1.mem[0][3] => Mux108.IN4
ch1.mem[0][3] => Mux116.IN4
ch1.mem[0][3] => Mux124.IN4
ch1.mem[0][3] => Mux132.IN4
ch1.mem[0][3] => Mux76.IN10
ch1.mem[0][4] => Mux83.IN4
ch1.mem[0][4] => Mux91.IN4
ch1.mem[0][4] => Mux99.IN4
ch1.mem[0][4] => Mux107.IN4
ch1.mem[0][4] => Mux115.IN4
ch1.mem[0][4] => Mux123.IN4
ch1.mem[0][4] => Mux131.IN4
ch1.mem[0][4] => Mux75.IN10
ch1.mem[0][5] => Mux82.IN4
ch1.mem[0][5] => Mux90.IN4
ch1.mem[0][5] => Mux98.IN4
ch1.mem[0][5] => Mux106.IN4
ch1.mem[0][5] => Mux114.IN4
ch1.mem[0][5] => Mux122.IN4
ch1.mem[0][5] => Mux130.IN4
ch1.mem[0][5] => Mux74.IN10
ch1.mem[0][6] => Mux81.IN4
ch1.mem[0][6] => Mux89.IN4
ch1.mem[0][6] => Mux97.IN4
ch1.mem[0][6] => Mux105.IN4
ch1.mem[0][6] => Mux113.IN4
ch1.mem[0][6] => Mux121.IN4
ch1.mem[0][6] => Mux129.IN4
ch1.mem[0][6] => Mux73.IN10
ch1.mem[0][7] => Mux80.IN4
ch1.mem[0][7] => Mux88.IN4
ch1.mem[0][7] => Mux96.IN4
ch1.mem[0][7] => Mux104.IN4
ch1.mem[0][7] => Mux112.IN4
ch1.mem[0][7] => Mux120.IN4
ch1.mem[0][7] => Mux128.IN4
ch1.mem[0][7] => Mux72.IN10
ch1.rtc[15][0] => ~NO_FANOUT~
ch1.rtc[15][1] => ~NO_FANOUT~
ch1.rtc[15][2] => ~NO_FANOUT~
ch1.rtc[15][3] => ~NO_FANOUT~
ch1.rtc[15][4] => ~NO_FANOUT~
ch1.rtc[15][5] => ~NO_FANOUT~
ch1.rtc[15][6] => ~NO_FANOUT~
ch1.rtc[15][7] => ~NO_FANOUT~
ch1.rtc[14][0] => ~NO_FANOUT~
ch1.rtc[14][1] => ~NO_FANOUT~
ch1.rtc[14][2] => ~NO_FANOUT~
ch1.rtc[14][3] => ~NO_FANOUT~
ch1.rtc[14][4] => ~NO_FANOUT~
ch1.rtc[14][5] => ~NO_FANOUT~
ch1.rtc[14][6] => ~NO_FANOUT~
ch1.rtc[14][7] => ~NO_FANOUT~
ch1.rtc[13][0] => ~NO_FANOUT~
ch1.rtc[13][1] => ~NO_FANOUT~
ch1.rtc[13][2] => ~NO_FANOUT~
ch1.rtc[13][3] => ~NO_FANOUT~
ch1.rtc[13][4] => ~NO_FANOUT~
ch1.rtc[13][5] => ~NO_FANOUT~
ch1.rtc[13][6] => ~NO_FANOUT~
ch1.rtc[13][7] => ~NO_FANOUT~
ch1.rtc[12][0] => ~NO_FANOUT~
ch1.rtc[12][1] => ~NO_FANOUT~
ch1.rtc[12][2] => ~NO_FANOUT~
ch1.rtc[12][3] => ~NO_FANOUT~
ch1.rtc[12][4] => ~NO_FANOUT~
ch1.rtc[12][5] => ~NO_FANOUT~
ch1.rtc[12][6] => ~NO_FANOUT~
ch1.rtc[12][7] => ~NO_FANOUT~
ch1.rtc[11][0] => ~NO_FANOUT~
ch1.rtc[11][1] => ~NO_FANOUT~
ch1.rtc[11][2] => ~NO_FANOUT~
ch1.rtc[11][3] => ~NO_FANOUT~
ch1.rtc[11][4] => ~NO_FANOUT~
ch1.rtc[11][5] => ~NO_FANOUT~
ch1.rtc[11][6] => ~NO_FANOUT~
ch1.rtc[11][7] => ~NO_FANOUT~
ch1.rtc[10][0] => ~NO_FANOUT~
ch1.rtc[10][1] => ~NO_FANOUT~
ch1.rtc[10][2] => ~NO_FANOUT~
ch1.rtc[10][3] => ~NO_FANOUT~
ch1.rtc[10][4] => ~NO_FANOUT~
ch1.rtc[10][5] => ~NO_FANOUT~
ch1.rtc[10][6] => ~NO_FANOUT~
ch1.rtc[10][7] => ~NO_FANOUT~
ch1.rtc[9][0] => ~NO_FANOUT~
ch1.rtc[9][1] => ~NO_FANOUT~
ch1.rtc[9][2] => ~NO_FANOUT~
ch1.rtc[9][3] => ~NO_FANOUT~
ch1.rtc[9][4] => ~NO_FANOUT~
ch1.rtc[9][5] => ~NO_FANOUT~
ch1.rtc[9][6] => ~NO_FANOUT~
ch1.rtc[9][7] => ~NO_FANOUT~
ch1.rtc[8][0] => ~NO_FANOUT~
ch1.rtc[8][1] => ~NO_FANOUT~
ch1.rtc[8][2] => ~NO_FANOUT~
ch1.rtc[8][3] => ~NO_FANOUT~
ch1.rtc[8][4] => ~NO_FANOUT~
ch1.rtc[8][5] => ~NO_FANOUT~
ch1.rtc[8][6] => ~NO_FANOUT~
ch1.rtc[8][7] => ~NO_FANOUT~
ch1.rtc[7][0] => ~NO_FANOUT~
ch1.rtc[7][1] => ~NO_FANOUT~
ch1.rtc[7][2] => ~NO_FANOUT~
ch1.rtc[7][3] => ~NO_FANOUT~
ch1.rtc[7][4] => ~NO_FANOUT~
ch1.rtc[7][5] => ~NO_FANOUT~
ch1.rtc[7][6] => ~NO_FANOUT~
ch1.rtc[7][7] => ~NO_FANOUT~
ch1.rtc[6][0] => ~NO_FANOUT~
ch1.rtc[6][1] => ~NO_FANOUT~
ch1.rtc[6][2] => ~NO_FANOUT~
ch1.rtc[6][3] => ~NO_FANOUT~
ch1.rtc[6][4] => ~NO_FANOUT~
ch1.rtc[6][5] => ~NO_FANOUT~
ch1.rtc[6][6] => ~NO_FANOUT~
ch1.rtc[6][7] => ~NO_FANOUT~
ch1.rtc[5][0] => ~NO_FANOUT~
ch1.rtc[5][1] => ~NO_FANOUT~
ch1.rtc[5][2] => ~NO_FANOUT~
ch1.rtc[5][3] => ~NO_FANOUT~
ch1.rtc[5][4] => ~NO_FANOUT~
ch1.rtc[5][5] => ~NO_FANOUT~
ch1.rtc[5][6] => ~NO_FANOUT~
ch1.rtc[5][7] => ~NO_FANOUT~
ch1.rtc[4][0] => ~NO_FANOUT~
ch1.rtc[4][1] => ~NO_FANOUT~
ch1.rtc[4][2] => ~NO_FANOUT~
ch1.rtc[4][3] => ~NO_FANOUT~
ch1.rtc[4][4] => ~NO_FANOUT~
ch1.rtc[4][5] => ~NO_FANOUT~
ch1.rtc[4][6] => ~NO_FANOUT~
ch1.rtc[4][7] => ~NO_FANOUT~
ch1.rtc[3][0] => ~NO_FANOUT~
ch1.rtc[3][1] => ~NO_FANOUT~
ch1.rtc[3][2] => ~NO_FANOUT~
ch1.rtc[3][3] => ~NO_FANOUT~
ch1.rtc[3][4] => ~NO_FANOUT~
ch1.rtc[3][5] => ~NO_FANOUT~
ch1.rtc[3][6] => ~NO_FANOUT~
ch1.rtc[3][7] => ~NO_FANOUT~
ch1.rtc[2][0] => ~NO_FANOUT~
ch1.rtc[2][1] => ~NO_FANOUT~
ch1.rtc[2][2] => ~NO_FANOUT~
ch1.rtc[2][3] => ~NO_FANOUT~
ch1.rtc[2][4] => ~NO_FANOUT~
ch1.rtc[2][5] => ~NO_FANOUT~
ch1.rtc[2][6] => ~NO_FANOUT~
ch1.rtc[2][7] => ~NO_FANOUT~
ch1.rtc[1][0] => ~NO_FANOUT~
ch1.rtc[1][1] => ~NO_FANOUT~
ch1.rtc[1][2] => ~NO_FANOUT~
ch1.rtc[1][3] => ~NO_FANOUT~
ch1.rtc[1][4] => ~NO_FANOUT~
ch1.rtc[1][5] => ~NO_FANOUT~
ch1.rtc[1][6] => ~NO_FANOUT~
ch1.rtc[1][7] => ~NO_FANOUT~
ch1.rtc[0][0] => ~NO_FANOUT~
ch1.rtc[0][1] => ~NO_FANOUT~
ch1.rtc[0][2] => ~NO_FANOUT~
ch1.rtc[0][3] => ~NO_FANOUT~
ch1.rtc[0][4] => ~NO_FANOUT~
ch1.rtc[0][5] => ~NO_FANOUT~
ch1.rtc[0][6] => ~NO_FANOUT~
ch1.rtc[0][7] => ~NO_FANOUT~


|i2c_top|lcd_1602:lcd_1602_inst|i2c:i2c_inst
clk => sclk~reg0.CLK
clk => out_i2c[0]~reg0.CLK
clk => out_i2c[1]~reg0.CLK
clk => out_i2c[2]~reg0.CLK
clk => out_i2c[3]~reg0.CLK
clk => out_i2c[4]~reg0.CLK
clk => out_i2c[5]~reg0.CLK
clk => out_i2c[6]~reg0.CLK
clk => out_i2c[7]~reg0.CLK
clk => tmp[0].CLK
clk => tmp[1].CLK
clk => tmp[2].CLK
clk => tmp[3].CLK
clk => tmp[4].CLK
clk => tmp[5].CLK
clk => tmp[6].CLK
clk => tmp[7].CLK
clk => nb[0].CLK
clk => nb[1].CLK
clk => nb[2].CLK
clk => nb[3].CLK
clk => nb[4].CLK
clk => nb[5].CLK
clk => nb[6].CLK
clk => nb[7].CLK
clk => nb[8].CLK
clk => nb[9].CLK
clk => nb[10].CLK
clk => nb[11].CLK
clk => nb[12].CLK
clk => nb[13].CLK
clk => nb[14].CLK
clk => nb[15].CLK
clk => nb[16].CLK
clk => nb[17].CLK
clk => nb[18].CLK
clk => nb[19].CLK
clk => nb[20].CLK
clk => nb[21].CLK
clk => nb[22].CLK
clk => nb[23].CLK
clk => nb[24].CLK
clk => nb[25].CLK
clk => nb[26].CLK
clk => nb[27].CLK
clk => nb[28].CLK
clk => nb[29].CLK
clk => nb[30].CLK
clk => nb[31].CLK
clk => sw.CLK
clk => st[0]~reg0.CLK
clk => st[1]~reg0.CLK
clk => st[2]~reg0.CLK
clk => st[3]~reg0.CLK
clk => st[4]~reg0.CLK
clk => st[5]~reg0.CLK
clk => st[6]~reg0.CLK
clk => st[7]~reg0.CLK
clk => st[8]~reg0.CLK
clk => st[9]~reg0.CLK
clk => st[10]~reg0.CLK
clk => st[11]~reg0.CLK
clk => st[12]~reg0.CLK
clk => st[13]~reg0.CLK
clk => st[14]~reg0.CLK
clk => st[15]~reg0.CLK
clk => st[16]~reg0.CLK
clk => st[17]~reg0.CLK
clk => st[18]~reg0.CLK
clk => st[19]~reg0.CLK
clk => st[20]~reg0.CLK
clk => st[21]~reg0.CLK
clk => st[22]~reg0.CLK
clk => st[23]~reg0.CLK
clk => st[24]~reg0.CLK
clk => st[25]~reg0.CLK
clk => st[26]~reg0.CLK
clk => st[27]~reg0.CLK
clk => st[28]~reg0.CLK
clk => st[29]~reg0.CLK
clk => st[30]~reg0.CLK
clk => st[31]~reg0.CLK
clk => op.CLK
clk => en_sclk.CLK
clk => sda_out.CLK
sda <> sda
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => op.DATAB
data[0] => ShiftRight0.IN40
data[1] => ShiftRight0.IN39
data[2] => ShiftRight0.IN38
data[3] => ShiftRight0.IN37
data[4] => ShiftRight0.IN36
data[5] => ShiftRight0.IN35
data[6] => ShiftRight0.IN34
data[7] => ShiftRight0.IN33
en[0] => WideOr1.IN0
en[0] => Equal0.IN1
en[1] => WideOr1.IN1
en[1] => Equal0.IN0
st[0] <= st[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[1] <= st[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[2] <= st[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[3] <= st[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[4] <= st[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[5] <= st[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[6] <= st[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[7] <= st[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[8] <= st[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[9] <= st[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[10] <= st[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[11] <= st[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[12] <= st[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[13] <= st[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[14] <= st[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[15] <= st[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[16] <= st[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[17] <= st[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[18] <= st[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[19] <= st[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[20] <= st[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[21] <= st[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[22] <= st[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[23] <= st[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[24] <= st[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[25] <= st[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[26] <= st[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[27] <= st[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[28] <= st[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[29] <= st[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[30] <= st[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st[31] <= st[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[0] <= out_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[1] <= out_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[2] <= out_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[3] <= out_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[4] <= out_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[5] <= out_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[6] <= out_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_i2c[7] <= out_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


