Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 19 22:18:38 2024
| Host         : HYEON-OdysseyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_top_timing_summary_routed.rpt -pb design_top_timing_summary_routed.pb -rpx design_top_timing_summary_routed.rpx -warn_on_violation
| Design       : design_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (602)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (167)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (164)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (602)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: STOP_WATCH/bin_clk/r_1Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/hours_ctr_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_and_calendar/bin_clk/r_1Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/cal/month_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clock_and_calendar/cal/month_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/B_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_kbd/pulse/C_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vgc/r_25MHz_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vgc/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (167)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (164)
--------------------------------
 There are 164 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.478        0.000                      0                  200        0.102        0.000                      0                  200        3.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100MHz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.478        0.000                      0                  100        0.176        0.000                      0                  100        4.500        0.000                       0                   117  
  clk_out2_clk_wiz_0         14.571        0.000                      0                  100        0.203        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.479        0.000                      0                  100        0.176        0.000                      0                  100        4.500        0.000                       0                   117  
  clk_out2_clk_wiz_0_1       14.573        0.000                      0                  100        0.203        0.000                      0                  100        9.500        0.000                       0                    51  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.478        0.000                      0                  100        0.102        0.000                      0                  100  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         14.571        0.000                      0                  100        0.119        0.000                      0                  100  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.478        0.000                      0                  100        0.102        0.000                      0                  100  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       14.571        0.000                      0                  100        0.119        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.826ns (52.836%)  route 2.523ns (47.164%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.494     3.886    vgc/rgb_reg1_reg[7]
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.010 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.472     4.482    rgb_next1[11]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512     8.491    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.976    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.016     8.960    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.368ns (25.559%)  route 3.984ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 r  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 f  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 f  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.980     4.320    pg1/cdr/rgb_reg_reg[10]
    SLICE_X8Y103         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.444    pg1_n_0
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.077     9.049    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.014ns (19.051%)  route 4.309ns (80.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 f  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 r  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 r  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I2_O)        0.124     4.415 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.415    vgc_n_31
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.081     9.053    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.042ns (19.474%)  route 4.309ns (80.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 f  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.152     4.443 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.443    vgc_n_30
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.118     9.090    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.826ns (54.926%)  route 2.319ns (45.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.763     4.155    vgc/rgb_reg1_reg[7]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.279 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.279    rgb_next1[7]
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.528     8.508    clk_100
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.480     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.081     8.995    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.368ns (27.028%)  route 3.693ns (72.972%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 f  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 r  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 r  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.689     4.029    vgc/h_count_reg_reg[9]_0
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.153 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.153    vgc_n_20
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079     9.051    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.118    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    -0.477    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.038%)  route 0.332ns (58.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.169    -0.278    vgc/y[2]
    SLICE_X11Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 f  vgc/v_count_next[3]_i_2/O
                         net (fo=4, routed)           0.163    -0.070    vgc/v_count_next[3]_i_2_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.025 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.025    vgc/v_sync_next
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.120    -0.203    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/cal/b
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.070    -0.490    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.066    -0.494    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/cal/a
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066    -0.494    clock_and_calendar/cal/b_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.118%)  route 0.372ns (57.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  vgc/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.227    -0.233    vgc/w_y[6]
    SLICE_X10Y99         LUT6 (Prop_lut6_I2_O)        0.098    -0.135 r  vgc/rgb_reg1[10]_i_3/O
                         net (fo=1, routed)           0.145     0.010    vgc/rgb_reg1[10]_i_3_n_0
    SLICE_X10Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.055 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.055    rgb_next1[10]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120    -0.203    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.599    -0.565    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.256    STOP_WATCH/bin_clk/ctr_1Hz[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  STOP_WATCH/bin_clk/ctr_1Hz[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    STOP_WATCH/bin_clk/ctr_1Hz_0[0]
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.091    -0.474    STOP_WATCH/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.243    vgc/r_25MHz[0]
    SLICE_X10Y101        LUT2 (Prop_lut2_I0_O)        0.043    -0.200 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vgc/p_0_in[1]
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.131    -0.463    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.415%)  route 0.469ns (71.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X9Y97          FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=48, routed)          0.469     0.021    vgc/w_x[8]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.066 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.066    vgc/h_sync_next
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    vgc/clk_out1
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.200    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.915%)  route 0.480ns (72.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.480     0.027    vgc/w_y[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.072 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.072    rgb_next1[6]
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.847    -0.826    clk_100
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120    -0.197    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109     STOP_WATCH/bin_clk/ctr_1Hz_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109     STOP_WATCH/bin_clk/ctr_1Hz_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109     STOP_WATCH/bin_clk/ctr_1Hz_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102     STOP_WATCH/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102     STOP_WATCH/bin_clk/ctr_1Hz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     STOP_WATCH/bin_clk/ctr_1Hz_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.668ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.188ns (22.381%)  route 4.120ns (77.619%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.928     4.266    ps2_kbd/ps2/output_strobe
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.124     4.390 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     4.390    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.079    19.058    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                 14.668    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y110         FDSE (Setup_fdse_C_CE)      -0.169    18.810    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.169    18.810    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.189ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.064ns (23.442%)  route 3.475ns (76.558%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.282     3.621    ps2_kbd/ps2/output_strobe
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    18.809    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.809    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 15.189    

Slack (MET) :             15.285ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.312ns (27.991%)  route 3.375ns (72.009%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.302     2.640    ps2_kbd/ps2/output_strobe
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.124     2.764 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.881     3.645    ps2_kbd/ps2/hold_release0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.769 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.769    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.084    18.977    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.077    19.054    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 15.285    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.611%)  route 3.259ns (75.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.067     3.405    ps2_kbd/ps2/output_strobe
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X5Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.833    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 15.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.405    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I2_O)        0.099    -0.306 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X11Y117        FDSE (Hold_fdse_C_D)         0.092    -0.509    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y115        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.289    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.493    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.567    -0.597    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.110    -0.323    ps2_kbd/pulse/released
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.834    ps2_kbd/pulse/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.254    -0.580    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.052    -0.528    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.313    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.063    -0.521    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.304    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X11Y117        LUT3 (Prop_lut3_I1_O)        0.042    -0.262 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.107    -0.494    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.170    -0.288    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.529    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.292    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.042    -0.250 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ps2_kbd/ps2/p_0_in__0[2]
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.107    -0.493    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.602    ps2_kbd/ps2/CLK
    SLICE_X11Y118        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.194    -0.267    ps2_kbd/ps2/ps2_clk_d
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X11Y116        FDPE (Hold_fdpe_C_D)         0.070    -0.516    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.168    -0.291    ps2_kbd/ps2/ps2_clk_s
    SLICE_X11Y117        LUT4 (Prop_lut4_I0_O)        0.045    -0.246 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.091    -0.496    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_extended_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.607%)  route 0.213ns (53.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_extended_reg/Q
                         net (fo=10, routed)          0.213    -0.244    ps2_kbd/ps2/hold_extended
    SLICE_X8Y110         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    ps2_kbd/ps2/p_0_in[7]
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.121    -0.460    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     ps2_kbd/ps2/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y112     ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y112     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y118    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y116    ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y115    ps2_kbd/ps2/ps2_data_d_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X11Y118    ps2_kbd/ps2/ps2_clk_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.826ns (52.836%)  route 2.523ns (47.164%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.494     3.886    vgc/rgb_reg1_reg[7]
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.010 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.472     4.482    rgb_next1[11]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512     8.491    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.016     8.961    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.247    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.247    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.247    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.247    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.247    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.368ns (25.559%)  route 3.984ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 r  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 f  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 f  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.980     4.320    pg1/cdr/rgb_reg_reg[10]
    SLICE_X8Y103         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.444    pg1_n_0
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.077     9.050    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.014ns (19.051%)  route 4.309ns (80.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 f  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 r  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 r  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I2_O)        0.124     4.415 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.415    vgc_n_31
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.081     9.054    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.042ns (19.474%)  route 4.309ns (80.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 f  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.152     4.443 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.443    vgc_n_30
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.118     9.091    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.091    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.826ns (54.926%)  route 2.319ns (45.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.763     4.155    vgc/rgb_reg1_reg[7]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.279 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.279    rgb_next1[7]
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.528     8.508    clk_100
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.480     8.988    
                         clock uncertainty           -0.074     8.915    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.081     8.996    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.368ns (27.028%)  route 3.693ns (72.972%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 f  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 r  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 r  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.689     4.029    vgc/h_count_reg_reg[9]_0
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.153 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.153    vgc_n_20
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.973    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079     9.052    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  4.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.118    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    -0.477    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.038%)  route 0.332ns (58.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.169    -0.278    vgc/y[2]
    SLICE_X11Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 f  vgc/v_count_next[3]_i_2/O
                         net (fo=4, routed)           0.163    -0.070    vgc/v_count_next[3]_i_2_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.025 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.025    vgc/v_sync_next
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.509    -0.323    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.120    -0.203    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/cal/b
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.070    -0.490    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.066    -0.494    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/cal/a
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066    -0.494    clock_and_calendar/cal/b_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.118%)  route 0.372ns (57.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  vgc/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.227    -0.233    vgc/w_y[6]
    SLICE_X10Y99         LUT6 (Prop_lut6_I2_O)        0.098    -0.135 r  vgc/rgb_reg1[10]_i_3/O
                         net (fo=1, routed)           0.145     0.010    vgc/rgb_reg1[10]_i_3_n_0
    SLICE_X10Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.055 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.055    rgb_next1[10]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120    -0.203    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.599    -0.565    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.256    STOP_WATCH/bin_clk/ctr_1Hz[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  STOP_WATCH/bin_clk/ctr_1Hz[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    STOP_WATCH/bin_clk/ctr_1Hz_0[0]
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.091    -0.474    STOP_WATCH/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.243    vgc/r_25MHz[0]
    SLICE_X10Y101        LUT2 (Prop_lut2_I0_O)        0.043    -0.200 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vgc/p_0_in[1]
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.131    -0.463    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.415%)  route 0.469ns (71.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X9Y97          FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=48, routed)          0.469     0.021    vgc/w_x[8]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.066 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.066    vgc/h_sync_next
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    vgc/clk_out1
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.200    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.915%)  route 0.480ns (72.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.480     0.027    vgc/w_y[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.072 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.072    rgb_next1[6]
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.847    -0.826    clk_100
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120    -0.197    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     pg1/cdr/addr_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clockmaking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y107     STOP_WATCH/bin_clk/ctr_1Hz_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108     STOP_WATCH/bin_clk/ctr_1Hz_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109     STOP_WATCH/bin_clk/ctr_1Hz_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109     STOP_WATCH/bin_clk/ctr_1Hz_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y109     STOP_WATCH/bin_clk/ctr_1Hz_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102     STOP_WATCH/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y102     STOP_WATCH/bin_clk/ctr_1Hz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y101     STOP_WATCH/bin_clk/ctr_1Hz_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y103     STOP_WATCH/bin_clk/ctr_1Hz_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y113     clock_and_calendar/bin_clk/ctr_1Hz_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.573ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.082    19.000    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.571    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.573    

Slack (MET) :             14.573ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.082    19.000    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.571    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.573    

Slack (MET) :             14.573ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.082    19.000    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.571    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.573    

Slack (MET) :             14.573ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.082    19.000    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.571    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.571    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.573    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.188ns (22.381%)  route 4.120ns (77.619%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.928     4.266    ps2_kbd/ps2/output_strobe
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.124     4.390 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     4.390    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.082    18.981    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.079    19.060    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.060    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                 14.670    

Slack (MET) :             15.041ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.082    18.981    
    SLICE_X8Y110         FDSE (Setup_fdse_C_CE)      -0.169    18.812    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.041    

Slack (MET) :             15.041ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.082    18.981    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.169    18.812    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.041    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.064ns (23.442%)  route 3.475ns (76.558%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.282     3.621    ps2_kbd/ps2/output_strobe
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.082    18.980    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    18.811    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.287ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.312ns (27.991%)  route 3.375ns (72.009%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.302     2.640    ps2_kbd/ps2/output_strobe
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.124     2.764 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.881     3.645    ps2_kbd/ps2/hold_release0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.769 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.769    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.082    18.979    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.077    19.056    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 15.287    

Slack (MET) :             15.430ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.611%)  route 3.259ns (75.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.067     3.405    ps2_kbd/ps2/output_strobe
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.082    19.040    
    SLICE_X5Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.835    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.835    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 15.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.405    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I2_O)        0.099    -0.306 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X11Y117        FDSE (Hold_fdse_C_D)         0.092    -0.509    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y115        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.289    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.493    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.567    -0.597    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.110    -0.323    ps2_kbd/pulse/released
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.834    ps2_kbd/pulse/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.254    -0.580    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.052    -0.528    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.313    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.063    -0.521    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.304    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X11Y117        LUT3 (Prop_lut3_I1_O)        0.042    -0.262 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.107    -0.494    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.170    -0.288    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.529    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.292    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.042    -0.250 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ps2_kbd/ps2/p_0_in__0[2]
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.107    -0.493    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.602    ps2_kbd/ps2/CLK
    SLICE_X11Y118        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.194    -0.267    ps2_kbd/ps2/ps2_clk_d
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X11Y116        FDPE (Hold_fdpe_C_D)         0.070    -0.516    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.168    -0.291    ps2_kbd/ps2/ps2_clk_s
    SLICE_X11Y117        LUT4 (Prop_lut4_I0_O)        0.045    -0.246 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.091    -0.496    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_extended_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.607%)  route 0.213ns (53.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_extended_reg/Q
                         net (fo=10, routed)          0.213    -0.244    ps2_kbd/ps2/hold_extended
    SLICE_X8Y110         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    ps2_kbd/ps2/p_0_in[7]
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.121    -0.460    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clockmaking/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     ps2_kbd/ps2/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     ps2_kbd/ps2/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y116     ps2_kbd/ps2/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y112     ps2_kbd/ps2/hold_extended_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y112     ps2_kbd/ps2/hold_release_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y118    ps2_kbd/ps2/ps2_clk_d_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y116    ps2_kbd/ps2/ps2_clk_s_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y115    ps2_kbd/ps2/ps2_data_d_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y114    ps2_kbd/ps2/timer_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y112     ps2_kbd/ps2/hold_extended_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y112     ps2_kbd/ps2/hold_release_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X11Y118    ps2_kbd/ps2/ps2_clk_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y114     ps2_kbd/ps2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     ps2_kbd/ps2/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y113     ps2_kbd/ps2/q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockmaking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clockmaking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clockmaking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.826ns (52.836%)  route 2.523ns (47.164%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.494     3.886    vgc/rgb_reg1_reg[7]
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.010 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.472     4.482    rgb_next1[11]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512     8.491    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.976    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.016     8.960    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.368ns (25.559%)  route 3.984ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 r  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 f  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 f  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.980     4.320    pg1/cdr/rgb_reg_reg[10]
    SLICE_X8Y103         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.444    pg1_n_0
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.077     9.049    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.014ns (19.051%)  route 4.309ns (80.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 f  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 r  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 r  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I2_O)        0.124     4.415 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.415    vgc_n_31
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.081     9.053    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.042ns (19.474%)  route 4.309ns (80.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 f  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.152     4.443 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.443    vgc_n_30
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.118     9.090    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.826ns (54.926%)  route 2.319ns (45.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.763     4.155    vgc/rgb_reg1_reg[7]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.279 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.279    rgb_next1[7]
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.528     8.508    clk_100
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.480     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.081     8.995    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.368ns (27.028%)  route 3.693ns (72.972%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 f  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 r  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 r  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.689     4.029    vgc/h_count_reg_reg[9]_0
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.153 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.153    vgc_n_20
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079     9.051    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.118    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    -0.403    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.038%)  route 0.332ns (58.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.169    -0.278    vgc/y[2]
    SLICE_X11Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 f  vgc/v_count_next[3]_i_2/O
                         net (fo=4, routed)           0.163    -0.070    vgc/v_count_next[3]_i_2_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.025 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.025    vgc/v_sync_next
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.120    -0.129    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/cal/b
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.070    -0.416    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.066    -0.420    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/cal/a
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066    -0.420    clock_and_calendar/cal/b_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.118%)  route 0.372ns (57.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  vgc/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.227    -0.233    vgc/w_y[6]
    SLICE_X10Y99         LUT6 (Prop_lut6_I2_O)        0.098    -0.135 r  vgc/rgb_reg1[10]_i_3/O
                         net (fo=1, routed)           0.145     0.010    vgc/rgb_reg1[10]_i_3_n_0
    SLICE_X10Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.055 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.055    rgb_next1[10]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120    -0.129    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.599    -0.565    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.256    STOP_WATCH/bin_clk/ctr_1Hz[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  STOP_WATCH/bin_clk/ctr_1Hz[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    STOP_WATCH/bin_clk/ctr_1Hz_0[0]
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.091    -0.400    STOP_WATCH/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.243    vgc/r_25MHz[0]
    SLICE_X10Y101        LUT2 (Prop_lut2_I0_O)        0.043    -0.200 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vgc/p_0_in[1]
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.131    -0.389    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.415%)  route 0.469ns (71.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X9Y97          FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=48, routed)          0.469     0.021    vgc/w_x[8]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.066 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.066    vgc/h_sync_next
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    vgc/clk_out1
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.074    -0.218    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.126    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.915%)  route 0.480ns (72.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.480     0.027    vgc/w_y[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.072 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.072    rgb_next1[6]
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.847    -0.826    clk_100
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120    -0.123    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.668ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.188ns (22.381%)  route 4.120ns (77.619%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.928     4.266    ps2_kbd/ps2/output_strobe
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.124     4.390 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     4.390    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.079    19.058    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                 14.668    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y110         FDSE (Setup_fdse_C_CE)      -0.169    18.810    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.169    18.810    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.189ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.064ns (23.442%)  route 3.475ns (76.558%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.282     3.621    ps2_kbd/ps2/output_strobe
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    18.809    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.809    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 15.189    

Slack (MET) :             15.285ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.312ns (27.991%)  route 3.375ns (72.009%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.302     2.640    ps2_kbd/ps2/output_strobe
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.124     2.764 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.881     3.645    ps2_kbd/ps2/hold_release0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.769 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.769    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.084    18.977    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.077    19.054    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 15.285    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.611%)  route 3.259ns (75.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.067     3.405    ps2_kbd/ps2/output_strobe
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X5Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.833    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 15.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.405    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I2_O)        0.099    -0.306 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X11Y117        FDSE (Hold_fdse_C_D)         0.092    -0.426    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y115        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.289    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.084    -0.480    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.410    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.567    -0.597    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.110    -0.323    ps2_kbd/pulse/released
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.834    ps2_kbd/pulse/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.052    -0.445    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.313    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.063    -0.438    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.304    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X11Y117        LUT3 (Prop_lut3_I1_O)        0.042    -0.262 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.107    -0.411    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.170    -0.288    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.446    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.292    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.042    -0.250 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ps2_kbd/ps2/p_0_in__0[2]
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.107    -0.410    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.602    ps2_kbd/ps2/CLK
    SLICE_X11Y118        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.194    -0.267    ps2_kbd/ps2/ps2_clk_d
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X11Y116        FDPE (Hold_fdpe_C_D)         0.070    -0.433    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.168    -0.291    ps2_kbd/ps2/ps2_clk_s
    SLICE_X11Y117        LUT4 (Prop_lut4_I0_O)        0.045    -0.246 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.091    -0.413    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_extended_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.607%)  route 0.213ns (53.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_extended_reg/Q
                         net (fo=10, routed)          0.213    -0.244    ps2_kbd/ps2/hold_extended
    SLICE_X8Y110         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    ps2_kbd/ps2/p_0_in[7]
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.121    -0.377    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 2.826ns (52.836%)  route 2.523ns (47.164%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.494     3.886    vgc/rgb_reg1_reg[7]
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     4.010 r  vgc/rgb_reg1[11]_i_1/O
                         net (fo=1, routed)           0.472     4.482    rgb_next1[11]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.512     8.491    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[11]/C
                         clock pessimism              0.560     9.051    
                         clock uncertainty           -0.074     8.976    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.016     8.960    rgb_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -4.482    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.288ns (27.975%)  route 3.316ns (72.025%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.452 r  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          1.216     0.764    vgc/w_y[7]
    SLICE_X11Y99         LUT4 (Prop_lut4_I0_O)        0.152     0.916 f  vgc/v_count_next[9]_i_5/O
                         net (fo=2, routed)           0.574     1.489    vgc/v_count_next[9]_i_5_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.326     1.815 f  vgc/bit_addr_reg[2]_i_2/O
                         net (fo=12, routed)          1.040     2.856    vgc/video_on
    SLICE_X9Y100         LUT3 (Prop_lut3_I2_O)        0.354     3.210 r  vgc/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.486     3.696    vgc_n_44
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_R)       -0.726     8.246    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.368ns (25.559%)  route 3.984ns (74.441%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 r  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 f  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 f  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.980     4.320    pg1/cdr/rgb_reg_reg[10]
    SLICE_X8Y103         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  pg1/cdr/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.444    pg1_n_0
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.077     9.049    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.014ns (19.051%)  route 4.309ns (80.949%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 f  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 f  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 r  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 r  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I2_O)        0.124     4.415 r  vgc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     4.415    vgc_n_31
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.081     9.053    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  4.639    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.351ns  (logic 1.042ns (19.474%)  route 4.309ns (80.526%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.913     1.806    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.930 f  vgc/char_addr_reg[6]_i_2/O
                         net (fo=19, routed)          1.111     3.041    vgc/v_count_reg_reg[8]_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.124     3.165 f  vgc/rgb_reg[11]_i_4/O
                         net (fo=3, routed)           1.126     4.291    vgc/rgb_reg[11]_i_4_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I1_O)        0.152     4.443 r  vgc/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.443    vgc_n_30
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.118     9.090    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 pg1/cdr/addr_reg_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.826ns (54.926%)  route 2.319ns (45.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.673    -0.867    pg1/cdr/clk_out1
    RAMB18_X0Y40         RAMB18E1                                     r  pg1/cdr/addr_reg_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.587 r  pg1/cdr/addr_reg_reg/DOBDO[0]
                         net (fo=1, routed)           1.218     2.806    pg1/cdr/pg2/digit_word[0]
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.124     2.930 r  pg1/cdr/rgb_reg1[11]_i_4/O
                         net (fo=1, routed)           0.338     3.268    pg1/cdr/rgb_reg1[11]_i_4_n_0
    SLICE_X9Y100         LUT3 (Prop_lut3_I1_O)        0.124     3.392 r  pg1/cdr/rgb_reg1[11]_i_2/O
                         net (fo=4, routed)           0.763     4.155    vgc/rgb_reg1_reg[7]
    SLICE_X10Y98         LUT5 (Prop_lut5_I2_O)        0.124     4.279 r  vgc/rgb_reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     4.279    rgb_next1[7]
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.528     8.508    clk_100
    SLICE_X10Y98         FDRE                                         r  rgb_reg1_reg[7]/C
                         clock pessimism              0.480     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.081     8.995    rgb_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 vgc/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.368ns (27.028%)  route 3.693ns (72.972%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.632    -0.908    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDCE (Prop_fdce_C_Q)         0.518    -0.390 r  vgc/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          1.158     0.768    vgc/y[1]
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     0.892 r  vgc/char_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.614     1.507    vgc/char_addr_reg[6]_i_3_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I1_O)        0.124     1.631 f  vgc/bit_addr_reg[2]_i_10/O
                         net (fo=15, routed)          1.052     2.683    vgc/bit_addr_reg[2]_i_10_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I0_O)        0.150     2.833 r  vgc/bit_addr_reg[2]_i_8/O
                         net (fo=2, routed)           0.179     3.012    vgc/bit_addr_reg[2]_i_8_n_0
    SLICE_X6Y99          LUT6 (Prop_lut6_I0_O)        0.328     3.340 r  vgc/bit_addr_reg[2]_i_5/O
                         net (fo=3, routed)           0.689     4.029    vgc/h_count_reg_reg[9]_0
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.124     4.153 r  vgc/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.153    vgc_n_20
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         1.508     8.487    clk_100
    SLICE_X8Y103         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.560     9.047    
                         clock uncertainty           -0.074     8.972    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079     9.051    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  4.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/b_reg/Q
                         net (fo=1, routed)           0.118    -0.301    clock_and_calendar/bin_clk/b_reg_n_0
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X1Y94          FDRE                                         r  clock_and_calendar/bin_clk/c_reg/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070    -0.403    clock_and_calendar/bin_clk/c_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.231ns (41.038%)  route 0.332ns (58.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.169    -0.278    vgc/y[2]
    SLICE_X11Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 f  vgc/v_count_next[3]_i_2/O
                         net (fo=4, routed)           0.163    -0.070    vgc/v_count_next[3]_i_2_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.045    -0.025 r  vgc/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.025    vgc/v_sync_next
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y102        FDCE                                         r  vgc/v_sync_reg_reg/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X10Y102        FDCE (Hold_fdce_C_D)         0.120    -0.129    vgc/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/b_reg/Q
                         net (fo=1, routed)           0.172    -0.247    clock_and_calendar/cal/b
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/c_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.070    -0.416    clock_and_calendar/cal/c_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/bin_clk/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/bin_clk/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/bin_clk/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/bin_clk/a_reg_n_0
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/bin_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  clock_and_calendar/bin_clk/b_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.066    -0.420    clock_and_calendar/bin_clk/b_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clock_and_calendar/cal/a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_and_calendar/cal/b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  clock_and_calendar/cal/a_reg/Q
                         net (fo=1, routed)           0.174    -0.245    clock_and_calendar/cal/a
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    clock_and_calendar/cal/clk_out1
    SLICE_X0Y95          FDRE                                         r  clock_and_calendar/cal/b_reg/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.066    -0.420    clock_and_calendar/cal/b_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.271ns (42.118%)  route 0.372ns (57.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X11Y99         FDCE                                         r  vgc/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  vgc/v_count_reg_reg[6]/Q
                         net (fo=20, routed)          0.227    -0.233    vgc/w_y[6]
    SLICE_X10Y99         LUT6 (Prop_lut6_I2_O)        0.098    -0.135 r  vgc/rgb_reg1[10]_i_3/O
                         net (fo=1, routed)           0.145     0.010    vgc/rgb_reg1[10]_i_3_n_0
    SLICE_X10Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.055 r  vgc/rgb_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.055    rgb_next1[10]
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    clk_100
    SLICE_X10Y100        FDRE                                         r  rgb_reg1_reg[10]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.120    -0.129    rgb_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.599    -0.565    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.256    STOP_WATCH/bin_clk/ctr_1Hz[0]
    SLICE_X3Y102         LUT1 (Prop_lut1_I0_O)        0.045    -0.211 r  STOP_WATCH/bin_clk/ctr_1Hz[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    STOP_WATCH/bin_clk/ctr_1Hz_0[0]
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    STOP_WATCH/bin_clk/clk_out1
    SLICE_X3Y102         FDCE                                         r  STOP_WATCH/bin_clk/ctr_1Hz_reg[0]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.091    -0.400    STOP_WATCH/bin_clk/ctr_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgc/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  vgc/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.243    vgc/r_25MHz[0]
    SLICE_X10Y101        LUT2 (Prop_lut2_I0_O)        0.043    -0.200 r  vgc/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vgc/p_0_in[1]
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.841    -0.832    vgc/clk_out1
    SLICE_X10Y101        FDCE                                         r  vgc/r_25MHz_reg[1]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.074    -0.520    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.131    -0.389    vgc/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vgc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgc/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.415%)  route 0.469ns (71.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.576    -0.588    vgc/clk_out1
    SLICE_X9Y97          FDCE                                         r  vgc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  vgc/h_count_reg_reg[8]/Q
                         net (fo=48, routed)          0.469     0.021    vgc/w_x[8]
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.066 r  vgc/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.066    vgc/h_sync_next
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.872    -0.801    vgc/clk_out1
    SLICE_X3Y101         FDCE                                         r  vgc/h_sync_reg_reg/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.074    -0.218    
    SLICE_X3Y101         FDCE (Hold_fdce_C_D)         0.092    -0.126    vgc/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vgc/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.915%)  route 0.480ns (72.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.570    -0.594    vgc/clk_out1
    SLICE_X11Y101        FDCE                                         r  vgc/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  vgc/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.480     0.027    vgc/w_y[7]
    SLICE_X10Y99         LUT6 (Prop_lut6_I4_O)        0.045     0.072 r  vgc/rgb_reg1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.072    rgb_next1[6]
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout1_buf/O
                         net (fo=115, routed)         0.847    -0.826    clk_100
    SLICE_X10Y99         FDRE                                         r  rgb_reg1_reg[6]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120    -0.123    rgb_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.571ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.312ns (26.688%)  route 3.604ns (73.312%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          0.865     1.434    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.332     1.766 r  ps2_kbd/ps2/bit_cnt[3]_i_5/O
                         net (fo=1, routed)           0.615     2.381    ps2_kbd/ps2/bit_cnt[3]_i_5_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I1_O)        0.124     2.505 r  ps2_kbd/ps2/bit_cnt[3]_i_4/O
                         net (fo=1, routed)           0.634     3.139    ps2_kbd/ps2/bit_cnt[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  ps2_kbd/ps2/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.264     3.527    ps2_kbd/ps2/bit_cnt[3]_i_3_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     3.651 r  ps2_kbd/ps2/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.347     3.998    ps2_kbd/ps2/bit_cnt[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501    18.480    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[3]/C
                         clock pessimism              0.602    19.082    
                         clock uncertainty           -0.084    18.998    
    SLICE_X9Y116         FDRE (Setup_fdre_C_R)       -0.429    18.569    ps2_kbd/ps2/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                 14.571    

Slack (MET) :             14.668ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/shift_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.188ns (22.381%)  route 4.120ns (77.619%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.928     4.266    ps2_kbd/ps2/output_strobe
    SLICE_X8Y109         LUT6 (Prop_lut6_I3_O)        0.124     4.390 r  ps2_kbd/ps2/shift_flag_i_1/O
                         net (fo=1, routed)           0.000     4.390    ps2_kbd/ps2/shift_flag_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/ps2/shift_flag_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y109         FDRE (Setup_fdre_C_D)        0.079    19.058    ps2_kbd/ps2/shift_flag_reg
  -------------------------------------------------------------------
                         required time                         19.058    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                 14.668    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/released_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y110         FDSE (Setup_fdse_C_CE)      -0.169    18.810    ps2_kbd/ps2/released_reg
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.064ns (22.688%)  route 3.626ns (77.312%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.433     3.772    ps2_kbd/ps2/output_strobe
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.506    18.485    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.578    19.063    
                         clock uncertainty           -0.084    18.979    
    SLICE_X8Y110         FDRE (Setup_fdre_C_CE)      -0.169    18.810    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.189ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.064ns (23.442%)  route 3.475ns (76.558%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.282     3.621    ps2_kbd/ps2/output_strobe
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.505    18.484    ps2_kbd/ps2/CLK
    SLICE_X8Y111         FDRE                                         r  ps2_kbd/ps2/scancode_reg[0]/C
                         clock pessimism              0.578    19.062    
                         clock uncertainty           -0.084    18.978    
    SLICE_X8Y111         FDRE (Setup_fdre_C_CE)      -0.169    18.809    ps2_kbd/ps2/scancode_reg[0]
  -------------------------------------------------------------------
                         required time                         18.809    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                 15.189    

Slack (MET) :             15.285ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/hold_release_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.312ns (27.991%)  route 3.375ns (72.009%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 f  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 f  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 f  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 f  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          0.302     2.640    ps2_kbd/ps2/output_strobe
    SLICE_X9Y112         LUT2 (Prop_lut2_I0_O)        0.124     2.764 f  ps2_kbd/ps2/hold_extended_i_3/O
                         net (fo=2, routed)           0.881     3.645    ps2_kbd/ps2/hold_release0
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.124     3.769 r  ps2_kbd/ps2/hold_release_i_1/O
                         net (fo=1, routed)           0.000     3.769    ps2_kbd/ps2/hold_release_i_1_n_0
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.504    18.483    ps2_kbd/ps2/CLK
    SLICE_X8Y112         FDRE                                         r  ps2_kbd/ps2/hold_release_reg/C
                         clock pessimism              0.578    19.061    
                         clock uncertainty           -0.084    18.977    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)        0.077    19.054    ps2_kbd/ps2/hold_release_reg
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 15.285    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.064ns (24.611%)  route 3.259ns (75.389%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -0.918    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  ps2_kbd/ps2/bit_cnt_reg[0]/Q
                         net (fo=5, routed)           0.879     0.417    ps2_kbd/ps2/bit_cnt_reg[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.152     0.569 r  ps2_kbd/ps2/scancode[7]_i_4/O
                         net (fo=10, routed)          1.027     1.596    ps2_kbd/ps2/scancode[7]_i_4_n_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I5_O)        0.332     1.928 r  ps2_kbd/ps2/scancode[7]_i_3/O
                         net (fo=1, routed)           0.286     2.214    ps2_kbd/ps2/scancode[7]_i_3_n_0
    SLICE_X8Y113         LUT4 (Prop_lut4_I0_O)        0.124     2.338 r  ps2_kbd/ps2/scancode[7]_i_1/O
                         net (fo=11, routed)          1.067     3.405    ps2_kbd/ps2/output_strobe
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    15.249 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    16.888    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          1.583    18.562    ps2_kbd/ps2/CLK
    SLICE_X5Y112         FDRE                                         r  ps2_kbd/ps2/scancode_reg[5]/C
                         clock pessimism              0.560    19.122    
                         clock uncertainty           -0.084    19.038    
    SLICE_X5Y112         FDRE (Setup_fdre_C_CE)      -0.205    18.833    ps2_kbd/ps2/scancode_reg[5]
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                 15.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/Q
                         net (fo=2, routed)           0.068    -0.405    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[3]
    SLICE_X11Y117        LUT4 (Prop_lut4_I2_O)        0.099    -0.306 r  ps2_kbd/ps2/FSM_onehot_st[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    ps2_kbd/ps2/FSM_onehot_st[0]_i_1_n_0
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDSE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[0]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X11Y117        FDSE (Hold_fdse_C_D)         0.092    -0.426    ps2_kbd/ps2/FSM_onehot_st_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.425%)  route 0.169ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X11Y115        FDPE                                         r  ps2_kbd/ps2/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.169    -0.289    ps2_kbd/ps2/ps2_data_s
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.084    -0.480    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.410    ps2_kbd/ps2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/released_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/pulse/B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.567    -0.597    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDSE                                         r  ps2_kbd/ps2/released_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDSE (Prop_fdse_C_Q)         0.164    -0.433 r  ps2_kbd/ps2/released_reg/Q
                         net (fo=1, routed)           0.110    -0.323    ps2_kbd/pulse/released
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.839    -0.834    ps2_kbd/pulse/CLK
    SLICE_X8Y109         FDRE                                         r  ps2_kbd/pulse/B_reg/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.052    -0.445    ps2_kbd/pulse/B_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[9]/Q
                         net (fo=1, routed)           0.145    -0.313    ps2_kbd/ps2/q_reg_n_0_[9]
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X8Y113         FDRE                                         r  ps2_kbd/ps2/q_reg[8]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.084    -0.501    
    SLICE_X8Y113         FDRE (Hold_fdre_C_D)         0.063    -0.438    ps2_kbd/ps2/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.563    -0.601    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/Q
                         net (fo=2, routed)           0.156    -0.304    ps2_kbd/ps2/FSM_onehot_st_reg_n_0_[2]
    SLICE_X11Y117        LUT3 (Prop_lut3_I1_O)        0.042    -0.262 r  ps2_kbd/ps2/FSM_onehot_st[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    ps2_kbd/ps2/FSM_onehot_st[3]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[3]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.107    -0.411    ps2_kbd/ps2/FSM_onehot_st_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.565    -0.599    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  ps2_kbd/ps2/q_reg[10]/Q
                         net (fo=1, routed)           0.170    -0.288    ps2_kbd/ps2/p_9_in
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.835    -0.838    ps2_kbd/ps2/CLK
    SLICE_X9Y114         FDRE                                         r  ps2_kbd/ps2/q_reg[9]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.084    -0.516    
    SLICE_X9Y114         FDRE (Hold_fdre_C_D)         0.070    -0.446    ps2_kbd/ps2/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.292    ps2_kbd/ps2/bit_cnt_reg[1]
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.042    -0.250 r  ps2_kbd/ps2/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ps2_kbd/ps2/p_0_in__0[2]
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X9Y116         FDRE                                         r  ps2_kbd/ps2/bit_cnt_reg[2]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X9Y116         FDRE (Hold_fdre_C_D)         0.107    -0.410    ps2_kbd/ps2/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.078%)  route 0.194ns (57.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.602    ps2_kbd/ps2/CLK
    SLICE_X11Y118        FDPE                                         r  ps2_kbd/ps2/ps2_clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDPE (Prop_fdpe_C_Q)         0.141    -0.461 r  ps2_kbd/ps2/ps2_clk_d_reg/Q
                         net (fo=5, routed)           0.194    -0.267    ps2_kbd/ps2/ps2_clk_d
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.840    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.084    -0.503    
    SLICE_X11Y116        FDPE (Hold_fdpe_C_D)         0.070    -0.433    ps2_kbd/ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.564    -0.600    ps2_kbd/ps2/CLK
    SLICE_X11Y116        FDPE                                         r  ps2_kbd/ps2/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  ps2_kbd/ps2/ps2_clk_s_reg/Q
                         net (fo=5, routed)           0.168    -0.291    ps2_kbd/ps2/ps2_clk_s
    SLICE_X11Y117        LUT4 (Prop_lut4_I0_O)        0.045    -0.246 r  ps2_kbd/ps2/FSM_onehot_st[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    ps2_kbd/ps2/FSM_onehot_st[2]_i_1_n_0
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.841    ps2_kbd/ps2/CLK
    SLICE_X11Y117        FDRE                                         r  ps2_kbd/ps2/FSM_onehot_st_reg[2]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.084    -0.504    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.091    -0.413    ps2_kbd/ps2/FSM_onehot_st_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ps2_kbd/ps2/hold_extended_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_kbd/ps2/scancode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.607%)  route 0.213ns (53.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.566    -0.598    ps2_kbd/ps2/CLK
    SLICE_X9Y112         FDRE                                         r  ps2_kbd/ps2/hold_extended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ps2_kbd/ps2/hold_extended_reg/Q
                         net (fo=10, routed)          0.213    -0.244    ps2_kbd/ps2/hold_extended
    SLICE_X8Y110         LUT5 (Prop_lut5_I2_O)        0.045    -0.199 r  ps2_kbd/ps2/scancode[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    ps2_kbd/ps2/p_0_in[7]
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clockmaking/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockmaking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clockmaking/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clockmaking/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clockmaking/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clockmaking/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.835    ps2_kbd/ps2/CLK
    SLICE_X8Y110         FDRE                                         r  ps2_kbd/ps2/scancode_reg[7]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.084    -0.498    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.121    -0.377    ps2_kbd/ps2/scancode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.177    





