$version Generated by VerilatedVcd $end
$date Tue Dec 19 15:35:00 2023
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 % A $end
  $var wire  1 & B $end
  $var wire  1 ' Z $end
  $var wire  1 # clk $end
  $var wire  3 ( estado_depurado [2:0] $end
  $var wire  1 $ rst $end
  $scope module mef $end
   $var wire  1 % A $end
   $var wire  3 , A0 [2:0] $end
   $var wire  3 - A1 [2:0] $end
   $var wire  1 & B $end
   $var wire  3 + INIT [2:0] $end
   $var wire  3 . OK0 [2:0] $end
   $var wire  3 / OK1 [2:0] $end
   $var wire  1 ' Z $end
   $var wire  1 # clk $end
   $var wire  3 ) estado [2:0] $end
   $var wire  3 ( estado_depurado [2:0] $end
   $var wire  3 * estado_siguiente [2:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
ÿ&
0'
b001 (
b001 )
b011 *
b000 +
b001 ,
b010 -
b011 .
b100 /
#1
ÿ%
0&
b000 (
b000 )
b000 *
#2
ÿ&
#3
0%
0&
#4
ÿ&
b001 (
b001 )
b011 *
#5
ÿ%
0&
b000 (
b000 )
b000 *
#6
ÿ&
#7
0%
0&
#8
ÿ&
b001 (
b001 )
b011 *
#9
ÿ%
0&
b000 (
b000 )
b000 *
#10
ÿ&
#11
0%
0&
#12
ÿ&
b001 (
b001 )
b011 *
#13
ÿ%
0&
b000 (
b000 )
b000 *
#14
ÿ&
#15
0%
0&
#16
ÿ&
b001 (
b001 )
b011 *
#17
ÿ%
0&
b000 (
b000 )
b000 *
#18
ÿ&
#19
0%
0&
