{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1408961458170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IF EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"IF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1408961458185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408961458219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1408961458219 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1408961458323 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1408961458333 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1408961459466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1408961459466 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 2227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408961459470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 2228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408961459470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 2229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1408961459470 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1408961459470 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1408961459479 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "202 202 " "No exact pin location assignment(s) for 202 pins of 202 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[0\] " "Pin mem_addr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[1\] " "Pin mem_addr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[2\] " "Pin mem_addr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[3\] " "Pin mem_addr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[4\] " "Pin mem_addr\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[5\] " "Pin mem_addr\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[6\] " "Pin mem_addr\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[7\] " "Pin mem_addr\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[8\] " "Pin mem_addr\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[9\] " "Pin mem_addr\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[10\] " "Pin mem_addr\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[11\] " "Pin mem_addr\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[12\] " "Pin mem_addr\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[13\] " "Pin mem_addr\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[14\] " "Pin mem_addr\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[15\] " "Pin mem_addr\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[16\] " "Pin mem_addr\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[17\] " "Pin mem_addr\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[18\] " "Pin mem_addr\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[19\] " "Pin mem_addr\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[20\] " "Pin mem_addr\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[21\] " "Pin mem_addr\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[22\] " "Pin mem_addr\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[23\] " "Pin mem_addr\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[24\] " "Pin mem_addr\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[25\] " "Pin mem_addr\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[26\] " "Pin mem_addr\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[27\] " "Pin mem_addr\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[28\] " "Pin mem_addr\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[29\] " "Pin mem_addr\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[30\] " "Pin mem_addr\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[31\] " "Pin mem_addr\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_addr[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 26 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[0\] " "Pin mem_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[1\] " "Pin mem_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[2\] " "Pin mem_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[3\] " "Pin mem_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[4\] " "Pin mem_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[5\] " "Pin mem_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[6\] " "Pin mem_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[7\] " "Pin mem_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[8\] " "Pin mem_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[9\] " "Pin mem_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[10\] " "Pin mem_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[11\] " "Pin mem_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[12\] " "Pin mem_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[13\] " "Pin mem_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[14\] " "Pin mem_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[15\] " "Pin mem_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[16\] " "Pin mem_data\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[17\] " "Pin mem_data\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[18\] " "Pin mem_data\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[19\] " "Pin mem_data\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[20\] " "Pin mem_data\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[21\] " "Pin mem_data\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[22\] " "Pin mem_data\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[23\] " "Pin mem_data\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[24\] " "Pin mem_data\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[25\] " "Pin mem_data\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[26\] " "Pin mem_data\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[27\] " "Pin mem_data\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[28\] " "Pin mem_data\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[29\] " "Pin mem_data\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[30\] " "Pin mem_data\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_data\[31\] " "Pin mem_data\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[0\] " "Pin ir_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[1\] " "Pin ir_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[2\] " "Pin ir_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[3\] " "Pin ir_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[4\] " "Pin ir_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[5\] " "Pin ir_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[6\] " "Pin ir_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[7\] " "Pin ir_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[8\] " "Pin ir_out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[9\] " "Pin ir_out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[10\] " "Pin ir_out\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[11\] " "Pin ir_out\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[12\] " "Pin ir_out\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[13\] " "Pin ir_out\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[14\] " "Pin ir_out\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[15\] " "Pin ir_out\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[16\] " "Pin ir_out\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[17\] " "Pin ir_out\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[18\] " "Pin ir_out\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[19\] " "Pin ir_out\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[20\] " "Pin ir_out\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[21\] " "Pin ir_out\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[22\] " "Pin ir_out\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[23\] " "Pin ir_out\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[24\] " "Pin ir_out\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[25\] " "Pin ir_out\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[26\] " "Pin ir_out\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[27\] " "Pin ir_out\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[28\] " "Pin ir_out\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[29\] " "Pin ir_out\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[30\] " "Pin ir_out\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_out\[31\] " "Pin ir_out\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ir_out[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[0\] " "Pin pc_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[1\] " "Pin pc_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[2\] " "Pin pc_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[3\] " "Pin pc_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[4\] " "Pin pc_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[5\] " "Pin pc_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[6\] " "Pin pc_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[7\] " "Pin pc_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[8\] " "Pin pc_out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[9\] " "Pin pc_out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[10\] " "Pin pc_out\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[11\] " "Pin pc_out\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[12\] " "Pin pc_out\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[13\] " "Pin pc_out\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[14\] " "Pin pc_out\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[15\] " "Pin pc_out\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[16\] " "Pin pc_out\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[17\] " "Pin pc_out\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[18\] " "Pin pc_out\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[19\] " "Pin pc_out\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[20\] " "Pin pc_out\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[21\] " "Pin pc_out\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[22\] " "Pin pc_out\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[23\] " "Pin pc_out\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[24\] " "Pin pc_out\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[25\] " "Pin pc_out\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[26\] " "Pin pc_out\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[27\] " "Pin pc_out\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[28\] " "Pin pc_out\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[29\] " "Pin pc_out\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[30\] " "Pin pc_out\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[31\] " "Pin pc_out\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_out[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_read " "Pin mem_read not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_read } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 29 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wait_mem " "Pin wait_mem not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wait_mem } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 30 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wait_mem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "req " "Pin req not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { req } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 32 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[0\] " "Pin jmp_addr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "brnch " "Pin brnch not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { brnch } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 23 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { brnch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stall " "Pin stall not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stall } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stall } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_mod " "Pin pc_mod not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_mod } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 35 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_mod } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stop " "Pin stop not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { stop } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[1\] " "Pin jmp_addr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[2\] " "Pin jmp_addr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[3\] " "Pin jmp_addr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[4\] " "Pin jmp_addr\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[5\] " "Pin jmp_addr\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[6\] " "Pin jmp_addr\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[7\] " "Pin jmp_addr\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[8\] " "Pin jmp_addr\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[9\] " "Pin jmp_addr\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[10\] " "Pin jmp_addr\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[11\] " "Pin jmp_addr\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[12\] " "Pin jmp_addr\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[13\] " "Pin jmp_addr\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[14\] " "Pin jmp_addr\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[15\] " "Pin jmp_addr\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[16\] " "Pin jmp_addr\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[17\] " "Pin jmp_addr\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[18\] " "Pin jmp_addr\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[19\] " "Pin jmp_addr\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[20\] " "Pin jmp_addr\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[21\] " "Pin jmp_addr\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[22\] " "Pin jmp_addr\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[23\] " "Pin jmp_addr\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[24\] " "Pin jmp_addr\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[25\] " "Pin jmp_addr\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[26\] " "Pin jmp_addr\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[27\] " "Pin jmp_addr\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[28\] " "Pin jmp_addr\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[29\] " "Pin jmp_addr\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[30\] " "Pin jmp_addr\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_addr\[31\] " "Pin jmp_addr\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { jmp_addr[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jmp_addr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ack " "Pin ack not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ack } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 33 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1408961459704 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1408961459704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IF.sdc " "Synopsys Design Constraints File file not found: 'IF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1408961459958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1408961459958 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1408961459975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408961460080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN T3 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|req~0 " "Destination node cache:instr_cache\|req~0" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 46 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|req~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[0\]~0 " "Destination node cache:instr_cache\|data_out_reg\[0\]~0" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|cpu_rd_reg~1 " "Destination node cache:instr_cache\|cpu_rd_reg~1" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 96 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|cpu_rd_reg~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[1\]~1 " "Destination node cache:instr_cache\|data_out_reg\[1\]~1" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1545 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[2\]~2 " "Destination node cache:instr_cache\|data_out_reg\[2\]~2" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[3\]~3 " "Destination node cache:instr_cache\|data_out_reg\[3\]~3" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[4\]~4 " "Destination node cache:instr_cache\|data_out_reg\[4\]~4" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[5\]~5 " "Destination node cache:instr_cache\|data_out_reg\[5\]~5" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[5]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1553 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[6\]~6 " "Destination node cache:instr_cache\|data_out_reg\[6\]~6" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[6]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1555 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cache:instr_cache\|data_out_reg\[7\]~7 " "Destination node cache:instr_cache\|data_out_reg\[7\]~7" {  } { { "../../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 112 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cache:instr_cache|data_out_reg[7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 1557 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1408961460080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1408961460080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1408961460080 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 15 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1408961460080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1408961460281 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408961460283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1408961460284 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408961460286 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1408961460289 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1408961460291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1408961460291 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1408961460293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1408961460295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1408961460298 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1408961460298 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "200 unused 3.3V 69 99 32 " "Number of I/O pins in group: 200 (unused VREF, 3.3V VCCIO, 69 input, 99 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1408961460302 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1408961460302 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1408961460302 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 83 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  83 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1408961460304 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1408961460304 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1408961460304 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408961460497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1408961463951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408961464447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1408961464463 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1408961469463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408961469463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1408961469681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1408961472255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1408961472255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408961474037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1408961474040 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1408961474040 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1408961474107 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408961474114 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "131 " "Found 131 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[0\] 0 " "Pin \"mem_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[1\] 0 " "Pin \"mem_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[2\] 0 " "Pin \"mem_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[3\] 0 " "Pin \"mem_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[4\] 0 " "Pin \"mem_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[5\] 0 " "Pin \"mem_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[6\] 0 " "Pin \"mem_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[7\] 0 " "Pin \"mem_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[8\] 0 " "Pin \"mem_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[9\] 0 " "Pin \"mem_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[10\] 0 " "Pin \"mem_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[11\] 0 " "Pin \"mem_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[12\] 0 " "Pin \"mem_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[13\] 0 " "Pin \"mem_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[14\] 0 " "Pin \"mem_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[15\] 0 " "Pin \"mem_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[16\] 0 " "Pin \"mem_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[17\] 0 " "Pin \"mem_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[18\] 0 " "Pin \"mem_addr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[19\] 0 " "Pin \"mem_addr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[20\] 0 " "Pin \"mem_addr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[21\] 0 " "Pin \"mem_addr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[22\] 0 " "Pin \"mem_addr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[23\] 0 " "Pin \"mem_addr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[24\] 0 " "Pin \"mem_addr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[25\] 0 " "Pin \"mem_addr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[26\] 0 " "Pin \"mem_addr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[27\] 0 " "Pin \"mem_addr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[28\] 0 " "Pin \"mem_addr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[29\] 0 " "Pin \"mem_addr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[30\] 0 " "Pin \"mem_addr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_addr\[31\] 0 " "Pin \"mem_addr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[0\] 0 " "Pin \"mem_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[1\] 0 " "Pin \"mem_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[2\] 0 " "Pin \"mem_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[3\] 0 " "Pin \"mem_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[4\] 0 " "Pin \"mem_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[5\] 0 " "Pin \"mem_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[6\] 0 " "Pin \"mem_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[7\] 0 " "Pin \"mem_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[8\] 0 " "Pin \"mem_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[9\] 0 " "Pin \"mem_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[10\] 0 " "Pin \"mem_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[11\] 0 " "Pin \"mem_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[12\] 0 " "Pin \"mem_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[13\] 0 " "Pin \"mem_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[14\] 0 " "Pin \"mem_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[15\] 0 " "Pin \"mem_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[16\] 0 " "Pin \"mem_data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[17\] 0 " "Pin \"mem_data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[18\] 0 " "Pin \"mem_data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[19\] 0 " "Pin \"mem_data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[20\] 0 " "Pin \"mem_data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[21\] 0 " "Pin \"mem_data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[22\] 0 " "Pin \"mem_data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[23\] 0 " "Pin \"mem_data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[24\] 0 " "Pin \"mem_data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[25\] 0 " "Pin \"mem_data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[26\] 0 " "Pin \"mem_data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[27\] 0 " "Pin \"mem_data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[28\] 0 " "Pin \"mem_data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[29\] 0 " "Pin \"mem_data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[30\] 0 " "Pin \"mem_data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_data\[31\] 0 " "Pin \"mem_data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[0\] 0 " "Pin \"ir_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[1\] 0 " "Pin \"ir_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[2\] 0 " "Pin \"ir_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[3\] 0 " "Pin \"ir_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[4\] 0 " "Pin \"ir_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[5\] 0 " "Pin \"ir_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[6\] 0 " "Pin \"ir_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[7\] 0 " "Pin \"ir_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[8\] 0 " "Pin \"ir_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[9\] 0 " "Pin \"ir_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[10\] 0 " "Pin \"ir_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[11\] 0 " "Pin \"ir_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[12\] 0 " "Pin \"ir_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[13\] 0 " "Pin \"ir_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[14\] 0 " "Pin \"ir_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[15\] 0 " "Pin \"ir_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[16\] 0 " "Pin \"ir_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[17\] 0 " "Pin \"ir_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[18\] 0 " "Pin \"ir_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[19\] 0 " "Pin \"ir_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[20\] 0 " "Pin \"ir_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[21\] 0 " "Pin \"ir_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[22\] 0 " "Pin \"ir_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[23\] 0 " "Pin \"ir_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[24\] 0 " "Pin \"ir_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[25\] 0 " "Pin \"ir_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[26\] 0 " "Pin \"ir_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[27\] 0 " "Pin \"ir_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[28\] 0 " "Pin \"ir_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[29\] 0 " "Pin \"ir_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[30\] 0 " "Pin \"ir_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[31\] 0 " "Pin \"ir_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[0\] 0 " "Pin \"pc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[1\] 0 " "Pin \"pc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[2\] 0 " "Pin \"pc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[3\] 0 " "Pin \"pc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[4\] 0 " "Pin \"pc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[5\] 0 " "Pin \"pc_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[6\] 0 " "Pin \"pc_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[7\] 0 " "Pin \"pc_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[8\] 0 " "Pin \"pc_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[9\] 0 " "Pin \"pc_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[10\] 0 " "Pin \"pc_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[11\] 0 " "Pin \"pc_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[12\] 0 " "Pin \"pc_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[13\] 0 " "Pin \"pc_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[14\] 0 " "Pin \"pc_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[15\] 0 " "Pin \"pc_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[16\] 0 " "Pin \"pc_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[17\] 0 " "Pin \"pc_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[18\] 0 " "Pin \"pc_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[19\] 0 " "Pin \"pc_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[20\] 0 " "Pin \"pc_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[21\] 0 " "Pin \"pc_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[22\] 0 " "Pin \"pc_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[23\] 0 " "Pin \"pc_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[24\] 0 " "Pin \"pc_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[25\] 0 " "Pin \"pc_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[26\] 0 " "Pin \"pc_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[27\] 0 " "Pin \"pc_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[28\] 0 " "Pin \"pc_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[29\] 0 " "Pin \"pc_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[30\] 0 " "Pin \"pc_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[31\] 0 " "Pin \"pc_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mem_read 0 " "Pin \"mem_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wait_mem 0 " "Pin \"wait_mem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "req 0 " "Pin \"req\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1408961474143 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1408961474143 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408961474692 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1408961474773 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1408961475326 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1408961476042 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1408961476064 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[0\] a permanently disabled " "Pin mem_data\[0\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[0] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[1\] a permanently disabled " "Pin mem_data\[1\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[1] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[2\] a permanently disabled " "Pin mem_data\[2\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[2] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[3\] a permanently disabled " "Pin mem_data\[3\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[3] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[4\] a permanently disabled " "Pin mem_data\[4\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[4] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[5\] a permanently disabled " "Pin mem_data\[5\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[5] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[6\] a permanently disabled " "Pin mem_data\[6\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[6] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[7\] a permanently disabled " "Pin mem_data\[7\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[7] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[8\] a permanently disabled " "Pin mem_data\[8\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[8] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[9\] a permanently disabled " "Pin mem_data\[9\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[9] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[10\] a permanently disabled " "Pin mem_data\[10\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[10] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[11\] a permanently disabled " "Pin mem_data\[11\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[11] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[12\] a permanently disabled " "Pin mem_data\[12\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[12] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[13\] a permanently disabled " "Pin mem_data\[13\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[13] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[14\] a permanently disabled " "Pin mem_data\[14\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[14] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[15\] a permanently disabled " "Pin mem_data\[15\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[15] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[16\] a permanently disabled " "Pin mem_data\[16\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[16] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[17\] a permanently disabled " "Pin mem_data\[17\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[17] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[18\] a permanently disabled " "Pin mem_data\[18\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[18] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[19\] a permanently disabled " "Pin mem_data\[19\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[19] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[20\] a permanently disabled " "Pin mem_data\[20\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[20] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[21\] a permanently disabled " "Pin mem_data\[21\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[21] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[22\] a permanently disabled " "Pin mem_data\[22\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[22] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[23\] a permanently disabled " "Pin mem_data\[23\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[23] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[24\] a permanently disabled " "Pin mem_data\[24\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[24] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[25\] a permanently disabled " "Pin mem_data\[25\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[25] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[26\] a permanently disabled " "Pin mem_data\[26\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[26] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[27\] a permanently disabled " "Pin mem_data\[27\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[27] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[28\] a permanently disabled " "Pin mem_data\[28\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[28] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[29\] a permanently disabled " "Pin mem_data\[29\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[29] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[30\] a permanently disabled " "Pin mem_data\[30\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[30] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mem_data\[31\] a permanently disabled " "Pin mem_data\[31\] has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mem_data[31] } } } { "if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 27 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1408961476358 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1408961476358 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1408961476362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/output_files/IF.fit.smsg " "Generated suppressed messages file D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/output_files/IF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1408961476615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408961477036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 12:11:17 2014 " "Processing ended: Mon Aug 25 12:11:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408961477036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408961477036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408961477036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1408961477036 ""}
