# C:/Users/user/Documents/CAD contest/test case/test4/test4_input.def
# Created by Glade release version 4.6.6 compiled on Jun 25 2017 06:59:31
# Run by user on host LHT at Wed Jun 28 21:20:22 2017

VERSION 5.7 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 3000.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 3000.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 3000000 3000000 ) ;

COMPONENTS 3 ;
  - B5_1 block5 + FIXED ( 10 30 ) N ;
  - B6_1 block6 + FIXED ( 20 30 ) N ;
  - B9_1 block9 + FIXED ( 200 300 ) N ;
END COMPONENTS

PINS 4 ;
  - VDD1 + NET VDD1 + DIRECTION INPUT + USE SIGNAL
    + LAYER METAL6 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 200000 500 ) N ;
  - VDD2 + NET VDD2 + DIRECTION INPUT + USE SIGNAL
    + LAYER METAL5 ( -500 -5000 ) ( 500 5000 ) + FIXED ( 500 500000 ) N ;
  - VDD4 + NET VDD4 + DIRECTION INPUT + USE SIGNAL
    + LAYER METAL5 ( -5000 -500 ) ( 5000 500 ) + FIXED ( 400000 500 ) N ;
  - VDD3 + NET VDD3 + DIRECTION INPUT + USE SIGNAL
    + LAYER METAL5 ( -500 -5000 ) ( 500 5000 ) + FIXED ( 500 1000000 ) N ;
END PINS


SPECIALNETS 5 ;
- VDD1
  ( B1 VDD_A )
  + USE POWER ;
- VDD2
  ( B1 VDD_B )
  + USE POWER ;
- VDD4
  ( B7_3 VDD_A )
  ( B7_2 VDD_A )
  ( B7_1 VDD_A )
  + USE POWER ;
- VDD3
  ( B3 VDD_A )
  ( B2 VDD_A )
  + USE POWER ;
- VSS
  + USE GROUND ;
END SPECIALNETS

NETS 0 ;
END NETS

END DESIGN
