[I] ephysresynthesis (version Mar 12 2019 11:49:18) started at Fri Mar 15 16:08:59 2019
[I] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/ephysresynthesis -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/postbuf_resynth.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/postbuf_resynth.tcl
[I] User: dmitriev
[I] Host: mos018
[I] 
[I] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot ../snapshots/ar/detail_placement_part_2/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 151
[I]   Instances = 3444
[I]   Nets = 4167
[I]   Intrinsic nets = 241, don't touch nets = 470
[I]   Properties/values = 50/5634
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file ./ar.eplacer_detail_part_2.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] Setting register legalization data = register_legalization.data
[I] Setting all clocks ideal
[I] Setting effort level = HIGH
[I] Setting wire delay model = SPEF 
[I] Setting linear unbuffered wire delay model = false 
[I] Setting keep legalization mode: logical = true, register = true 
[I] Making output ports of sites etrimgate* intrinsic
[I] Changing port routability: 0 ports became routable, 28 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] Setting max register shifts: x=117000 y=117000
[I] Initializing logic cells functionality structures
[I] Merging LUT cell types: 104 into 9
[I] Initializing ecell map (231624 sites, 27 rsc types): 0 eCell, 2557 LUT/inv instances, max 3/1 insts/site
[I] Initializing rtbuf map (0 sites): 0 instances
[I] Initializing mnbuf map (0 sites): 0 instances
[I] Initializing erbuf map (576 sites)
[I] Mapping clock macro locations
[I] Property easic_IO_clock is not defined
[I] Property easic_set is not defined
[I] Found 'FP_GROUP' property in design
[I] Recognizing clock domains
[I] Found 0 low level clock nets
[I] Found 0 clock domains
[I] Check clock instances placement
[I] Motif matrix 72 x 18
[I] Done
[I] Number of edff locations to be disabled = 0
[I] Initializing edff map (77040 sites, 40-60 per group, 1 rsc types (1 group occ)): 0 eDff instances
[I] Technology distance scaling 1.000000, delay scaling 1.000000
[I] Initializing site groups:   231624 => 19253 (max=20)   0 => 0 (max=0)   0 => 0 (max=0)   576 => 15 (max=48)
[I]   Supported logical module number = 102, with defparams = 0
[I] Searching for mux21 modules: MUX21X2CRRVTIY (IY=B?A:D). Selected: MUX21X2CRRVTIY
[I] Saving timing report to WPO_before_legal.rpt
[I] Initializing router
[I]  Used new hie steiner 
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Saving constraint report to WPO_before_legal.all_viol.rpt
[I] Saving constraint report to WPO_before_legal.all_viol_verbose.rpt
[I] Slack distribution
[I] ******************************
[I]                Reg+log =       9537, reg =          0, log =       9537
[I]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] ******************************
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 12.77um, y = 18.56um
[I] Congestion detailed distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]   50        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   45        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   30        6   0.1%  99.9%        5   0.0% 100.0%        3   0.0% 100.0%
[I]   25       15   0.1%  99.9%       11   0.1% 100.0%       10   0.1% 100.0%
[I]   20       19   0.2%  99.7%       35   0.3%  99.8%       30   0.3%  99.9%
[I]   15       23   0.2%  99.6%       27   0.3%  99.5%       35   0.3%  99.6%
[I]   10       25   0.2%  99.3%       44   0.4%  99.3%       44   0.4%  99.3%
[I]    5    10346  99.1%  99.1%    10318  98.8%  98.8%    10318  98.8%  98.8%
[I] 
[I] Initial slew slack = -1.2752
[I] Saving snapshot WPO_before_legal.rdb
[I] Saving sdc file WPO_before_legal.sdc
[I] Initializing own timing graph: vertexes = 17033 (end points = 37), net adges = 7247, instance edges = 14582
[I] Initializing own timing graph: tags = 468 (used = 12), vertex events = 23648, vertex event edges = 82436 (unique = 82436, data_check = 0, invalid = 0)
[I] Initializing own timing graph: SIDs = 2212, SODs = 74 (+ invalid = 0)
[I] Unfixed 0 erbuf instances
[I] 
[I] START ITERATIVE WORST PATHS OPTIMIZATION wsl = 36.8316 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 36.298 um, total = 151253.766 um 
[I] 
[I] Stop optimization because target has been reached
[I] Memory used: 1.68 Gb
[I] Fixed 0 erbuf instances
[I] Saving constraint report to WPO_before_slew_opt_legal.all_viol.rpt
[I] Saving constraint report to WPO_before_slew_opt_legal.all_viol_verbose.rpt
[I] 
[I] START SLEW OPTIMIZATION wsl = 36.8316 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 36.298 um, total = 151253.766 um 
[I] 
[I] Started slew optimization. Min allowed slack is 0.000 ns. Max net length 100000.
[I]   Processed 0 nets. Optimized = 0, not optimized = 0.
[I] 
[I] FINISH SLEW OPTIMIZATION wsl = 36.8316 ns, tnsl = 0.0000 ns, vep = 0, avg wire length = 36.298 um, total = 151253.766 um 
[I] 
[I] Saving timing report to WPO_after_legal.rpt
[I] Saving constraint report to WPO_after_legal.all_viol.rpt
[I] Saving constraint report to WPO_after_legal.all_viol_verbose.rpt
[I] Slack distribution
[I] ******************************
[I]                Reg+log =       9537, reg =          0, log =       9537
[I]   Less  36.93: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I]   Less  37.03: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I]   Less  37.13: reg+log =   7.486631, reg =       -nan, log =   7.486631
[I]   Less  37.23: reg+log =  11.313830, reg =       -nan, log =  11.313830
[I]   Less  37.33: reg+log =  17.636574, reg =       -nan, log =  17.636574
[I]   Less  37.43: reg+log =  26.255638, reg =       -nan, log =  26.255638
[I]   Less  37.53: reg+log =  36.195869, reg =       -nan, log =  36.195869
[I]   Less  37.63: reg+log =  46.503094, reg =       -nan, log =  46.503094
[I]   Less  37.73: reg+log =  55.426235, reg =       -nan, log =  55.426235
[I]   Less  37.83: reg+log =  63.300831, reg =       -nan, log =  63.300831
[I]   Less  37.93: reg+log =  70.451920, reg =       -nan, log =  70.451920
[I]   Less  38.03: reg+log =  76.030197, reg =       -nan, log =  76.030197
[I]   Less  38.13: reg+log =  79.972740, reg =       -nan, log =  79.972740
[I]   Less  38.23: reg+log =  83.370033, reg =       -nan, log =  83.370033
[I]   Less  38.33: reg+log =  86.400337, reg =       -nan, log =  86.400337
[I]   Less  38.43: reg+log =  89.147530, reg =       -nan, log =  89.147530
[I]   Less  38.53: reg+log =  91.747925, reg =       -nan, log =  91.747925
[I]   Less  38.63: reg+log =  94.023277, reg =       -nan, log =  94.023277
[I]   Less  38.73: reg+log =  95.784836, reg =       -nan, log =  95.784836
[I]   Less  38.83: reg+log =  97.336693, reg =       -nan, log =  97.336693
[I]   Less  38.93: reg+log =  98.322327, reg =       -nan, log =  98.322327
[I]   Less  39.03: reg+log =  98.951454, reg =       -nan, log =  98.951454
[I]   Less  39.13: reg+log =  99.234566, reg =       -nan, log =  99.234566
[I]   Less  39.23: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I]   Less  39.33: reg+log =  99.727379, reg =       -nan, log =  99.727379
[I]   Less  39.43: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I]   Less  39.53: reg+log =  99.884659, reg =       -nan, log =  99.884659
[I]   Less  39.63: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] ******************************
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 12.77um, y = 18.56um
[I] Congestion detailed distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]   50        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   45        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   35        4   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   30        6   0.1%  99.9%        5   0.0% 100.0%        3   0.0% 100.0%
[I]   25       15   0.1%  99.9%       11   0.1% 100.0%       10   0.1% 100.0%
[I]   20       19   0.2%  99.7%       35   0.3%  99.8%       30   0.3%  99.9%
[I]   15       23   0.2%  99.6%       27   0.3%  99.5%       35   0.3%  99.6%
[I]   10       25   0.2%  99.3%       44   0.4%  99.3%       44   0.4%  99.3%
[I]    5    10346  99.1%  99.1%    10318  98.8%  98.8%    10318  98.8%  98.8%
[I] 
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 12.77um, y = 18.56um
[I] Congestion distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] 
[I] Clearing max register shifts
[I] Number of pins having slew slack less than -1.7752 is 0
[I] Restoring wire delay model = UNBUFFERED 
[I] Restoring linear unbuffered wire delay model = true 
[I] Restoring keep legalization mode: logical = false, register = false 
[I] Restoring default module port routability
[I] Changing port routability: 28 ports became routable, 0 ports became not routable, 0 nets became routable, 0 nets became not routable
[I] Saving clone guide file ../snapshots/ar/postbuf_resynth/dn_clone_guide.tcl
[I] Saving snapshot ../snapshots/ar/postbuf_resynth/layout.rdb
[I] Saving verilog file ar.postbuf_resynthesis.v
[I] Saving sdc file ar.postbuf_resynthesis.sdc
[I] ephysresynthesis (version Mar 12 2019 11:49:18) finished at Fri Mar 15 16:09:15 2019
	
