#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563c40f88020 .scope module, "regTB" "regTB" 2 1;
 .timescale -9 -12;
v0x563c40fb3b50_0 .var "clk", 0 0;
v0x563c40fb3c10_0 .net "rdData1", 31 0, L_0x563c40fb44d0;  1 drivers
v0x563c40fb3ce0_0 .net "rdData2", 31 0, L_0x563c40fb4840;  1 drivers
v0x563c40fb3de0_0 .var "rdReg1", 4 0;
v0x563c40fb3eb0_0 .var "rdReg2", 4 0;
v0x563c40fb3f50_0 .var "rst_", 0 0;
v0x563c40fb4020_0 .var "wrtData", 31 0;
v0x563c40fb40f0_0 .var "wrtEn", 0 0;
v0x563c40fb41c0_0 .var "wrtReg", 4 0;
S_0x563c40f5ddc0 .scope module, "DUT" "registers" 2 8, 3 3 0, S_0x563c40f88020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_";
    .port_info 2 /INPUT 1 "wrtEn";
    .port_info 3 /INPUT 5 "rdReg1";
    .port_info 4 /INPUT 5 "rdReg2";
    .port_info 5 /INPUT 5 "wrtReg";
    .port_info 6 /INPUT 32 "wrtData";
    .port_info 7 /OUTPUT 32 "rdData1";
    .port_info 8 /OUTPUT 32 "rdData2";
L_0x563c40fb44d0 .functor BUFZ 32, L_0x563c40fb4290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563c40fb4840 .functor BUFZ 32, L_0x563c40fb45e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563c40fb2c60_0 .net *"_ivl_0", 31 0, L_0x563c40fb4290;  1 drivers
v0x563c40fb2d60_0 .net *"_ivl_10", 6 0, L_0x563c40fb4680;  1 drivers
L_0x7ff15666f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c40fb2e40_0 .net *"_ivl_13", 1 0, L_0x7ff15666f060;  1 drivers
v0x563c40fb2f00_0 .net *"_ivl_2", 6 0, L_0x563c40fb4390;  1 drivers
L_0x7ff15666f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c40fb2fe0_0 .net *"_ivl_5", 1 0, L_0x7ff15666f018;  1 drivers
v0x563c40fb3110_0 .net *"_ivl_8", 31 0, L_0x563c40fb45e0;  1 drivers
v0x563c40fb31f0_0 .net "clk", 0 0, v0x563c40fb3b50_0;  1 drivers
v0x563c40fb32b0_0 .net "rdData1", 31 0, L_0x563c40fb44d0;  alias, 1 drivers
v0x563c40fb3390_0 .net "rdData2", 31 0, L_0x563c40fb4840;  alias, 1 drivers
v0x563c40fb3470_0 .net "rdReg1", 4 0, v0x563c40fb3de0_0;  1 drivers
v0x563c40fb3550_0 .net "rdReg2", 4 0, v0x563c40fb3eb0_0;  1 drivers
v0x563c40fb3630 .array "regFile", 0 31, 31 0;
v0x563c40fb36f0_0 .net "rst_", 0 0, v0x563c40fb3f50_0;  1 drivers
v0x563c40fb37b0_0 .net "wrtData", 31 0, v0x563c40fb4020_0;  1 drivers
v0x563c40fb3890_0 .net "wrtEn", 0 0, v0x563c40fb40f0_0;  1 drivers
v0x563c40fb3950_0 .net "wrtReg", 4 0, v0x563c40fb41c0_0;  1 drivers
E_0x563c40f9bc50 .event posedge, v0x563c40fb31f0_0;
L_0x563c40fb4290 .array/port v0x563c40fb3630, L_0x563c40fb4390;
L_0x563c40fb4390 .concat [ 5 2 0 0], v0x563c40fb3de0_0, L_0x7ff15666f018;
L_0x563c40fb45e0 .array/port v0x563c40fb3630, L_0x563c40fb4680;
L_0x563c40fb4680 .concat [ 5 2 0 0], v0x563c40fb3eb0_0, L_0x7ff15666f060;
S_0x563c40f9a2f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 16, 3 16 0, S_0x563c40f5ddc0;
 .timescale -9 -12;
v0x563c40f9a4d0_0 .var/i "i", 31 0;
    .scope S_0x563c40f5ddc0;
T_0 ;
    %wait E_0x563c40f9bc50;
    %load/vec4 v0x563c40fb36f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x563c40f9a2f0;
    %jmp t_0;
    .scope S_0x563c40f9a2f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c40f9a4d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x563c40f9a4d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x563c40f9a4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c40fb3630, 0, 4;
    %load/vec4 v0x563c40f9a4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563c40f9a4d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x563c40f5ddc0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563c40fb3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x563c40fb37b0_0;
    %load/vec4 v0x563c40fb3950_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x563c40fb3630, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563c40f88020;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c40fb3b50_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x563c40f88020;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x563c40fb3b50_0;
    %inv;
    %store/vec4 v0x563c40fb3b50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563c40f88020;
T_3 ;
    %vpi_call 2 15 "$dumpfile", "regTrace.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563c40f88020 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c40fb3f50_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c40fb3f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c40fb40f0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x563c40fb41c0_0, 0, 5;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x563c40fb4020_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c40fb40f0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x563c40fb41c0_0, 0, 5;
    %pushi/vec4 69, 0, 32;
    %store/vec4 v0x563c40fb4020_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c40fb40f0_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x563c40fb41c0_0, 0, 5;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x563c40fb4020_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c40fb40f0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x563c40fb41c0_0, 0, 5;
    %pushi/vec4 26505, 0, 32;
    %store/vec4 v0x563c40fb4020_0, 0, 32;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x563c40fb3de0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x563c40fb3eb0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./sim/regTB.v";
    "./rtl/registers.v";
