# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../i2c_slave.srcs/sources_1/new/start_stop_detector.sv" \
"../../../../i2c_slave.srcs/sources_1/new/tb_i2c_start_stop_detector.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
