#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  1 09:17:37 2025
# Process ID: 33212
# Current directory: D:/ZynqProject/SDK/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11628 D:\ZynqProject\SDK\axi_gpio\axi_gpio.xpr
# Log file: D:/ZynqProject/SDK/axi_gpio/vivado.log
# Journal file: D:/ZynqProject/SDK/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZynqProject/SDK/axi_gpio/axi_gpio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <axi_gpio> from BD file <D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd>
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
set_property location {1 112 -124} [get_bd_cells axi_gpio_0]
set_property location {1 107 -149} [get_bd_cells axi_gpio_0]
set_property location {1 35 -130} [get_bd_cells axi_gpio_0]
set_property location {1 40 -119} [get_bd_cells axi_gpio_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
set_property name AXI_GPIO_KEY [get_bd_intf_ports gpio_rtl_0]
validate_bd_design
generate_target all [get_files  D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
INFO: [BD 41-1662] The design 'axi_gpio.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\ZynqProject\SDK\axi_gpio\axi_gpio.srcs\sources_1\bd\axi_gpio\axi_gpio.bd> 
Wrote  : <D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ui/bd_7189275c.ui> 
VHDL Output written to : D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v
VHDL Output written to : D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/sim/axi_gpio.v
VHDL Output written to : D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hdl/axi_gpio_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_auto_pc_0/axi_gpio_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hw_handoff/axi_gpio.hwh
Generated Block Design Tcl file D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hw_handoff/axi_gpio_bd.tcl
Generated Hardware Definition File D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.684 ; gain = 72.520
catch { config_ip_cache -export [get_ips -all axi_gpio_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
launch_runs -jobs 8 {axi_gpio_processing_system7_0_0_synth_1 axi_gpio_axi_gpio_0_0_synth_1 axi_gpio_auto_pc_0_synth_1 axi_gpio_rst_ps7_0_50M_0_synth_1}
[Mon Dec  1 09:26:26 2025] Launched axi_gpio_processing_system7_0_0_synth_1, axi_gpio_axi_gpio_0_0_synth_1, axi_gpio_auto_pc_0_synth_1, axi_gpio_rst_ps7_0_50M_0_synth_1...
Run output will be captured here:
axi_gpio_processing_system7_0_0_synth_1: D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/axi_gpio_processing_system7_0_0_synth_1/runme.log
axi_gpio_axi_gpio_0_0_synth_1: D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/axi_gpio_axi_gpio_0_0_synth_1/runme.log
axi_gpio_auto_pc_0_synth_1: D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/axi_gpio_auto_pc_0_synth_1/runme.log
axi_gpio_rst_ps7_0_50M_0_synth_1: D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/axi_gpio_rst_ps7_0_50M_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -directory D:/ZynqProject/SDK/axi_gpio/axi_gpio.ip_user_files/sim_scripts -ip_user_files_dir D:/ZynqProject/SDK/axi_gpio/axi_gpio.ip_user_files -ipstatic_source_dir D:/ZynqProject/SDK/axi_gpio/axi_gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/modelsim} {questa=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/questa} {riviera=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/riviera} {activehdl=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -top
add_files -norecurse D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hdl/axi_gpio_wrapper.v
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-2
Top: axi_gpio_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1123.105 ; gain = 47.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_wrapper' [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hdl/axi_gpio_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio' [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_axi_gpio_0_0' [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_axi_gpio_0_0' (2#1) [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_processing_system7_0_0' [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_processing_system7_0_0' (3#1) [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_ps7_0_axi_periph_0' [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:309]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1GRF42F' [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:614]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_auto_pc_0' [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_auto_pc_0' (4#1) [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'axi_gpio_auto_pc_0' requires 59 connections, but only 57 given [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:849]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1GRF42F' (5#1) [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:614]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_ps7_0_axi_periph_0' (6#1) [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:309]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_rst_ps7_0_50M_0' [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_rst_ps7_0_50M_0' (7#1) [D:/ZynqProject/SDK/axi_gpio/.Xil/Vivado-33212-hanbao/realtime/axi_gpio_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'axi_gpio_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:300]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio' (8#1) [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/synth/axi_gpio.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_wrapper' (9#1) [D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hdl/axi_gpio_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1GRF42F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1GRF42F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design axi_gpio_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_gpio_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.414 ; gain = 90.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.414 ; gain = 90.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1165.414 ; gain = 90.094
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_axi_gpio_0_0/axi_gpio_axi_gpio_0_0.dcp' for cell 'axi_gpio_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_processing_system7_0_0/axi_gpio_processing_system7_0_0.dcp' for cell 'axi_gpio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_rst_ps7_0_50M_0/axi_gpio_rst_ps7_0_50M_0.dcp' for cell 'axi_gpio_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_auto_pc_0/axi_gpio_auto_pc_0.dcp' for cell 'axi_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_processing_system7_0_0/axi_gpio_processing_system7_0_0.xdc] for cell 'axi_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_processing_system7_0_0/axi_gpio_processing_system7_0_0.xdc] for cell 'axi_gpio_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_processing_system7_0_0/axi_gpio_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_gpio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_gpio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_axi_gpio_0_0/axi_gpio_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_axi_gpio_0_0/axi_gpio_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_i/axi_gpio_0/U0'
Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_axi_gpio_0_0/axi_gpio_axi_gpio_0_0.xdc] for cell 'axi_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_axi_gpio_0_0/axi_gpio_axi_gpio_0_0.xdc] for cell 'axi_gpio_i/axi_gpio_0/U0'
Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_rst_ps7_0_50M_0/axi_gpio_rst_ps7_0_50M_0_board.xdc] for cell 'axi_gpio_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_rst_ps7_0_50M_0/axi_gpio_rst_ps7_0_50M_0_board.xdc] for cell 'axi_gpio_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_rst_ps7_0_50M_0/axi_gpio_rst_ps7_0_50M_0.xdc] for cell 'axi_gpio_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ip/axi_gpio_rst_ps7_0_50M_0/axi_gpio_rst_ps7_0_50M_0.xdc] for cell 'axi_gpio_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1472.004 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1472.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.383 ; gain = 517.062
31 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.383 ; gain = 517.062
set_property IOSTANDARD LVCMOS33 [get_ports [list {AXI_GPIO_KEY_tri_io[0]}]]
place_ports {AXI_GPIO_KEY_tri_io[0]} V5
file mkdir D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new
close [ open D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new/AXIGPIO.xdc w ]
add_files -fileset constrs_1 D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new/AXIGPIO.xdc
set_property target_constrs_file D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new/AXIGPIO.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1596.406 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  1 09:31:57 2025] Launched synth_1...
Run output will be captured here: D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/synth_1/runme.log
[Mon Dec  1 09:31:57 2025] Launched impl_1...
Run output will be captured here: D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2030.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2030.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.242 ; gain = 524.836
file mkdir D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk
file copy -force D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/impl_1/axi_gpio_wrapper.sysdef D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk/axi_gpio_wrapper.hdf

launch_sdk -workspace D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk -hwspec D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk/axi_gpio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk -hwspec D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk/axi_gpio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 13:56:33 2025...
