<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>boolean_expression</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>0.148</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>Ex1/src/boolean_expression.cpp:1</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>0</FF>
            <LUT>10</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>a</name>
            <Object>a</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b</name>
            <Object>b</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c</name>
            <Object>c</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>e</name>
            <Object>e</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>g</name>
            <Object>g</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>f</name>
            <Object>f</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h</name>
            <Object>h</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_ap_vld</name>
            <Object>h</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="1">
            <ModuleName>boolean_expression</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>boolean_expression</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.148</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Ex1/src/boolean_expression.cpp:1</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>10</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="a" name="a" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="b" name="b" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="c" name="c" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="e" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="e" name="e" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="g" index="4" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="g" name="g" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="f" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="f" name="f" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="6" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="h" name="h" usage="data" direction="out"/>
                <hwRef type="port" interface="h_ap_vld" name="h_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="a" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="a">DATA</portMap>
            </portMaps>
            <ports>
                <port>a</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="b">DATA</portMap>
            </portMaps>
            <ports>
                <port>b</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="c">DATA</portMap>
            </portMaps>
            <ports>
                <port>c</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="e" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="e">DATA</portMap>
            </portMaps>
            <ports>
                <port>e</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="e"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="g" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="g">DATA</portMap>
            </portMaps>
            <ports>
                <port>g</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="g"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="f" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="f">DATA</portMap>
            </portMaps>
            <ports>
                <port>f</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="f"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="h">DATA</portMap>
            </portMaps>
            <ports>
                <port>h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="a">ap_none, in, 1</column>
                    <column name="b">ap_none, in, 1</column>
                    <column name="c">ap_none, in, 1</column>
                    <column name="e">ap_none, in, 1</column>
                    <column name="f">ap_none, in, 1</column>
                    <column name="g">ap_none, in, 1</column>
                    <column name="h">ap_vld, out, 1</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, bool</column>
                    <column name="b">in, bool</column>
                    <column name="c">in, bool</column>
                    <column name="e">in, bool</column>
                    <column name="g">in, bool</column>
                    <column name="f">in, bool</column>
                    <column name="h">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="a">a, port</column>
                    <column name="b">b, port</column>
                    <column name="c">c, port</column>
                    <column name="e">e, port</column>
                    <column name="g">g, port</column>
                    <column name="f">f, port</column>
                    <column name="h">h, port</column>
                    <column name="h">h_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:11" status="valid" parentFunction="boolean_expression" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:12" status="valid" parentFunction="boolean_expression" variable="a" isDirective="0" options="mode=ap_none port=a"/>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:13" status="valid" parentFunction="boolean_expression" variable="b" isDirective="0" options="mode=ap_none port=b"/>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:14" status="valid" parentFunction="boolean_expression" variable="c" isDirective="0" options="mode=ap_none port=c"/>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:15" status="valid" parentFunction="boolean_expression" variable="e" isDirective="0" options="mode=ap_none port=e"/>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:16" status="valid" parentFunction="boolean_expression" variable="g" isDirective="0" options="mode=ap_none port=g"/>
        <Pragma type="interface" location="Ex1/src/boolean_expression.cpp:17" status="valid" parentFunction="boolean_expression" variable="f" isDirective="0" options="mode=ap_none port=f"/>
    </PragmaReport>
</profile>

