                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Tue Dec 10 01:24:51 2024

Design Information
------------------

Command line:   map -i VGA_Controller_impl_1_syn.udb -pdc
     Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc -o
     VGA_Controller_impl_1_map.udb -mp VGA_Controller_impl_1.mrp -hierrpt -gui
     -msgset Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/promote.xml

Design Summary
--------------

   Number of slice registers: 369 out of  5280 (7%)
   Number of I/O registers:      4 out of   117 (3%)
   Number of LUT4s:           2740 out of  5280 (52%)
      Number of logic LUT4s:             2256
      Number of inserted feedthru LUT4s:  92
      Number of replicated LUT4s:          8
      Number of ripple logic:            192 (384 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 15
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 15 out of 36 (42%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             10 out of 30 (33%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net outglobal_o: 300 loads, 300 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net nesClk_c: 14 loads, 14 rising, 0 falling (Driver: Pin
     NESControllers.nesClk_c_I_0/Z)
      Net ref_clk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk_i)
   Number of Clock Enables:  13
      Net sound_pad.vcc: 30 loads, 0 SLICEs
      Net pattern_inst.myscore.mapped_xpos_2__N_727: 2 loads, 2 SLICEs
      Net rows_0__N_91: 6 loads, 6 SLICEs
      Net scoring_inst.score1_1_0__N_614: 4 loads, 4 SLICEs
      Net scoring_inst.score2_5_0__N_722: 4 loads, 4 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net scoring_inst.score1_3_0__N_638: 4 loads, 4 SLICEs
      Net scoring_inst.score1_2_0__N_626: 4 loads, 4 SLICEs
      Net scoring_inst.score1_4_0__N_650: 4 loads, 4 SLICEs
      Net scoring_inst.score2_4_0__N_710: 4 loads, 4 SLICEs
      Net scoring_inst.score2_3_0__N_698: 4 loads, 4 SLICEs
      Net scoring_inst.score2_2_0__N_686: 4 loads, 4 SLICEs
      Net scoring_inst.score2_1_0__N_674: 4 loads, 4 SLICEs
      Net scoring_inst.score1_5_0__N_662: 4 loads, 4 SLICEs
   Number of LSRs:  22
      Net pixel_x[9]: 2 loads, 2 SLICEs
      Net rgb_c_0_N_744: 6 loads, 6 SLICEs
      Net pattern_inst.rom_arrow_4_0__N_114: 1 loads, 1 SLICEs
      Net pattern_inst.rom_arrow_3_0__N_111: 1 loads, 1 SLICEs
      Net pattern_inst.rom_arrow_2_0__N_108: 1 loads, 1 SLICEs
      Net pattern_inst.rom_arrow_1_0__N_105: 1 loads, 1 SLICEs
      Net columns_0__N_62: 6 loads, 6 SLICEs
      Net rows_0__N_92: 6 loads, 6 SLICEs
      Net fsm_inst.s[1]: 2 loads, 2 SLICEs
      Net fsm_inst.flag_1__N_42: 1 loads, 1 SLICEs
      Net vga_inst.valid_N_751: 1 loads, 1 SLICEs
      Net scoring_inst.score1_1_0__N_615: 4 loads, 4 SLICEs
      Net scoring_inst.score2_5_0__N_723: 4 loads, 4 SLICEs
      Net scoring_inst.score1_3_0__N_639: 4 loads, 4 SLICEs
      Net scoring_inst.score1_2_0__N_627: 4 loads, 4 SLICEs
      Net scoring_inst.score1_4_0__N_651: 4 loads, 4 SLICEs
      Net scoring_inst.score2_4_0__N_711: 4 loads, 4 SLICEs
      Net scoring_inst.score2_3_0__N_699: 4 loads, 4 SLICEs
      Net scoring_inst.score2_2_0__N_687: 4 loads, 4 SLICEs
      Net scoring_inst.score2_1_0__N_675: 4 loads, 4 SLICEs
      Net scoring_inst.score1_5_0__N_663: 4 loads, 4 SLICEs
      Net NESControllers.NEScount_0__N_490: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pixel_y[3]: 250 loads
      Net pixel_y[4]: 203 loads
      Net pixel_y[5]: 194 loads
      Net pixel_x[4]: 150 loads
      Net pixel_x[5]: 149 loads
      Net pixel_x[3]: 141 loads
      Net pixel_y[6]: 129 loads
      Net pixel_x[6]: 128 loads
      Net pixel_y[8]: 127 loads
      Net sound_pad.vcc: 127 loads




   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map:
     Z:/ES4/final_proj_git/RetroRhythm/VGA_Controller/pins.pdc (12) : No port
     matched 'start_pressed'.
WARNING <1027013> - map: No port matched 'start_pressed'.
WARNING <1014301> - map: Can't resolve object 'start_pressed' in constraint

                                    Page 2





Design Errors/Warnings (cont)
-----------------------------
     'ldc_set_location -site {18} [get_ports start_pressed]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {18}
     [get_ports start_pressed]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| data2               | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data1               | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_clk_i           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sound               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nesClk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| VSYNC               | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC               | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgb[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      ref_clk_i_c
  Output Clock(CoreA):                 PIN      pll_c
  Output Clock(GlobalA):               NODE     outglobal_o
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pattern_inst/myscore/player_disp_inst/mapped_xpos_2__I_0_3
         Type: EBR
Instance Name: pattern_inst/myscore/num9_disp_inst/mapped_xpos_2__I_0
         Type: EBR
Instance Name: pattern_inst/myscore/num8_disp_inst/mapped_xpos_2__I_0_11
         Type: EBR
Instance Name: pattern_inst/myscore/num6_disp_inst/mapped_xpos_2__I_0_10
         Type: EBR
Instance Name: pattern_inst/myscore/num5_disp_inst/mapped_xpos_2__I_0_9
         Type: EBR
Instance Name: pattern_inst/myscore/num4_disp_inst/mapped_xpos_2__I_0_8
         Type: EBR
Instance Name: pattern_inst/myscore/num3_disp_inst/mapped_xpos_2__I_0_7
         Type: EBR
Instance Name: pattern_inst/myscore/num2_disp_inst/mapped_xpos_2__I_0_6
         Type: EBR
Instance Name: pattern_inst/myscore/num1_disp_inst/mapped_xpos_2__I_0_5
         Type: EBR
Instance Name: pattern_inst/myscore/num0_disp_inst/mapped_xpos_2__I_0_4
         Type: EBR
Instance Name: vga_inst/HSYNC_c_I_0
         Type: IOLOGIC
Instance Name: vga_inst/VSYNC_c_I_0
         Type: IOLOGIC
Instance Name: NESControllers/data2_c_I_0
         Type: IOLOGIC
Instance Name: NESControllers/data1_c_I_0
         Type: IOLOGIC
Instance Name: pll_inst/lscc_pll_inst/u_PLL_B

                                    Page 4





ASIC Components (cont)
----------------------
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 17
   Total number of constraints dropped: 1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 93 MB












































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
