Fitter Retime Stage Report for cxltyp2_ed
Mon Nov  3 17:17:46 2025
Quartus Prime Version 24.3.0 Build 212 11/18/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Critical Chain Summary for Transfer from altera_reserved_tck to Top-level Output ports
  6. Critical Chain Summary for Clock Domain Top-level Input ports
  7. Critical Chain Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip
  8. Critical Chain Summary for Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk
  9. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 (Meets timing requirements: No further analysis performed.)
 10. Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk (Meets timing requirements: No further analysis performed.)
 11. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 (Meets timing requirements: No further analysis performed.)
 12. Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow (Meets timing requirements: No further analysis performed.)
 13. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
 14. Clock Domain altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
 15. Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk (Meets timing requirements: No further analysis performed.)
 16. Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
 17. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip (Meets timing requirements: No further analysis performed.)
 18. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip (Meets timing requirements: No further analysis performed.)
 19. Transfer from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
 20. Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
 21. Transfer from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
 22. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Reset Sequence Requirement                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Clock Name                                                                                                                                           ; Number of additional cycles ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk                                         ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk_1                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk_2                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                    ; 3                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_1                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_2                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0                                     ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_1                                     ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_2                                     ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_0                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_1                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_2                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_3                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_4                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_5                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_6                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_7                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_8                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_9                                        ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_10                                       ; 0                           ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_11                                       ; 0                           ;
; mem_dqs[0][0]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][1]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][2]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][3]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][4]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][5]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][6]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][7]_IN                                                                                                                                     ; 0                           ;
; mem_dqs[0][8]_IN                                                                                                                                     ; 0                           ;
; internal_clk                                                                                                                                         ; 0                           ;
; refclk0                                                                                                                                              ; 0                           ;
; refclk1                                                                                                                                              ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch15                                                 ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                 ; 5                           ;
; altera_int_osc_clk                                                                                                                                   ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch12                                                 ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow                                                ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk    ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk   ; 0                           ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk   ; 0                           ;
; altera_reserved_tck                                                                                                                                  ; 0                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer                                                                                                                                                                                                                                                                        ; Limiting Reason                                           ; Recommendation                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Transfer from altera_reserved_tck to Top-level Output ports                                                                                                                                                                                                                           ; Path Limit                                                ; None. Retiming has used all available register locations in the critical chain path.                                              ;
;                                                                                                                                                                                                                                                                                       ;                                                           ;    Performance cannot be increased through retiming/Fast Forward analysis alone.                                                  ;
;                                                                                                                                                                                                                                                                                       ;                                                           ;    Increased clock speed may be possible through other optimization techniques.                                                   ;
; Clock Domain Top-level Input ports                                                                                                                                                                                                                                                    ; Path Limit                                                ; None. Retiming has used all available register locations in the critical chain path.                                              ;
;                                                                                                                                                                                                                                                                                       ;                                                           ;    Performance cannot be increased through retiming/Fast Forward analysis alone.                                                  ;
;                                                                                                                                                                                                                                                                                       ;                                                           ;    Increased clock speed may be possible through other optimization techniques.                                                   ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                                                                                                                                     ; Insufficient Registers                                    ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                                                                                                                                        ; Insufficient Registers                                    ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk                                                                                                                       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0                                     ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow                                                                                                                                                                    ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain altera_int_osc_clk                                                                                                                                                                                                                                                       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk                                                                                                                       ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Clock Domain altera_reserved_tck                                                                                                                                                                                                                                                      ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                  ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                     ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
; Transfer from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                               ; Meets timing requirements: No further analysis performed. ; None                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Critical Chain Summary for Transfer from altera_reserved_tck to Top-level Output ports
===============================================================================
+-------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                  ;
+-------------------------------------------------------------------------------------+
; Recommendation                                                                      ;
+-------------------------------------------------------------------------------------+
; The critical chain is limited by: Path Limit                                        ;
;                                                                                     ;
; The source or destination register is involved in a cross-partition transfer        ;
;    and so Hyper-Registers on the routing path cannot be used and are not displayed  ;
;    on the critical chain. Consider duplicating the register to isolate the critical ;
;    path from the cross-partition transfer.                                          ;
;                                                                                     ;
; Retiming Restriction: Boundary Port Restriction                                     ;
;  Unable to retime across boundary ports:                                            ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo              ;
;                                                                                     ;
; Retiming Restriction: Cross Partition Transfer Restriction                          ;
;  Unable to retime across nodes involved in cross-partition transfers:               ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                   ;
;    altera_reserved_tdo~output                                                       ;
+-------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                      ;
+----------------------+-----------+-------------+--------------------------------------------------------------------------------------------+
; Path Info            ; Register  ; Register ID ; Element                                                                                    ;
+----------------------+-----------+-------------+--------------------------------------------------------------------------------------------+
; Long Path (Critical) ; REG (SDM) ; #1          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; Long Path (Critical) ;           ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo                         ;
; Long Path (Critical) ;           ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input                  ;
; Long Path (Critical) ;           ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo                        ;
; Long Path (Critical) ;           ;             ; altera_reserved_tdo~output|i                                                               ;
; Long Path (Critical) ;           ;             ; altera_reserved_tdo~output|o                                                               ;
; Long Path (Critical) ; PIN       ;             ; altera_reserved_tdo                                                                        ;
+----------------------+-----------+-------------+--------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain Top-level Input ports
===============================================================================
+-------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                  ;
+-------------------------------------------------------------------------------------+
; Recommendation                                                                      ;
+-------------------------------------------------------------------------------------+
; The critical chain is limited by: Path Limit                                        ;
;                                                                                     ;
; The source or destination register is involved in a cross-partition transfer        ;
;    and so Hyper-Registers on the routing path cannot be used and are not displayed  ;
;    on the critical chain. Consider duplicating the register to isolate the critical ;
;    path from the cross-partition transfer.                                          ;
;                                                                                     ;
; Retiming Restriction: Boundary Port Restriction                                     ;
;  Unable to retime across boundary ports:                                            ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi              ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo              ;
;                                                                                     ;
; Retiming Restriction: Cross Partition Transfer Restriction                          ;
;  Unable to retime across nodes involved in cross-partition transfers:               ;
;    altera_reserved_tdi~input                                                        ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                   ;
;    altera_reserved_tdo~output                                                       ;
+-------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                    ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+
; Path Info            ; Register ; Register ID ; Element                                                                   ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+
; Long Path (Critical) ; PIN      ;             ; altera_reserved_tdi                                                       ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdi~input|i                                               ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdi~input|o                                               ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi|input ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi       ;
; Long Path (Critical) ;          ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdi        ;
; Long Path (Critical) ;          ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo        ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo       ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdo~output|i                                              ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdo~output|o                                              ;
; Long Path (Critical) ; PIN      ;             ; altera_reserved_tdo                                                       ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                    ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                      ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                     ;
;   or remove retiming restrictions                                                                                                                                                                                                                                  ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.            ;
;                                                                                                                                                                                                                                                                    ;
; Retiming Restrictions at Register #5:                                                                                                                                                                                                                              ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[0]                                                                                                                               ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                             ;
;   Node is a path end-point with two or more different timing requirements                                                                                                                                                                                          ;
;    Timing Relationship #1 was 2500 ps                                                                                                                                                                                                                              ;
;     From ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[0]                                                                                                                       ;
;    Timing Relationship #2 was 100000 ps                                                                                                                                                                                                                            ;
;   Node is a path end-point that belongs to a cross-clock transfer                                                                                                                                                                                                  ;
;    Cross-Clock transfer is found at the node's fanouts                                                                                                                                                                                                             ;
;     From clock: intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                                                                                                               ;
;     To clock: ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                                                                                                                    ;
;   Node has an SDC exception (such as false-path or multicycle)                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                    ;
; Retiming Restriction: Power-Up Restriction                                                                                                                                                                                                                         ;
;  Remove power-up initial conditions from the register                                                                                                                                                                                                              ;
;  or apply Quartus setting IGNORE_REGISTER_POWER_UP_INITIALIZATION ON to the register                                                                                                                                                                               ;
;   Unable to retime registers forward while preserving register power-up state:                                                                                                                                                                                     ;
;    ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP                                                                                                                                                                  ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/initial-power-up-conditions.html'>Initial Power-Up Conditions</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.  ;
;                                                                                                                                                                                                                                                                    ;
; Retiming Restriction: Metastability Synchronizer                                                                                                                                                                                                                   ;
;  Add additional pipeline stages to isolate the register(s), to allow retiming optimizations to improve performance                                                                                                                                                 ;
;  or set Synchronization Register Chain Length to 1 if evaluating IP module performance                                                                                                                                                                             ;
;   ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                             ;
;   ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                             ;
;   ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                             ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/hyper-pipelining-add-pipeline-registers.html'>Hyper-Pipelining</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information. ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                     ;
+--------------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                     ; Register ID ; Element                                                                                                                                                                                            ;
+--------------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Extend to locatable node ; REG (Metastability required) ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                               ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]|q                                                                                             ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~LAB_RE_X201_Y292_N0_I89                                                                       ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~LOCAL_INTERCONNECT_X201_Y292_N0_I4                                                            ;
; Long Path                ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~BLOCK_INPUT_MUX_PASSTHROUGH_X201_Y292_N0_I5                                                   ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~LAB_RE_X201_Y292_N0_I4                                                                        ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~61|datab                                                                                                    ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~66|sumout                                                                                                   ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]|d                                                                                             ;
; Long Path (Critical)     ; REG (Metastability required) ; #4          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                               ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]|q                                                                                             ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~LAB_RE_X201_Y292_N0_I91                                                                       ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~R1_X201_Y292_N0_I2                                                                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~R0_X200_Y292_N0_I7                                                                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~R2_X201_Y292_N0_I7                                                                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~R0_X202_Y292_N0_I27                                                                           ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~LOCAL_INTERCONNECT_X202_Y292_N0_I13                                                           ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~BLOCK_INPUT_MUX_PASSTHROUGH_X202_Y292_N0_I6                                                   ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]~LAB_RE_X202_Y292_N0_I6                                                                        ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~121|datad                                                                                                   ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~246|cout                                                                                                    ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~246~_LAB_RE_X202_Y292_N0_I88                                                                                ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~246~_LAB_RE_X202_Y291_N0_I87                                                                                ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~81|cin                                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~266|cout                                                                                                    ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~266~_LAB_RE_X202_Y291_N0_I88                                                                                ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~266~_LAB_RE_X202_Y290_N0_I87                                                                                ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~101|cin                                                                                                     ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156|sumout                                                                                                  ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~cw_la_lab/laboutt[3]                                                                                    ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_LAB_RE_X202_Y290_N0_I92                                                                                ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_R1_X203_Y290_N0_I3                                                                                     ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_LOCAL_INTERCONNECT_X203_Y290_N0_I12                                                                    ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_BLOCK_INPUT_MUX_PASSTHROUGH_X203_Y290_N0_I47                                                           ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~156~_LAB_RE_X203_Y290_N0_I41                                                                                ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn|datad                                                                                                 ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn|combout                                                                                               ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn~_LAB_RE_X203_Y290_N0_I112                                                                             ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn~_R0_X203_Y290_N0_I41                                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn~_C4_X203_Y286_N0_I11                                                                                  ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn~_LOCAL_INTERCONNECT_X203_Y286_N0_I22                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X203_Y286_N0_I29                                                         ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn~_LAB_RE_X203_Y286_N0_I28                                                                              ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn|datab                                                                                                 ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn|combout                                                                                               ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_LAB_RE_X203_Y286_N0_I132                                                                             ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_C1_X203_Y286_N0_I16                                                                                  ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_C1_X203_Y287_N0_I16                                                                                  ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_R0_X203_Y288_N0_I32                                                                                  ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_LOCAL_INTERCONNECT_X203_Y288_N0_I47                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X203_Y288_N0_I42                                                         ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn~_LAB_RE_X203_Y288_N0_I40                                                                              ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn|datae                                                           ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn|combout                                                         ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~cw_ml_mlab/laboutb[0]                                           ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_LAB_RE_X203_Y288_N0_I109                                       ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_R2_X202_Y288_N0_I10                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_C4_X201_Y288_N0_I20                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_R6_X196_Y292_N0_I11                                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_R0_X195_Y292_N0_I39                                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_R1_X195_Y292_N0_I32                                            ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_R6_X189_Y292_N0_I15                                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_LOCAL_INTERCONNECT_X188_Y292_N0_I59                            ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X188_Y292_N0_I82                   ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~8xsyn~_LAB_RE_X188_Y292_N0_I80                                        ;
; Long Path (Critical)     ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[4]~xtophalf/xale3/xcw_ml_le_regctrl/xcw_la_le_regctrl_reg/nce_out ;
; Long Path (Critical)     ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[0]|ena                                                            ;
; Retiming Restriction     ; ALM Register                 ; #5          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[0]                                                                ;
; ------------------------ ; ---------------------------- ; ----------- ; -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Power-up Restriction     ; ALM Register                 ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP                                                                                                     ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP|q                                                                                                   ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP~LAB_RE_X201_Y287_N0_I90                                                                             ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP~C1_X201_Y286_N0_I3                                                                                  ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP~C1_X201_Y285_N0_I3                                                                                  ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP~LOCAL_INTERCONNECT_X201_Y285_N0_I12                                                                 ;
; Long Path                ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP~BLOCK_INPUT_MUX_PASSTHROUGH_X201_Y285_N0_I46                                                        ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP~LAB_RE_X201_Y285_N0_I46                                                                             ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0|datad                                                                                                      ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0|combout                                                                                                    ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~cw_ml_mlab/lab_lut5outb[0]                                                                                 ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_LAB_RE_X201_Y285_N0_I139                                                                                  ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_R1_X201_Y285_N0_I22                                                                                       ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_C1_X200_Y284_N0_I23                                                                                       ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_R0_X200_Y284_N0_I39                                                                                       ;
; Long Path                ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_C8_X200_Y284_N0_I3                                                                                        ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_R0_X200_Y292_N0_I57                                                                                       ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_R1_X201_Y292_N0_I11                                                                                       ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_LOCAL_INTERCONNECT_X201_Y292_N0_I21                                                                       ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X201_Y292_N0_I82                                                              ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i498~0~_LAB_RE_X201_Y292_N0_I80                                                                                   ;
; Long Path                ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]~xtophalf/xale2/xcw_ml_le_regctrl/xcw_la_le_regctrl_reg/nce_out                                ;
; Long Path                ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]|ena                                                                                           ;
; Long Path                ; REG (Metastability required) ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                               ;
; ------------------------ ; ---------------------------- ; ----------- ; -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; REG (Metastability required) ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                               ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]|q                                                                                             ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~LAB_RE_X201_Y292_N0_I89                                                                       ;
; Extend to locatable node ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~LOCAL_INTERCONNECT_X201_Y292_N0_I4                                                            ;
; Retiming Dependency      ; Bypassed Hyper-Register      ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~BLOCK_INPUT_MUX_PASSTHROUGH_X201_Y292_N0_I5                                                   ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]~LAB_RE_X201_Y292_N0_I4                                                                        ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~61|datab                                                                                                    ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~66|cout                                                                                                     ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~1|cin                                                                                                       ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~6|cout                                                                                                      ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~11|cin                                                                                                      ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_0~101|sumout                                                                                                  ;
; Retiming Dependency      ;                              ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]|d                                                                                             ;
; Retiming Dependency      ; REG (Metastability required) ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                               ;
+--------------------------+------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 1) Path is limited by Global Routing Restriction                                                                                                                                                                                                                                                                                                                                                            ;
; 2) Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                                                                                                                                            ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                                                                                                                                                              ;
;   or remove retiming restrictions                                                                                                                                                                                                                                                                                                                                                                           ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Add additional pipeline stages at Register #1:                                                                                                                                                                                                                                                                                                                                                              ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor                                                                                                                                                                                                                                  ;
;  Add additional pipeline stages along these paths AFTER the sources                                                                                                                                                                                                                                                                                                                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a474                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|core2seq_reset_req_regs|regs.sr_out[0][0]                                               ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a171                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a170                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a173                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a172                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a164                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a165                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a352                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a166                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a167                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a168                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a169                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a460                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a461                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a344                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a462                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a343                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a346                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a345                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a467                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a408                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a468                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a409                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a469                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a406                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a407                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a463                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a464                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a465                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.WAIT_USER_RESET_REQ_2ND_DEASSERT                                     ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a466                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a160                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a161                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a162                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a307                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a163                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a306                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a340                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a309                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a308                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a199                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a342                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a198                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a341                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a197                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a196                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a195                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a194                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a193                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a301                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a337                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a338                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a300                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a450                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a303                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a339                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a302                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a452                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a333                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a305                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a451                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a334                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a304                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a335                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a336                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a458                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a457                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a459                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a454                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a453                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a456                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a455                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a153                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a152                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a151                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a150                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a146                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a330                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a147                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a331                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a144                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a332                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a145                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a148                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a149                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a211                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a210                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a441                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a442                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a215                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a214                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a440                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a213                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a212                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a449                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a448                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a142                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a143                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a140                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a141                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a175                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a218                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a174                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a217                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a177                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a216                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a176                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a179                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a178                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a396                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a397                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a432                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a431                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a394                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a430                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a395                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a224                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a225                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a398                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a399                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a439                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a438                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a437                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a436                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a435                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a434                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a433                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a228                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a229                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a226                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a227                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a392                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a393                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a390                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a391                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a385                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a384                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a387                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a386                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a389                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a388                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.WAIT_RESET_DONE                                                      ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a154                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a12                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a13                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a10                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a11                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a129                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a128                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a121                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a122                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a120                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a139                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a136                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|q_bin[4:0]                                                                       ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a135                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a138                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a137                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a132                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a131                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a134                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a133                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a130                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a32                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.WAIT_USER_RESET_REQ_ASSERT                                           ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a16                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a17                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a14                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a15                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|din_s1                                                ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a18                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a19                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.ASSERT_CORE2SEQ_RESET_REQ                                            ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe4a[4:0]                                                               ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a51                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a52                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a50                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a24                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a23                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a26                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a25                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.WAIT_USER_RESET_REQ_2ND_DEASSERT~DUPLICATE                           ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a310                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a311                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a314                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a20                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a312                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a313                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a22                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a21                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.local_reset_done_r                                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a37                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a38                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a39                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a33                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a34                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a35                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a36                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a329                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a328                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a327                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a326                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a321                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a320                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a325                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a324                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a323                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a322                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.WAIT_USER_RESET_REQ_1ST_DEASSERT~DUPLICATE                           ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a49                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a48                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a47                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a46                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a109                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a45                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a44                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a43                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a107                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a108                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a420                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a105                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|q[4:0]                                                                           ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a421                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a106                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a422                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a103                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a423                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a104                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a424                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a101                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a425                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a102                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a100                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|dreg[1:0]                                            ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a42                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a41                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a40                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a57                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a76                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a58                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a77                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a55                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a78                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a56                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a79                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a53                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a119                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a54                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a118                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a117                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a116                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a115                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a114                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a70                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a113                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a71                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a112                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a111                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a72                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a110                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a73                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a74                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a75                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.state.WAIT_USER_RESET_REQ_1ST_DEASSERT                                     ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a200                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a201                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a202                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a203                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a204                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a205                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a67                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a66                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a69                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a68                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a206                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a207                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a208                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a209                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a65                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a250                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a64                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|dreg[1:0]                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe3|dffe5a[4:0]                                                               ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a259                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a258                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a257                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a256                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a98                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a99                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|din_s1                                                   ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a96                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a97                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|local_reset_inst|non_hps.core2seq_reset_req_r                                                       ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a90                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a280                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a281                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a282                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a288                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a289                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a89                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a88                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a87                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a86                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a81                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a80                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a85                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a230                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a84                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a83                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a232                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a82                                         ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a231                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a238                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a237                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a239                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a234                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a233                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a236                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a235                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|din_s1        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a261                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a262                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a260                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a269                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a267                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a268                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a265                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a266                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a263                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a264                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a506                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a501                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a7                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a500                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a6                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a9                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a8                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a505                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a504                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a503                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a502                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a293                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a292                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a291                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a290                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a297                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a296                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a295                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|q_bin[4:0]~DUPLICATE                                                             ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a294                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a299                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a298                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|wraclr|dffe3a[0]                                                                               ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a240                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a241                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a1                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a242                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a0                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a3                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a2                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a5                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a4                                          ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a247                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a248                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|wraclr|dffe4a[0]                                                                               ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a249                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a243                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a244                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a245                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a246                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a271                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a270                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a273                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a272                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a275                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a274                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a277                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a276                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a279                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a278                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[4:0]                                                                               ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a374                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a375                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a376                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a377                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a378                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a491                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a490                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a493                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a492                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a495                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a494                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a417                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|dreg[1:0]                                     ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a416                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a497                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a419                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a496                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a418                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a499                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|din_s1                                            ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a498                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|dreg[1:0] ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a192                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a400                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a401                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a404                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a405                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a402                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a403                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a370                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a185                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a371                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a186                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a372                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a183                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a373                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a184                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a369                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a368                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a367                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a366                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a365                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a482                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a364                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a483                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a363                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a480                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a481                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a486                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a426                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a487                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a427                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a484                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a428                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a485                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a429                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a488                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a181                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a489                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a182                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a180                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a410                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a362                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a361                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a360                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a359                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a357                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a358                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a355                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a356                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a473                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a353                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a472                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a354                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a471                                        ;
;   from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a470                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Retiming Restrictions at Register #5:                                                                                                                                                                                                                                                                                                                                                                       ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3418                                                                                                                                                                                                                                  ;
;   Node is in a RAM or DSP block that cannot be retimed.                                                                                                                                                                                                                                                                                                                                                     ;
;   Allow more RAM and DSP retiming by turning on global assignments ALLOW_RAM_RETIMING and ALLOW_DSP_RETIMING.                                                                                                                                                                                                                                                                                               ;
;   Otherwise manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Retiming Restriction: Global Routing Restriction                                                                                                                                                                                                                                                                                                                                                            ;
;  Node belongs to a net using global routing resources, and cannot be retimed.                                                                                                                                                                                                                                                                                                                               ;
;  If the associated node is on a data path, consider applying the Quartus setting GLOBAL_SIGNAL OFF to demote it to local routing                                                                                                                                                                                                                                                                            ;
;    ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                             ;
; The critical chain has Domain Boundary Entry/Exit Constraint                                                                                                                                                                                                                                                                                                                                                ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/domain-boundary-entry-and-domain-boundary.html'>Domain Boundary Entry/Exit</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                ; Register ID ; Element                                                                                                                                                                                                                                 ;
+--------------------------+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Long Path (Critical)     ; Hyper-Register          ; #4          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24_dff                                                                                                    ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24_dff|q                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3~_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24                                                                                                       ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3~_LAB_RE_X170_Y295_N0_I26                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX|datac                                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX|combout                                                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~cw_la_lab/lab_lut6outt[3]                                                                                                                        ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LAB_RE_X170_Y295_N0_I137                                                                                                                        ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X170_Y295_N0_I10                                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_R1_X170_Y296_N0_I10                                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_R4_X166_Y296_N0_I2                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LOCAL_INTERCONNECT_X165_Y296_N0_I25                                                                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_BLOCK_INPUT_MUX_PASSTHROUGH_X165_Y296_N0_I12                                                                                                    ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LAB_RE_X165_Y296_N0_I11                                                                                                                         ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|reduce_nor_5~11|dataa                                                                                                                                                   ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|reduce_nor_5~11|combout                                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18|d                                                                                                                                                  ;
; Long Path (Critical)     ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~.comb                                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18|q                                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_LAB_RE_X165_Y296_N0_I94                                                                                                                           ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_R4_X162_Y296_N0_I11                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_R0_X161_Y296_N0_I13                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_R0_X161_Y296_N0_I64                                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_R6_X156_Y296_N0_I7                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_C1_X155_Y296_N0_I12                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_LOCAL_INTERCONNECT_X155_Y297_N0_I26                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_BLOCK_INPUT_MUX_PASSTHROUGH_X155_Y297_N0_I2                                                                                                       ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[8]~RTM_18~_LAB_RE_X155_Y297_N0_I0                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0|datae                                                                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0|combout                                                                                                                                                        ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~cw_ml_mlab/laboutt[3]                                                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_LAB_RE_X155_Y297_N0_I92                                                                                                                                       ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_R6_X150_Y297_N0_I1                                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_R0_X149_Y297_N0_I8                                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_R0_X149_Y297_N0_I44                                                                                                                                           ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_LOCAL_INTERCONNECT_X149_Y297_N0_I30                                                                                                                           ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X149_Y297_N0_I31                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i23572~0~_LAB_RE_X149_Y297_N0_I25                                                                                                                                       ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100|datad                                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100|combout                                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_LAB_RE_X149_Y297_N0_I137                                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_C1_X149_Y296_N0_I13                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R0_X149_Y296_N0_I20                                                                                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R12_X138_Y296_N0_I0                                                                                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R12_X126_Y296_N0_I0                                                                                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_C8_X125_Y296_N0_I1                                                                                                                                   ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R0_X125_Y304_N0_I29                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R1_X126_Y304_N0_I35                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R0_X126_Y304_N0_I60                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R0_X126_Y304_N0_I7                                                                                                                                   ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_R0_X126_Y304_N0_I24                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_LOCAL_INTERCONNECT_X126_Y304_N0_I10                                                                                                                  ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_BLOCK_INPUT_MUX_PASSTHROUGH_X126_Y304_N0_I8                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~100~_LAB_RE_X126_Y304_N0_I10                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn|datac                                                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn|combout                                                                                                                                           ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn~_LAB_RE_X126_Y304_N0_I94                                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn~_R0_X126_Y304_N0_I9                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn~_LOCAL_INTERCONNECT_X126_Y304_N0_I73                                                                                                              ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X126_Y304_N0_I71                                                                                                     ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109xsyn~_LAB_RE_X126_Y304_N0_I65                                                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109|datad                                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109|combout                                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~cw_ml_mlab/lab_lut6outb[3]                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_LAB_RE_X126_Y304_N0_I147                                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_C1_X126_Y304_N0_I30                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_C1_X126_Y305_N0_I30                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_C1_X126_Y306_N0_I30                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_R1_X126_Y307_N0_I30                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_R1_X125_Y307_N0_I30                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_LOCAL_INTERCONNECT_X124_Y307_N0_I106                                                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_BLOCK_INPUT_MUX_PASSTHROUGH_X124_Y307_N0_I63                                                                                                         ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf_data[346]~109~_MEDIUM_EAB_RE_X124_Y307_N0_I63                                                                                                                       ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3418|portadatain[0]                                                ;
; Retiming Restriction     ; REG (RAM)               ; #5          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3418~reg0                                                          ;
; ------------------------ ; ----------------------- ; ----------- ; --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Domain Boundary Exit     ; REG (required)          ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor                                                               ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor|q                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|datae                                               ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell|combout                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~cw_la_lab/lab_lut5outt[0]                           ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_LAB_RE_X170_Y296_N0_I129                           ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_R1_X171_Y296_N0_I3                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_C1_X171_Y295_N0_I3                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_R1_X171_Y295_N0_I2                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_R0_X170_Y295_N0_I7                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_LOCAL_INTERCONNECT_X170_Y295_N0_I28                ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I26_dff|d  ;
; Long Path                ; Hyper-Register          ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I26_dff    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I26_dff|q  ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I26       ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_sync_pri_sdc_anchor~_wirecell~_LAB_RE_X170_Y295_N0_I24                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX|datae                                                                                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX|combout                                                                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~cw_la_lab/lab_lut6outt[3]                                                                                                                        ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LAB_RE_X170_Y295_N0_I137                                                                                                                        ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_R1_X171_Y295_N0_I13                                                                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X171_Y295_N0_I12                                                                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X171_Y296_N0_I12                                                                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X171_Y297_N0_I12                                                                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_R4_X172_Y298_N0_I3                                                                                                                              ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LOCAL_INTERCONNECT_X175_Y298_N0_I33                                                                                                             ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y298_N0_I3                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LAB_RE_X175_Y298_N0_I7                                                                                                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|reduce_nor_5~14|dataf                                                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|reduce_nor_5~14|combout                                                                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE|d                                                                                                                                          ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~.comb                                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE|q                                                                                                                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_LAB_RE_X175_Y298_N0_I89                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_R1_X176_Y298_N0_I1                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_LOCAL_INTERCONNECT_X176_Y298_N0_I5                                                                                                        ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_BLOCK_INPUT_MUX_PASSTHROUGH_X176_Y298_N0_I21                                                                                              ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_LAB_RE_X176_Y298_N0_I20                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0|datab                                                                                                                                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0|combout                                                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~cw_la_lab/laboutt[8]                                                                                                                                           ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_LAB_RE_X176_Y298_N0_I97                                                                                                                                       ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_C4_X176_Y298_N0_I8                                                                                                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_C4_X176_Y302_N0_I8                                                                                                                                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_R1_X176_Y306_N0_I8                                                                                                                                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_LOCAL_INTERCONNECT_X175_Y306_N0_I1                                                                                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y306_N0_I4                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_LAB_RE_X175_Y306_N0_I3                                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1|dataa                                                                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1|combout                                                                                                                                                  ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_LAB_RE_X175_Y306_N0_I134                                                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_C1_X175_Y305_N0_I1                                                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_C4_X175_Y301_N0_I1                                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_R0_X175_Y301_N0_I0                                                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_C8_X175_Y293_N0_I0                                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_R0_X175_Y293_N0_I15                                                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_LOCAL_INTERCONNECT_X175_Y293_N0_I42                                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y293_N0_I44_dff|d                                                                                                       ;
; Extend to locatable node ; Hyper-Register          ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y293_N0_I44_dff                                                                                                         ;
; ------------------------ ; ----------------------- ; ----------- ; --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Retiming Dependency      ; Hyper-Register          ; #4          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24_dff                                                                                                    ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24_dff|q                                                                                                  ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3~_BLOCK_INPUT_MUX_PASSTHROUGH_X170_Y295_N0_I24                                                                                                       ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|buf2_same_as_buf1~3~_LAB_RE_X170_Y295_N0_I26                                                                                                                            ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX|datac                                                                                                                                            ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX|combout                                                                                                                                          ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~cw_la_lab/lab_lut6outt[3]                                                                                                                        ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LAB_RE_X170_Y295_N0_I137                                                                                                                        ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_R1_X171_Y295_N0_I13                                                                                                                             ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X171_Y295_N0_I12                                                                                                                             ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X171_Y296_N0_I12                                                                                                                             ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_C1_X171_Y297_N0_I12                                                                                                                             ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_R4_X172_Y298_N0_I3                                                                                                                              ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LOCAL_INTERCONNECT_X175_Y298_N0_I33                                                                                                             ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y298_N0_I3                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_2[1]~RTMRTMUX~_LAB_RE_X175_Y298_N0_I7                                                                                                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|reduce_nor_5~14|dataf                                                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|reduce_nor_5~14|combout                                                                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE|d                                                                                                                                          ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~.comb                                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE|q                                                                                                                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_LAB_RE_X175_Y298_N0_I89                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_R1_X176_Y298_N0_I1                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_LOCAL_INTERCONNECT_X176_Y298_N0_I5                                                                                                        ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_BLOCK_INPUT_MUX_PASSTHROUGH_X176_Y298_N0_I21                                                                                              ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|addr_buf_1[2]~RTM_8DUPLICATE~_LAB_RE_X176_Y298_N0_I20                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0|datab                                                                                                                                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0|combout                                                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~cw_la_lab/laboutt[8]                                                                                                                                           ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_LAB_RE_X176_Y298_N0_I97                                                                                                                                       ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_C4_X176_Y298_N0_I8                                                                                                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_C4_X176_Y302_N0_I8                                                                                                                                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_R1_X176_Y306_N0_I8                                                                                                                                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_LOCAL_INTERCONNECT_X175_Y306_N0_I1                                                                                                                            ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y306_N0_I4                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i29518~0~_LAB_RE_X175_Y306_N0_I3                                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1|dataa                                                                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1|combout                                                                                                                                                  ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_LAB_RE_X175_Y306_N0_I134                                                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_C1_X175_Y305_N0_I1                                                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_C4_X175_Y301_N0_I1                                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_R0_X175_Y301_N0_I0                                                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_C8_X175_Y293_N0_I0                                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_R0_X175_Y293_N0_I15                                                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1~_LOCAL_INTERCONNECT_X175_Y293_N0_I42                                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y293_N0_I44_dff|d                                                                                                       ;
; Extend to locatable node ; Hyper-Register          ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_detected~1_BLOCK_INPUT_MUX_PASSTHROUGH_X175_Y293_N0_I44_dff                                                                                                         ;
+--------------------------+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_int_osc_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock to intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0 to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Warning (125092): Tcl Script file ./constraints/cxltyp2_quartus_constraints_ed_en.tcl not found.
Warning (125092): Tcl Script file ./constraints/qsf_device_pinout.tcl not found.
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 24.3.0 Build 212 11/18/2024 SC Pro Edition
    Info: Processing started: Mon Nov  3 15:56:40 2025
    Info: System process ID: 20472
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off cxltyp2_ed -c cxltyp2_ed
Info: qfit2_default_script.tcl version: #1
Info: Project  = cxltyp2_ed
Info: Revision = cxltyp2_ed
Info (17966): Starting Hyper-Retimer operations.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:04:54
Info (24616): Empty 'F-tile' indicated by pin 'MB71' has been preserved  due to PRESERVE_UNUSED_XCVR_CHANNEL instance assignment
Info (22793): The Timing Analyzer is analyzing 3 combinational loops as latches. To see the list of latches that were not entered as explicit comb loops in design files, view the "User-Specified and Inferred Latches" table in the Synthesis report.
Info: clock = _col1236
Info: number of internal_clk created = 1
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*


