----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 22.10.2024 20:03:59
-- Design Name: 
-- Module Name: mux16_1 - structural
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mux16_1 is
    Port ( b0 : in STD_LOGIC;
           b1 : in STD_LOGIC;
           b3 : in STD_LOGIC;
           b4 : in STD_LOGIC;
           b5 : in STD_LOGIC;
           b6 : in STD_LOGIC;
           b7 : in STD_LOGIC;
           b8 : in STD_LOGIC;
           b9 : in STD_LOGIC;
           b10 : in STD_LOGIC;
           b11 : in STD_LOGIC;
           b12 : in STD_LOGIC;
           b13 : in STD_LOGIC;
           b14 : in STD_LOGIC;
           b15 : in STD_LOGIC;
           s0 : in STD_LOGIC;
           s1 : in STD_LOGIC;
           s2 : in STD_LOGIC;
           s3 : in STD_LOGIC;
           y : out STD_LOGIC);
end mux16_1;

architecture structural of mux16_1 is

begin


end structural;
