Simulator report for Lab4
Mon Nov 11 16:27:37 2019
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 100.0 us     ;
; Simulation Netlist Size     ; 437 nodes    ;
; Simulation Coverage         ;      65.09 % ;
; Total Number of Transitions ; 9596         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C20F484C7 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      65.09 % ;
; Total nodes checked                                 ; 437          ;
; Total output ports checked                          ; 507          ;
; Total output ports with complete 1/0-value coverage ; 330          ;
; Total output ports with no 1/0-value coverage       ; 111          ;
; Total output ports with no 1-value coverage         ; 118          ;
; Total output ports with no 0-value coverage         ; 170          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                              ; Output Port Name                                                                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab4|avg[1]~reg0                                                                                                                                      ; |Lab4|avg[1]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[2]~reg0                                                                                                                                      ; |Lab4|avg[2]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[3]~reg0                                                                                                                                      ; |Lab4|avg[3]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[4]~reg0                                                                                                                                      ; |Lab4|avg[4]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[5]~reg0                                                                                                                                      ; |Lab4|avg[5]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[6]~reg0                                                                                                                                      ; |Lab4|avg[6]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[7]~reg0                                                                                                                                      ; |Lab4|avg[7]~reg0                                                                                                                                      ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[0]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd1[0]                                                                                                               ; regout           ;
; |Lab4|Add1~255                                                                                                                                         ; |Lab4|Add1~255                                                                                                                                         ; combout          ;
; |Lab4|Add1~255                                                                                                                                         ; |Lab4|Add1~256                                                                                                                                         ; cout             ;
; |Lab4|Add1~257                                                                                                                                         ; |Lab4|Add1~257                                                                                                                                         ; combout          ;
; |Lab4|Add1~259                                                                                                                                         ; |Lab4|Add1~259                                                                                                                                         ; combout          ;
; |Lab4|Add0~200                                                                                                                                         ; |Lab4|Add0~200                                                                                                                                         ; combout          ;
; |Lab4|Add0~200                                                                                                                                         ; |Lab4|Add0~201                                                                                                                                         ; cout             ;
; |Lab4|Add0~202                                                                                                                                         ; |Lab4|Add0~202                                                                                                                                         ; combout          ;
; |Lab4|Add0~202                                                                                                                                         ; |Lab4|Add0~203                                                                                                                                         ; cout             ;
; |Lab4|avg[0]~68                                                                                                                                        ; |Lab4|avg[0]~68                                                                                                                                        ; cout             ;
; |Lab4|avg[0]~56                                                                                                                                        ; |Lab4|avg[0]~56                                                                                                                                        ; combout          ;
; |Lab4|avg[0]~56                                                                                                                                        ; |Lab4|avg[0]~69                                                                                                                                        ; cout             ;
; |Lab4|Add1~261                                                                                                                                         ; |Lab4|Add1~261                                                                                                                                         ; combout          ;
; |Lab4|Add1~261                                                                                                                                         ; |Lab4|Add1~262                                                                                                                                         ; cout             ;
; |Lab4|Add0~204                                                                                                                                         ; |Lab4|Add0~204                                                                                                                                         ; combout          ;
; |Lab4|Add0~204                                                                                                                                         ; |Lab4|Add0~205                                                                                                                                         ; cout             ;
; |Lab4|avg[1]~57                                                                                                                                        ; |Lab4|avg[1]~57                                                                                                                                        ; combout          ;
; |Lab4|avg[1]~57                                                                                                                                        ; |Lab4|avg[1]~70                                                                                                                                        ; cout             ;
; |Lab4|Add1~263                                                                                                                                         ; |Lab4|Add1~263                                                                                                                                         ; combout          ;
; |Lab4|Add0~206                                                                                                                                         ; |Lab4|Add0~206                                                                                                                                         ; combout          ;
; |Lab4|Add0~206                                                                                                                                         ; |Lab4|Add0~207                                                                                                                                         ; cout             ;
; |Lab4|avg[2]~58                                                                                                                                        ; |Lab4|avg[2]~58                                                                                                                                        ; combout          ;
; |Lab4|avg[2]~58                                                                                                                                        ; |Lab4|avg[2]~71                                                                                                                                        ; cout             ;
; |Lab4|Add1~265                                                                                                                                         ; |Lab4|Add1~265                                                                                                                                         ; combout          ;
; |Lab4|Add1~265                                                                                                                                         ; |Lab4|Add1~266                                                                                                                                         ; cout             ;
; |Lab4|Add0~208                                                                                                                                         ; |Lab4|Add0~208                                                                                                                                         ; combout          ;
; |Lab4|avg[3]~59                                                                                                                                        ; |Lab4|avg[3]~59                                                                                                                                        ; combout          ;
; |Lab4|avg[3]~59                                                                                                                                        ; |Lab4|avg[3]~72                                                                                                                                        ; cout             ;
; |Lab4|Add1~267                                                                                                                                         ; |Lab4|Add1~267                                                                                                                                         ; combout          ;
; |Lab4|Add1~267                                                                                                                                         ; |Lab4|Add1~268                                                                                                                                         ; cout             ;
; |Lab4|Add0~210                                                                                                                                         ; |Lab4|Add0~210                                                                                                                                         ; combout          ;
; |Lab4|avg[4]~60                                                                                                                                        ; |Lab4|avg[4]~60                                                                                                                                        ; combout          ;
; |Lab4|avg[4]~60                                                                                                                                        ; |Lab4|avg[4]~73                                                                                                                                        ; cout             ;
; |Lab4|Add1~269                                                                                                                                         ; |Lab4|Add1~269                                                                                                                                         ; combout          ;
; |Lab4|Add0~212                                                                                                                                         ; |Lab4|Add0~212                                                                                                                                         ; combout          ;
; |Lab4|avg[5]~61                                                                                                                                        ; |Lab4|avg[5]~61                                                                                                                                        ; combout          ;
; |Lab4|Add1~271                                                                                                                                         ; |Lab4|Add1~271                                                                                                                                         ; combout          ;
; |Lab4|Add0~214                                                                                                                                         ; |Lab4|Add0~214                                                                                                                                         ; combout          ;
; |Lab4|avg[6]~62                                                                                                                                        ; |Lab4|avg[6]~62                                                                                                                                        ; combout          ;
; |Lab4|Add1~273                                                                                                                                         ; |Lab4|Add1~273                                                                                                                                         ; combout          ;
; |Lab4|Add0~216                                                                                                                                         ; |Lab4|Add0~216                                                                                                                                         ; combout          ;
; |Lab4|avg[7]~63                                                                                                                                        ; |Lab4|avg[7]~63                                                                                                                                        ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~24 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~24 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~26 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[1]~32 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[1]~32 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~24 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~26 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[1]~32 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[1]~32 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~24 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~26 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~10 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~10 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~10 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[0]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[0]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~13 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[0]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[0]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[1]~32 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[1]~32 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[0]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[0]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~10 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~10 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~10 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[0]~18 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[0]~18 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~13 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[0]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[0]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~14 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~14 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~16 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~16 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[0]~22 ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[0]~22 ; combout          ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~59                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~59                                                                                                            ; cout             ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~60                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~60                                                                                                            ; cout             ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~61                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~61                                                                                                            ; cout             ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~62                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~62                                                                                                            ; cout             ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~40                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[0]~70                                                                                                            ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[0]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[0]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[1]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[1]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[3]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[3]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[5]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[5]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[6]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[6]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[1]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[1]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[4]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[4]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[6]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[6]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd0[1]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd0[1]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd0[2]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd0[2]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~181                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~181                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~182                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~182                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~184                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~184                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~186                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~186                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~187                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~187                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[1]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd1[1]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[2]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd1[2]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~181                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~181                                                                                               ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~182                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~182                                                                                               ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~184                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~184                                                                                               ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~185                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~185                                                                                               ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~186                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~186                                                                                               ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~187                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~187                                                                                               ; combout          ;
; |Lab4|temp0~521                                                                                                                                        ; |Lab4|temp0~521                                                                                                                                        ; combout          ;
; |Lab4|temp0~522                                                                                                                                        ; |Lab4|temp0~522                                                                                                                                        ; combout          ;
; |Lab4|temp0~523                                                                                                                                        ; |Lab4|temp0~523                                                                                                                                        ; combout          ;
; |Lab4|temp0~524                                                                                                                                        ; |Lab4|temp0~524                                                                                                                                        ; combout          ;
; |Lab4|temp0~526                                                                                                                                        ; |Lab4|temp0~526                                                                                                                                        ; combout          ;
; |Lab4|temp0~527                                                                                                                                        ; |Lab4|temp0~527                                                                                                                                        ; combout          ;
; |Lab4|temp0~528                                                                                                                                        ; |Lab4|temp0~528                                                                                                                                        ; combout          ;
; |Lab4|temp0~529                                                                                                                                        ; |Lab4|temp0~529                                                                                                                                        ; combout          ;
; |Lab4|Decoder0~124                                                                                                                                     ; |Lab4|Decoder0~124                                                                                                                                     ; combout          ;
; |Lab4|temp1~521                                                                                                                                        ; |Lab4|temp1~521                                                                                                                                        ; combout          ;
; |Lab4|temp1~528                                                                                                                                        ; |Lab4|temp1~528                                                                                                                                        ; combout          ;
; |Lab4|temp1~529                                                                                                                                        ; |Lab4|temp1~529                                                                                                                                        ; combout          ;
; |Lab4|Decoder0~125                                                                                                                                     ; |Lab4|Decoder0~125                                                                                                                                     ; combout          ;
; |Lab4|temp2~520                                                                                                                                        ; |Lab4|temp2~520                                                                                                                                        ; combout          ;
; |Lab4|temp2~521                                                                                                                                        ; |Lab4|temp2~521                                                                                                                                        ; combout          ;
; |Lab4|temp2~522                                                                                                                                        ; |Lab4|temp2~522                                                                                                                                        ; combout          ;
; |Lab4|temp2~523                                                                                                                                        ; |Lab4|temp2~523                                                                                                                                        ; combout          ;
; |Lab4|temp2~525                                                                                                                                        ; |Lab4|temp2~525                                                                                                                                        ; combout          ;
; |Lab4|temp2~526                                                                                                                                        ; |Lab4|temp2~526                                                                                                                                        ; combout          ;
; |Lab4|temp2~528                                                                                                                                        ; |Lab4|temp2~528                                                                                                                                        ; combout          ;
; |Lab4|temp2~529                                                                                                                                        ; |Lab4|temp2~529                                                                                                                                        ; combout          ;
; |Lab4|Decoder0~126                                                                                                                                     ; |Lab4|Decoder0~126                                                                                                                                     ; combout          ;
; |Lab4|temp3~523                                                                                                                                        ; |Lab4|temp3~523                                                                                                                                        ; combout          ;
; |Lab4|temp3~525                                                                                                                                        ; |Lab4|temp3~525                                                                                                                                        ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~51            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~52            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~52            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[50]~53            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[50]~53            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[58]~37            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[58]~37            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~38            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~38            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~55            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~55            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~25            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~27            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~27            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~28            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~28            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[66]~29            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[66]~29            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~22            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~22            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~39            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~39            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[72]~7             ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[72]~7             ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[72]~15            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[72]~15            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~9             ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~9             ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[77]~10            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[77]~10            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~36            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~36            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~37            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~37            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[75]~12            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[75]~12            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~39            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~39            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~26            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~26            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~27            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~27            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~28            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~28            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[74]~13            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[74]~13            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~29            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~29            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~16            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~16            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~17            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~17            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~18            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~18            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~6             ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~6             ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~23            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~23            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~31            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[64]~31            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~14            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[73]~14            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~19            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~19            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~1743          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[31]~1743          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[32]~1744          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~36            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~36            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~37            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~37            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~39            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~39            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~26            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~26            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~27            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~27            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~28            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~28            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~29            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~29            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~16            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~16            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~17            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~17            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~18            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~18            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~19            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~19            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~1566          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[70]~1566          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~1567          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~1567          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~1568          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[68]~1568          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~1569          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[78]~1569          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[77]~1570          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[77]~1570          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~1571          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~1746          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~1746          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~1747          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~1747          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[75]~1572          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[75]~1572          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~1749          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~1749          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~1750          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~1750          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~1751          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~1751          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~1752          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~1752          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~1754          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~1754          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~1755          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~1755          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~1213          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[18]~1213          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~1214          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[17]~1214          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1215          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1215          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~1216          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~1216          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~1217          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[23]~1217          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~1218          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[22]~1218          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~1219          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~1219          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1220          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1220          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~1221          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[28]~1221          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~1222          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[27]~1222          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1223          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1223          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~1573          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~1573          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~1574          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~1574          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[60]~1575          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[60]~1575          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~1576          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~1576          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~1577          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~1577          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[66]~1578          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[66]~1578          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[74]~1579          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[74]~1579          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~1757          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~1757          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~1224          ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~1224          ; combout          ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[1]~64                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[1]~64                                                                                                            ; combout          ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[2]~65                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[2]~65                                                                                                            ; combout          ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[3]~66                                                                                                            ; |Lab4|bcd_decode_display:b1|numb_bcd1[3]~66                                                                                                            ; combout          ;
; |Lab4|disp_drive[0]                                                                                                                                    ; |Lab4|disp_drive[0]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[1]                                                                                                                                    ; |Lab4|disp_drive[1]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[3]                                                                                                                                    ; |Lab4|disp_drive[3]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[5]                                                                                                                                    ; |Lab4|disp_drive[5]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[6]                                                                                                                                    ; |Lab4|disp_drive[6]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[8]                                                                                                                                    ; |Lab4|disp_drive[8]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[11]                                                                                                                                   ; |Lab4|disp_drive[11]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[13]                                                                                                                                   ; |Lab4|disp_drive[13]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[15]                                                                                                                                   ; |Lab4|disp_drive[15]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[18]                                                                                                                                   ; |Lab4|disp_drive[18]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[20]                                                                                                                                   ; |Lab4|disp_drive[20]                                                                                                                                   ; padio            ;
; |Lab4|avg[1]                                                                                                                                           ; |Lab4|avg[1]                                                                                                                                           ; padio            ;
; |Lab4|avg[2]                                                                                                                                           ; |Lab4|avg[2]                                                                                                                                           ; padio            ;
; |Lab4|avg[3]                                                                                                                                           ; |Lab4|avg[3]                                                                                                                                           ; padio            ;
; |Lab4|avg[4]                                                                                                                                           ; |Lab4|avg[4]                                                                                                                                           ; padio            ;
; |Lab4|avg[5]                                                                                                                                           ; |Lab4|avg[5]                                                                                                                                           ; padio            ;
; |Lab4|avg[6]                                                                                                                                           ; |Lab4|avg[6]                                                                                                                                           ; padio            ;
; |Lab4|avg[7]                                                                                                                                           ; |Lab4|avg[7]                                                                                                                                           ; padio            ;
; |Lab4|clk                                                                                                                                              ; |Lab4|clk~corein                                                                                                                                       ; combout          ;
; |Lab4|temp[0]                                                                                                                                          ; |Lab4|temp[0]~corein                                                                                                                                   ; combout          ;
; |Lab4|select[1]                                                                                                                                        ; |Lab4|select[1]~corein                                                                                                                                 ; combout          ;
; |Lab4|select[2]                                                                                                                                        ; |Lab4|select[2]~corein                                                                                                                                 ; combout          ;
; |Lab4|select[0]                                                                                                                                        ; |Lab4|select[0]~corein                                                                                                                                 ; combout          ;
; |Lab4|temp[1]                                                                                                                                          ; |Lab4|temp[1]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[2]                                                                                                                                          ; |Lab4|temp[2]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[3]                                                                                                                                          ; |Lab4|temp[3]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[4]                                                                                                                                          ; |Lab4|temp[4]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[5]                                                                                                                                          ; |Lab4|temp[5]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[6]                                                                                                                                          ; |Lab4|temp[6]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[7]                                                                                                                                          ; |Lab4|temp[7]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[8]                                                                                                                                          ; |Lab4|temp[8]~corein                                                                                                                                   ; combout          ;
; |Lab4|temp[9]                                                                                                                                          ; |Lab4|temp[9]~corein                                                                                                                                   ; combout          ;
; |Lab4|clk~clkctrl                                                                                                                                      ; |Lab4|clk~clkctrl                                                                                                                                      ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                              ; Output Port Name                                                                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab4|avg[9]~reg0                                                                                                                                      ; |Lab4|avg[9]~reg0                                                                                                                                      ; regout           ;
; |Lab4|Add1~257                                                                                                                                         ; |Lab4|Add1~258                                                                                                                                         ; cout             ;
; |Lab4|Add1~259                                                                                                                                         ; |Lab4|Add1~260                                                                                                                                         ; cout             ;
; |Lab4|Add0~198                                                                                                                                         ; |Lab4|Add0~198                                                                                                                                         ; combout          ;
; |Lab4|Add0~198                                                                                                                                         ; |Lab4|Add0~199                                                                                                                                         ; cout             ;
; |Lab4|avg[0]~67                                                                                                                                        ; |Lab4|avg[0]~67                                                                                                                                        ; cout             ;
; |Lab4|Add1~263                                                                                                                                         ; |Lab4|Add1~264                                                                                                                                         ; cout             ;
; |Lab4|Add0~208                                                                                                                                         ; |Lab4|Add0~209                                                                                                                                         ; cout             ;
; |Lab4|Add1~269                                                                                                                                         ; |Lab4|Add1~270                                                                                                                                         ; cout             ;
; |Lab4|Add0~212                                                                                                                                         ; |Lab4|Add0~213                                                                                                                                         ; cout             ;
; |Lab4|avg[5]~61                                                                                                                                        ; |Lab4|avg[5]~74                                                                                                                                        ; cout             ;
; |Lab4|Add1~271                                                                                                                                         ; |Lab4|Add1~272                                                                                                                                         ; cout             ;
; |Lab4|avg[6]~62                                                                                                                                        ; |Lab4|avg[6]~75                                                                                                                                        ; cout             ;
; |Lab4|Add1~273                                                                                                                                         ; |Lab4|Add1~274                                                                                                                                         ; cout             ;
; |Lab4|Add0~216                                                                                                                                         ; |Lab4|Add0~217                                                                                                                                         ; cout             ;
; |Lab4|avg[7]~63                                                                                                                                        ; |Lab4|avg[7]~76                                                                                                                                        ; cout             ;
; |Lab4|Add1~275                                                                                                                                         ; |Lab4|Add1~275                                                                                                                                         ; combout          ;
; |Lab4|avg[8]~64                                                                                                                                        ; |Lab4|avg[8]~77                                                                                                                                        ; cout             ;
; |Lab4|avg[9]~65                                                                                                                                        ; |Lab4|avg[9]~65                                                                                                                                        ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[2]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[2]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[0]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[0]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[2]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[2]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[3]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[3]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[5]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[5]                                                                                                ; regout           ;
; |Lab4|temp0[0]~reg0                                                                                                                                    ; |Lab4|temp0[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[2]~reg0                                                                                                                                    ; |Lab4|temp0[2]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[0]~reg0                                                                                                                                    ; |Lab4|temp1[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[1]~reg0                                                                                                                                    ; |Lab4|temp1[1]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[3]~reg0                                                                                                                                    ; |Lab4|temp1[3]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[4]~reg0                                                                                                                                    ; |Lab4|temp1[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[6]~reg0                                                                                                                                    ; |Lab4|temp1[6]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[7]~reg0                                                                                                                                    ; |Lab4|temp1[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[8]~reg0                                                                                                                                    ; |Lab4|temp1[8]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[9]~reg0                                                                                                                                    ; |Lab4|temp1[9]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[0]~reg0                                                                                                                                    ; |Lab4|temp2[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[3]~reg0                                                                                                                                    ; |Lab4|temp2[3]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[4]~reg0                                                                                                                                    ; |Lab4|temp2[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[6]~reg0                                                                                                                                    ; |Lab4|temp2[6]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[7]~reg0                                                                                                                                    ; |Lab4|temp2[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[1]~reg0                                                                                                                                    ; |Lab4|temp3[1]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[2]~reg0                                                                                                                                    ; |Lab4|temp3[2]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[4]~reg0                                                                                                                                    ; |Lab4|temp3[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[5]~reg0                                                                                                                                    ; |Lab4|temp3[5]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[7]~reg0                                                                                                                                    ; |Lab4|temp3[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[8]~reg0                                                                                                                                    ; |Lab4|temp3[8]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[9]~reg0                                                                                                                                    ; |Lab4|temp3[9]~reg0                                                                                                                                    ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd0[3]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd0[3]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~183                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~183                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~183                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~183                                                                                               ; combout          ;
; |Lab4|Decoder0~123                                                                                                                                     ; |Lab4|Decoder0~123                                                                                                                                     ; combout          ;
; |Lab4|temp0~520                                                                                                                                        ; |Lab4|temp0~520                                                                                                                                        ; combout          ;
; |Lab4|temp0~525                                                                                                                                        ; |Lab4|temp0~525                                                                                                                                        ; combout          ;
; |Lab4|temp1~520                                                                                                                                        ; |Lab4|temp1~520                                                                                                                                        ; combout          ;
; |Lab4|temp1~523                                                                                                                                        ; |Lab4|temp1~523                                                                                                                                        ; combout          ;
; |Lab4|temp1~524                                                                                                                                        ; |Lab4|temp1~524                                                                                                                                        ; combout          ;
; |Lab4|temp1~526                                                                                                                                        ; |Lab4|temp1~526                                                                                                                                        ; combout          ;
; |Lab4|temp1~527                                                                                                                                        ; |Lab4|temp1~527                                                                                                                                        ; combout          ;
; |Lab4|temp2~524                                                                                                                                        ; |Lab4|temp2~524                                                                                                                                        ; combout          ;
; |Lab4|temp2~527                                                                                                                                        ; |Lab4|temp2~527                                                                                                                                        ; combout          ;
; |Lab4|temp3~521                                                                                                                                        ; |Lab4|temp3~521                                                                                                                                        ; combout          ;
; |Lab4|temp3~522                                                                                                                                        ; |Lab4|temp3~522                                                                                                                                        ; combout          ;
; |Lab4|temp3~524                                                                                                                                        ; |Lab4|temp3~524                                                                                                                                        ; combout          ;
; |Lab4|temp3~527                                                                                                                                        ; |Lab4|temp3~527                                                                                                                                        ; combout          ;
; |Lab4|temp3~528                                                                                                                                        ; |Lab4|temp3~528                                                                                                                                        ; combout          ;
; |Lab4|temp3~529                                                                                                                                        ; |Lab4|temp3~529                                                                                                                                        ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~57            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~57            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~58            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~58            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~59            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~59            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~60            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~60            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[50]~61            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[50]~61            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~62            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~62            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~41            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~41            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~44            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~44            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~63            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~63            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~26            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~26            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~47            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~47            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; combout          ;
; |Lab4|disp_drive[2]                                                                                                                                    ; |Lab4|disp_drive[2]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[7]                                                                                                                                    ; |Lab4|disp_drive[7]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[9]                                                                                                                                    ; |Lab4|disp_drive[9]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[10]                                                                                                                                   ; |Lab4|disp_drive[10]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[12]                                                                                                                                   ; |Lab4|disp_drive[12]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[14]                                                                                                                                   ; |Lab4|disp_drive[14]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[16]                                                                                                                                   ; |Lab4|disp_drive[16]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[17]                                                                                                                                   ; |Lab4|disp_drive[17]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[19]                                                                                                                                   ; |Lab4|disp_drive[19]                                                                                                                                   ; padio            ;
; |Lab4|temp0[0]                                                                                                                                         ; |Lab4|temp0[0]                                                                                                                                         ; padio            ;
; |Lab4|temp0[2]                                                                                                                                         ; |Lab4|temp0[2]                                                                                                                                         ; padio            ;
; |Lab4|temp1[0]                                                                                                                                         ; |Lab4|temp1[0]                                                                                                                                         ; padio            ;
; |Lab4|temp1[1]                                                                                                                                         ; |Lab4|temp1[1]                                                                                                                                         ; padio            ;
; |Lab4|temp1[3]                                                                                                                                         ; |Lab4|temp1[3]                                                                                                                                         ; padio            ;
; |Lab4|temp1[4]                                                                                                                                         ; |Lab4|temp1[4]                                                                                                                                         ; padio            ;
; |Lab4|temp1[6]                                                                                                                                         ; |Lab4|temp1[6]                                                                                                                                         ; padio            ;
; |Lab4|temp1[7]                                                                                                                                         ; |Lab4|temp1[7]                                                                                                                                         ; padio            ;
; |Lab4|temp1[8]                                                                                                                                         ; |Lab4|temp1[8]                                                                                                                                         ; padio            ;
; |Lab4|temp1[9]                                                                                                                                         ; |Lab4|temp1[9]                                                                                                                                         ; padio            ;
; |Lab4|temp2[0]                                                                                                                                         ; |Lab4|temp2[0]                                                                                                                                         ; padio            ;
; |Lab4|temp2[3]                                                                                                                                         ; |Lab4|temp2[3]                                                                                                                                         ; padio            ;
; |Lab4|temp2[4]                                                                                                                                         ; |Lab4|temp2[4]                                                                                                                                         ; padio            ;
; |Lab4|temp2[6]                                                                                                                                         ; |Lab4|temp2[6]                                                                                                                                         ; padio            ;
; |Lab4|temp2[7]                                                                                                                                         ; |Lab4|temp2[7]                                                                                                                                         ; padio            ;
; |Lab4|temp3[1]                                                                                                                                         ; |Lab4|temp3[1]                                                                                                                                         ; padio            ;
; |Lab4|temp3[2]                                                                                                                                         ; |Lab4|temp3[2]                                                                                                                                         ; padio            ;
; |Lab4|temp3[4]                                                                                                                                         ; |Lab4|temp3[4]                                                                                                                                         ; padio            ;
; |Lab4|temp3[5]                                                                                                                                         ; |Lab4|temp3[5]                                                                                                                                         ; padio            ;
; |Lab4|temp3[7]                                                                                                                                         ; |Lab4|temp3[7]                                                                                                                                         ; padio            ;
; |Lab4|temp3[8]                                                                                                                                         ; |Lab4|temp3[8]                                                                                                                                         ; padio            ;
; |Lab4|temp3[9]                                                                                                                                         ; |Lab4|temp3[9]                                                                                                                                         ; padio            ;
; |Lab4|avg[9]                                                                                                                                           ; |Lab4|avg[9]                                                                                                                                           ; padio            ;
; |Lab4|select[3]                                                                                                                                        ; |Lab4|select[3]~corein                                                                                                                                 ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                              ; Output Port Name                                                                                                                                       ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab4|avg[0]~reg0                                                                                                                                      ; |Lab4|avg[0]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[8]~reg0                                                                                                                                      ; |Lab4|avg[8]~reg0                                                                                                                                      ; regout           ;
; |Lab4|avg[9]~reg0                                                                                                                                      ; |Lab4|avg[9]~reg0                                                                                                                                      ; regout           ;
; |Lab4|Add1~257                                                                                                                                         ; |Lab4|Add1~258                                                                                                                                         ; cout             ;
; |Lab4|Add1~259                                                                                                                                         ; |Lab4|Add1~260                                                                                                                                         ; cout             ;
; |Lab4|Add0~198                                                                                                                                         ; |Lab4|Add0~198                                                                                                                                         ; combout          ;
; |Lab4|Add0~198                                                                                                                                         ; |Lab4|Add0~199                                                                                                                                         ; cout             ;
; |Lab4|avg[0]~67                                                                                                                                        ; |Lab4|avg[0]~67                                                                                                                                        ; cout             ;
; |Lab4|Add1~263                                                                                                                                         ; |Lab4|Add1~264                                                                                                                                         ; cout             ;
; |Lab4|Add0~210                                                                                                                                         ; |Lab4|Add0~211                                                                                                                                         ; cout             ;
; |Lab4|Add1~269                                                                                                                                         ; |Lab4|Add1~270                                                                                                                                         ; cout             ;
; |Lab4|avg[5]~61                                                                                                                                        ; |Lab4|avg[5]~74                                                                                                                                        ; cout             ;
; |Lab4|Add1~271                                                                                                                                         ; |Lab4|Add1~272                                                                                                                                         ; cout             ;
; |Lab4|Add0~214                                                                                                                                         ; |Lab4|Add0~215                                                                                                                                         ; cout             ;
; |Lab4|avg[6]~62                                                                                                                                        ; |Lab4|avg[6]~75                                                                                                                                        ; cout             ;
; |Lab4|Add1~273                                                                                                                                         ; |Lab4|Add1~274                                                                                                                                         ; cout             ;
; |Lab4|avg[7]~63                                                                                                                                        ; |Lab4|avg[7]~76                                                                                                                                        ; cout             ;
; |Lab4|Add1~275                                                                                                                                         ; |Lab4|Add1~275                                                                                                                                         ; combout          ;
; |Lab4|Add0~218                                                                                                                                         ; |Lab4|Add0~218                                                                                                                                         ; combout          ;
; |Lab4|avg[8]~64                                                                                                                                        ; |Lab4|avg[8]~64                                                                                                                                        ; combout          ;
; |Lab4|avg[8]~64                                                                                                                                        ; |Lab4|avg[8]~77                                                                                                                                        ; cout             ;
; |Lab4|avg[9]~65                                                                                                                                        ; |Lab4|avg[9]~65                                                                                                                                        ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~24 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~26 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 ; cout             ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[0]~12 ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[0]~12 ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[2]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[2]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d[4]                                                                                                     ; |Lab4|bcd_decode_display:b1|display_drv:units|d[4]                                                                                                     ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[0]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[0]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[2]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[2]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[3]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[3]                                                                                                ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[5]                                                                                                ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d[5]                                                                                                ; regout           ;
; |Lab4|temp0[0]~reg0                                                                                                                                    ; |Lab4|temp0[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[1]~reg0                                                                                                                                    ; |Lab4|temp0[1]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[2]~reg0                                                                                                                                    ; |Lab4|temp0[2]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[3]~reg0                                                                                                                                    ; |Lab4|temp0[3]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[4]~reg0                                                                                                                                    ; |Lab4|temp0[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[5]~reg0                                                                                                                                    ; |Lab4|temp0[5]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[6]~reg0                                                                                                                                    ; |Lab4|temp0[6]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[7]~reg0                                                                                                                                    ; |Lab4|temp0[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[8]~reg0                                                                                                                                    ; |Lab4|temp0[8]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp0[9]~reg0                                                                                                                                    ; |Lab4|temp0[9]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[0]~reg0                                                                                                                                    ; |Lab4|temp1[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[1]~reg0                                                                                                                                    ; |Lab4|temp1[1]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[2]~reg0                                                                                                                                    ; |Lab4|temp1[2]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[3]~reg0                                                                                                                                    ; |Lab4|temp1[3]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[4]~reg0                                                                                                                                    ; |Lab4|temp1[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[5]~reg0                                                                                                                                    ; |Lab4|temp1[5]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[6]~reg0                                                                                                                                    ; |Lab4|temp1[6]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[7]~reg0                                                                                                                                    ; |Lab4|temp1[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[8]~reg0                                                                                                                                    ; |Lab4|temp1[8]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp1[9]~reg0                                                                                                                                    ; |Lab4|temp1[9]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[0]~reg0                                                                                                                                    ; |Lab4|temp2[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[1]~reg0                                                                                                                                    ; |Lab4|temp2[1]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[2]~reg0                                                                                                                                    ; |Lab4|temp2[2]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[3]~reg0                                                                                                                                    ; |Lab4|temp2[3]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[4]~reg0                                                                                                                                    ; |Lab4|temp2[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[5]~reg0                                                                                                                                    ; |Lab4|temp2[5]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[6]~reg0                                                                                                                                    ; |Lab4|temp2[6]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[7]~reg0                                                                                                                                    ; |Lab4|temp2[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[8]~reg0                                                                                                                                    ; |Lab4|temp2[8]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp2[9]~reg0                                                                                                                                    ; |Lab4|temp2[9]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[0]~reg0                                                                                                                                    ; |Lab4|temp3[0]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[1]~reg0                                                                                                                                    ; |Lab4|temp3[1]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[2]~reg0                                                                                                                                    ; |Lab4|temp3[2]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[3]~reg0                                                                                                                                    ; |Lab4|temp3[3]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[4]~reg0                                                                                                                                    ; |Lab4|temp3[4]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[5]~reg0                                                                                                                                    ; |Lab4|temp3[5]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[6]~reg0                                                                                                                                    ; |Lab4|temp3[6]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[7]~reg0                                                                                                                                    ; |Lab4|temp3[7]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[8]~reg0                                                                                                                                    ; |Lab4|temp3[8]~reg0                                                                                                                                    ; regout           ;
; |Lab4|temp3[9]~reg0                                                                                                                                    ; |Lab4|temp3[9]~reg0                                                                                                                                    ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd0[0]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd0[0]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|numb_bcd0[3]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd0[3]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~183                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~183                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|display_drv:units|d~185                                                                                                    ; |Lab4|bcd_decode_display:b1|display_drv:units|d~185                                                                                                    ; combout          ;
; |Lab4|bcd_decode_display:b1|numb_bcd1[3]                                                                                                               ; |Lab4|bcd_decode_display:b1|numb_bcd1[3]                                                                                                               ; regout           ;
; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~183                                                                                               ; |Lab4|bcd_decode_display:b1|display_drv:hundredths|d~183                                                                                               ; combout          ;
; |Lab4|temp0~520                                                                                                                                        ; |Lab4|temp0~520                                                                                                                                        ; combout          ;
; |Lab4|temp0~525                                                                                                                                        ; |Lab4|temp0~525                                                                                                                                        ; combout          ;
; |Lab4|temp1~520                                                                                                                                        ; |Lab4|temp1~520                                                                                                                                        ; combout          ;
; |Lab4|temp1~522                                                                                                                                        ; |Lab4|temp1~522                                                                                                                                        ; combout          ;
; |Lab4|temp1~523                                                                                                                                        ; |Lab4|temp1~523                                                                                                                                        ; combout          ;
; |Lab4|temp1~524                                                                                                                                        ; |Lab4|temp1~524                                                                                                                                        ; combout          ;
; |Lab4|temp1~525                                                                                                                                        ; |Lab4|temp1~525                                                                                                                                        ; combout          ;
; |Lab4|temp1~526                                                                                                                                        ; |Lab4|temp1~526                                                                                                                                        ; combout          ;
; |Lab4|temp1~527                                                                                                                                        ; |Lab4|temp1~527                                                                                                                                        ; combout          ;
; |Lab4|temp2~524                                                                                                                                        ; |Lab4|temp2~524                                                                                                                                        ; combout          ;
; |Lab4|temp2~527                                                                                                                                        ; |Lab4|temp2~527                                                                                                                                        ; combout          ;
; |Lab4|temp3~520                                                                                                                                        ; |Lab4|temp3~520                                                                                                                                        ; combout          ;
; |Lab4|temp3~521                                                                                                                                        ; |Lab4|temp3~521                                                                                                                                        ; combout          ;
; |Lab4|temp3~522                                                                                                                                        ; |Lab4|temp3~522                                                                                                                                        ; combout          ;
; |Lab4|temp3~524                                                                                                                                        ; |Lab4|temp3~524                                                                                                                                        ; combout          ;
; |Lab4|temp3~526                                                                                                                                        ; |Lab4|temp3~526                                                                                                                                        ; combout          ;
; |Lab4|temp3~527                                                                                                                                        ; |Lab4|temp3~527                                                                                                                                        ; combout          ;
; |Lab4|temp3~528                                                                                                                                        ; |Lab4|temp3~528                                                                                                                                        ; combout          ;
; |Lab4|temp3~529                                                                                                                                        ; |Lab4|temp3~529                                                                                                                                        ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~57            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~57            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~50            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~50            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~58            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[53]~58            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~59            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[52]~59            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~60            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[51]~60            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[50]~61            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[50]~61            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~62            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~62            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~41            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[62]~41            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[61]~42            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[60]~43            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[60]~43            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~44            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[59]~44            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[58]~45            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[58]~45            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~63            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[48]~63            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~26            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[69]~26            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~47            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[56]~47            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[30]~1742          ; |Lab4|bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[30]~1742          ; combout          ;
; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; |Lab4|bcd_decode_display:b1|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~38            ; combout          ;
; |Lab4|disp_drive[2]                                                                                                                                    ; |Lab4|disp_drive[2]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[4]                                                                                                                                    ; |Lab4|disp_drive[4]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[7]                                                                                                                                    ; |Lab4|disp_drive[7]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[9]                                                                                                                                    ; |Lab4|disp_drive[9]                                                                                                                                    ; padio            ;
; |Lab4|disp_drive[10]                                                                                                                                   ; |Lab4|disp_drive[10]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[12]                                                                                                                                   ; |Lab4|disp_drive[12]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[14]                                                                                                                                   ; |Lab4|disp_drive[14]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[16]                                                                                                                                   ; |Lab4|disp_drive[16]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[17]                                                                                                                                   ; |Lab4|disp_drive[17]                                                                                                                                   ; padio            ;
; |Lab4|disp_drive[19]                                                                                                                                   ; |Lab4|disp_drive[19]                                                                                                                                   ; padio            ;
; |Lab4|temp0[0]                                                                                                                                         ; |Lab4|temp0[0]                                                                                                                                         ; padio            ;
; |Lab4|temp0[1]                                                                                                                                         ; |Lab4|temp0[1]                                                                                                                                         ; padio            ;
; |Lab4|temp0[2]                                                                                                                                         ; |Lab4|temp0[2]                                                                                                                                         ; padio            ;
; |Lab4|temp0[3]                                                                                                                                         ; |Lab4|temp0[3]                                                                                                                                         ; padio            ;
; |Lab4|temp0[4]                                                                                                                                         ; |Lab4|temp0[4]                                                                                                                                         ; padio            ;
; |Lab4|temp0[5]                                                                                                                                         ; |Lab4|temp0[5]                                                                                                                                         ; padio            ;
; |Lab4|temp0[6]                                                                                                                                         ; |Lab4|temp0[6]                                                                                                                                         ; padio            ;
; |Lab4|temp0[7]                                                                                                                                         ; |Lab4|temp0[7]                                                                                                                                         ; padio            ;
; |Lab4|temp0[8]                                                                                                                                         ; |Lab4|temp0[8]                                                                                                                                         ; padio            ;
; |Lab4|temp0[9]                                                                                                                                         ; |Lab4|temp0[9]                                                                                                                                         ; padio            ;
; |Lab4|temp1[0]                                                                                                                                         ; |Lab4|temp1[0]                                                                                                                                         ; padio            ;
; |Lab4|temp1[1]                                                                                                                                         ; |Lab4|temp1[1]                                                                                                                                         ; padio            ;
; |Lab4|temp1[2]                                                                                                                                         ; |Lab4|temp1[2]                                                                                                                                         ; padio            ;
; |Lab4|temp1[3]                                                                                                                                         ; |Lab4|temp1[3]                                                                                                                                         ; padio            ;
; |Lab4|temp1[4]                                                                                                                                         ; |Lab4|temp1[4]                                                                                                                                         ; padio            ;
; |Lab4|temp1[5]                                                                                                                                         ; |Lab4|temp1[5]                                                                                                                                         ; padio            ;
; |Lab4|temp1[6]                                                                                                                                         ; |Lab4|temp1[6]                                                                                                                                         ; padio            ;
; |Lab4|temp1[7]                                                                                                                                         ; |Lab4|temp1[7]                                                                                                                                         ; padio            ;
; |Lab4|temp1[8]                                                                                                                                         ; |Lab4|temp1[8]                                                                                                                                         ; padio            ;
; |Lab4|temp1[9]                                                                                                                                         ; |Lab4|temp1[9]                                                                                                                                         ; padio            ;
; |Lab4|temp2[0]                                                                                                                                         ; |Lab4|temp2[0]                                                                                                                                         ; padio            ;
; |Lab4|temp2[1]                                                                                                                                         ; |Lab4|temp2[1]                                                                                                                                         ; padio            ;
; |Lab4|temp2[2]                                                                                                                                         ; |Lab4|temp2[2]                                                                                                                                         ; padio            ;
; |Lab4|temp2[3]                                                                                                                                         ; |Lab4|temp2[3]                                                                                                                                         ; padio            ;
; |Lab4|temp2[4]                                                                                                                                         ; |Lab4|temp2[4]                                                                                                                                         ; padio            ;
; |Lab4|temp2[5]                                                                                                                                         ; |Lab4|temp2[5]                                                                                                                                         ; padio            ;
; |Lab4|temp2[6]                                                                                                                                         ; |Lab4|temp2[6]                                                                                                                                         ; padio            ;
; |Lab4|temp2[7]                                                                                                                                         ; |Lab4|temp2[7]                                                                                                                                         ; padio            ;
; |Lab4|temp2[8]                                                                                                                                         ; |Lab4|temp2[8]                                                                                                                                         ; padio            ;
; |Lab4|temp2[9]                                                                                                                                         ; |Lab4|temp2[9]                                                                                                                                         ; padio            ;
; |Lab4|temp3[0]                                                                                                                                         ; |Lab4|temp3[0]                                                                                                                                         ; padio            ;
; |Lab4|temp3[1]                                                                                                                                         ; |Lab4|temp3[1]                                                                                                                                         ; padio            ;
; |Lab4|temp3[2]                                                                                                                                         ; |Lab4|temp3[2]                                                                                                                                         ; padio            ;
; |Lab4|temp3[3]                                                                                                                                         ; |Lab4|temp3[3]                                                                                                                                         ; padio            ;
; |Lab4|temp3[4]                                                                                                                                         ; |Lab4|temp3[4]                                                                                                                                         ; padio            ;
; |Lab4|temp3[5]                                                                                                                                         ; |Lab4|temp3[5]                                                                                                                                         ; padio            ;
; |Lab4|temp3[6]                                                                                                                                         ; |Lab4|temp3[6]                                                                                                                                         ; padio            ;
; |Lab4|temp3[7]                                                                                                                                         ; |Lab4|temp3[7]                                                                                                                                         ; padio            ;
; |Lab4|temp3[8]                                                                                                                                         ; |Lab4|temp3[8]                                                                                                                                         ; padio            ;
; |Lab4|temp3[9]                                                                                                                                         ; |Lab4|temp3[9]                                                                                                                                         ; padio            ;
; |Lab4|avg[0]                                                                                                                                           ; |Lab4|avg[0]                                                                                                                                           ; padio            ;
; |Lab4|avg[8]                                                                                                                                           ; |Lab4|avg[8]                                                                                                                                           ; padio            ;
; |Lab4|avg[9]                                                                                                                                           ; |Lab4|avg[9]                                                                                                                                           ; padio            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Mon Nov 11 16:27:36 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info: Using vector source file "H:/DigitalProgrammingLab4/Lab4.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      65.09 %
Info: Number of transitions in simulation is 9596
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 201 megabytes of memory during processing
    Info: Processing ended: Mon Nov 11 16:27:37 2019
    Info: Elapsed time: 00:00:01


