{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490290368006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490290368007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 18:32:47 2017 " "Processing started: Thu Mar 23 18:32:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490290368007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490290368007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BancRegistres -c BancRegistres " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BancRegistres -c BancRegistres" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490290368007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1490290368492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_6_1200mv_85c_slow.vho /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_6_1200mv_85c_slow.vho in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290369473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_6_1200mv_0c_slow.vho /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_6_1200mv_0c_slow.vho in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290369992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_min_1200mv_0c_fast.vho /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_min_1200mv_0c_fast.vho in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290370639 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres.vho /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres.vho in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290371102 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_6_1200mv_85c_vhd_slow.sdo /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_6_1200mv_85c_vhd_slow.sdo in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290371458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_6_1200mv_0c_vhd_slow.sdo /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_6_1200mv_0c_vhd_slow.sdo in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290371964 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_min_1200mv_0c_vhd_fast.sdo /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_min_1200mv_0c_vhd_fast.sdo in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290372333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BancRegistres_vhd.sdo /home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/ simulation " "Generated file BancRegistres_vhd.sdo in folder \"/home/comnu/Documents/Q4/ArquitecturaComputadors/P2/components/BancRegistres/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490290372688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490290372760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 18:32:52 2017 " "Processing ended: Thu Mar 23 18:32:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490290372760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490290372760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490290372760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1490290372760 ""}
