{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:42:02 2011 " "Info: Processing started: Sun Nov 27 16:42:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buzzer -c buzzer " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buzzer -c buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|clk_cnt1\[23\] " "Info: Detected ripple clock \"song_top:inst\|clk_cnt1\[23\]\" as buffer" {  } { { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|clk_cnt1\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[13\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[13\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[12\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[12\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[11\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[11\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[10\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[10\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[9\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[9\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[8\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[8\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[7\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[7\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[6\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[6\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[5\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[5\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[4\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[4\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[3\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[3\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[2\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[2\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[1\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[1\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|clk_cnt1\[2\] " "Info: Detected ripple clock \"song_top:inst\|clk_cnt1\[2\]\" as buffer" {  } { { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|clk_cnt1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song_top:inst\|song:song_inst\|Equal0~166 " "Info: Detected gated clock \"song_top:inst\|song:song_inst\|Equal0~166\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|Equal0~166" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song_top:inst\|song:song_inst\|Equal0~165 " "Info: Detected gated clock \"song_top:inst\|song:song_inst\|Equal0~165\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|Equal0~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song_top:inst\|song:song_inst\|Equal0~163 " "Info: Detected gated clock \"song_top:inst\|song:song_inst\|Equal0~163\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|Equal0~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "song_top:inst\|song:song_inst\|Equal0~164 " "Info: Detected gated clock \"song_top:inst\|song:song_inst\|Equal0~164\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|Equal0~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "song_top:inst\|song:song_inst\|divider\[0\] " "Info: Detected ripple clock \"song_top:inst\|song:song_inst\|divider\[0\]\" as buffer" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "song_top:inst\|song:song_inst\|divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register song_top:inst\|song:song_inst\|med\[0\] register song_top:inst\|song:song_inst\|origin\[10\] 76.08 MHz 13.144 ns Internal " "Info: Clock \"clk\" has Internal fmax of 76.08 MHz between source register \"song_top:inst\|song:song_inst\|med\[0\]\" and destination register \"song_top:inst\|song:song_inst\|origin\[10\]\" (period= 13.144 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.435 ns + Longest register register " "Info: + Longest register to register delay is 12.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns song_top:inst\|song:song_inst\|med\[0\] 1 REG LC_X5_Y3_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N7; Fanout = 9; REG Node = 'song_top:inst\|song:song_inst\|med\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { song_top:inst|song:song_inst|med[0] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.740 ns) 2.075 ns song_top:inst\|song:song_inst\|Equal1~156 2 COMB LC_X6_Y3_N5 5 " "Info: 2: + IC(1.335 ns) + CELL(0.740 ns) = 2.075 ns; Loc. = LC_X6_Y3_N5; Fanout = 5; COMB Node = 'song_top:inst\|song:song_inst\|Equal1~156'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { song_top:inst|song:song_inst|med[0] song_top:inst|song:song_inst|Equal1~156 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.200 ns) 4.685 ns song_top:inst\|song:song_inst\|Equal1~157 3 COMB LC_X5_Y4_N3 4 " "Info: 3: + IC(2.410 ns) + CELL(0.200 ns) = 4.685 ns; Loc. = LC_X5_Y4_N3; Fanout = 4; COMB Node = 'song_top:inst\|song:song_inst\|Equal1~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { song_top:inst|song:song_inst|Equal1~156 song_top:inst|song:song_inst|Equal1~157 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.740 ns) 6.583 ns song_top:inst\|song:song_inst\|Selector12~179 4 COMB LC_X6_Y4_N4 2 " "Info: 4: + IC(1.158 ns) + CELL(0.740 ns) = 6.583 ns; Loc. = LC_X6_Y4_N4; Fanout = 2; COMB Node = 'song_top:inst\|song:song_inst\|Selector12~179'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { song_top:inst|song:song_inst|Equal1~157 song_top:inst|song:song_inst|Selector12~179 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 8.216 ns song_top:inst\|song:song_inst\|WideNor0~63 5 COMB LC_X6_Y4_N9 3 " "Info: 5: + IC(0.719 ns) + CELL(0.914 ns) = 8.216 ns; Loc. = LC_X6_Y4_N9; Fanout = 3; COMB Node = 'song_top:inst\|song:song_inst\|WideNor0~63'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { song_top:inst|song:song_inst|Selector12~179 song_top:inst|song:song_inst|WideNor0~63 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 9.150 ns song_top:inst\|song:song_inst\|WideNor0 6 COMB LC_X6_Y4_N1 12 " "Info: 6: + IC(0.734 ns) + CELL(0.200 ns) = 9.150 ns; Loc. = LC_X6_Y4_N1; Fanout = 12; COMB Node = 'song_top:inst\|song:song_inst\|WideNor0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { song_top:inst|song:song_inst|WideNor0~63 song_top:inst|song:song_inst|WideNor0 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.591 ns) 12.435 ns song_top:inst\|song:song_inst\|origin\[10\] 7 REG LC_X5_Y2_N6 2 " "Info: 7: + IC(2.694 ns) + CELL(0.591 ns) = 12.435 ns; Loc. = LC_X5_Y2_N6; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|origin\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.285 ns" { song_top:inst|song:song_inst|WideNor0 song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 27.22 % ) " "Info: Total cell delay = 3.385 ns ( 27.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.050 ns ( 72.78 % ) " "Info: Total interconnect delay = 9.050 ns ( 72.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.435 ns" { song_top:inst|song:song_inst|med[0] song_top:inst|song:song_inst|Equal1~156 song_top:inst|song:song_inst|Equal1~157 song_top:inst|song:song_inst|Selector12~179 song_top:inst|song:song_inst|WideNor0~63 song_top:inst|song:song_inst|WideNor0 song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.435 ns" { song_top:inst|song:song_inst|med[0] {} song_top:inst|song:song_inst|Equal1~156 {} song_top:inst|song:song_inst|Equal1~157 {} song_top:inst|song:song_inst|Selector12~179 {} song_top:inst|song:song_inst|WideNor0~63 {} song_top:inst|song:song_inst|WideNor0 {} song_top:inst|song:song_inst|origin[10] {} } { 0.000ns 1.335ns 2.410ns 1.158ns 0.719ns 0.734ns 2.694ns } { 0.000ns 0.740ns 0.200ns 0.740ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.058 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 11.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns song_top:inst\|clk_cnt1\[23\] 2 REG LC_X4_Y3_N6 30 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y3_N6; Fanout = 30; REG Node = 'song_top:inst\|clk_cnt1\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(0.918 ns) 11.058 ns song_top:inst\|song:song_inst\|origin\[10\] 3 REG LC_X5_Y2_N6 2 " "Info: 3: + IC(3.270 ns) + CELL(0.918 ns) = 11.058 ns; Loc. = LC_X5_Y2_N6; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|origin\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.188 ns" { song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.24 % ) " "Info: Total cell delay = 3.344 ns ( 30.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.714 ns ( 69.76 % ) " "Info: Total interconnect delay = 7.714 ns ( 69.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.058 ns" { clk song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.058 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} song_top:inst|song:song_inst|origin[10] {} } { 0.000ns 0.000ns 4.444ns 3.270ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.058 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns song_top:inst\|clk_cnt1\[23\] 2 REG LC_X4_Y3_N6 30 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X4_Y3_N6; Fanout = 30; REG Node = 'song_top:inst\|clk_cnt1\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(0.918 ns) 11.058 ns song_top:inst\|song:song_inst\|med\[0\] 3 REG LC_X5_Y3_N7 9 " "Info: 3: + IC(3.270 ns) + CELL(0.918 ns) = 11.058 ns; Loc. = LC_X5_Y3_N7; Fanout = 9; REG Node = 'song_top:inst\|song:song_inst\|med\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.188 ns" { song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|med[0] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 30.24 % ) " "Info: Total cell delay = 3.344 ns ( 30.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.714 ns ( 69.76 % ) " "Info: Total interconnect delay = 7.714 ns ( 69.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.058 ns" { clk song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|med[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.058 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} song_top:inst|song:song_inst|med[0] {} } { 0.000ns 0.000ns 4.444ns 3.270ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.058 ns" { clk song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.058 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} song_top:inst|song:song_inst|origin[10] {} } { 0.000ns 0.000ns 4.444ns 3.270ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.058 ns" { clk song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|med[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.058 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} song_top:inst|song:song_inst|med[0] {} } { 0.000ns 0.000ns 4.444ns 3.270ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.435 ns" { song_top:inst|song:song_inst|med[0] song_top:inst|song:song_inst|Equal1~156 song_top:inst|song:song_inst|Equal1~157 song_top:inst|song:song_inst|Selector12~179 song_top:inst|song:song_inst|WideNor0~63 song_top:inst|song:song_inst|WideNor0 song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.435 ns" { song_top:inst|song:song_inst|med[0] {} song_top:inst|song:song_inst|Equal1~156 {} song_top:inst|song:song_inst|Equal1~157 {} song_top:inst|song:song_inst|Selector12~179 {} song_top:inst|song:song_inst|WideNor0~63 {} song_top:inst|song:song_inst|WideNor0 {} song_top:inst|song:song_inst|origin[10] {} } { 0.000ns 1.335ns 2.410ns 1.158ns 0.719ns 0.734ns 2.694ns } { 0.000ns 0.740ns 0.200ns 0.740ns 0.914ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.058 ns" { clk song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|origin[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.058 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} song_top:inst|song:song_inst|origin[10] {} } { 0.000ns 0.000ns 4.444ns 3.270ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.058 ns" { clk song_top:inst|clk_cnt1[23] song_top:inst|song:song_inst|med[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.058 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} song_top:inst|song:song_inst|med[0] {} } { 0.000ns 0.000ns 4.444ns 3.270ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "song_top:inst\|song:song_inst\|sp song_top:inst\|song:song_inst\|sp clk 576 ps " "Info: Found hold time violation between source  pin or register \"song_top:inst\|song:song_inst\|sp\" and destination pin or register \"song_top:inst\|song:song_inst\|sp\" for clock \"clk\" (Hold time is 576 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.216 ns + Largest " "Info: + Largest clock skew is 2.216 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.426 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 18.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns song_top:inst\|clk_cnt1\[2\] 2 REG LC_X2_Y3_N5 17 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X2_Y3_N5; Fanout = 17; REG Node = 'song_top:inst\|clk_cnt1\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk song_top:inst|clk_cnt1[2] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(1.294 ns) 11.523 ns song_top:inst\|song:song_inst\|divider\[7\] 3 REG LC_X7_Y2_N0 4 " "Info: 3: + IC(3.359 ns) + CELL(1.294 ns) = 11.523 ns; Loc. = LC_X7_Y2_N0; Fanout = 4; REG Node = 'song_top:inst\|song:song_inst\|divider\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.914 ns) 13.741 ns song_top:inst\|song:song_inst\|Equal0~164 4 COMB LC_X6_Y2_N0 1 " "Info: 4: + IC(1.304 ns) + CELL(0.914 ns) = 13.741 ns; Loc. = LC_X6_Y2_N0; Fanout = 1; COMB Node = 'song_top:inst\|song:song_inst\|Equal0~164'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.914 ns) 15.754 ns song_top:inst\|song:song_inst\|Equal0 5 COMB LC_X7_Y2_N8 15 " "Info: 5: + IC(1.099 ns) + CELL(0.914 ns) = 15.754 ns; Loc. = LC_X7_Y2_N8; Fanout = 15; COMB Node = 'song_top:inst\|song:song_inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.918 ns) 18.426 ns song_top:inst\|song:song_inst\|sp 6 REG LC_X7_Y1_N2 2 " "Info: 6: + IC(1.754 ns) + CELL(0.918 ns) = 18.426 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|sp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.466 ns ( 35.09 % ) " "Info: Total cell delay = 6.466 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.960 ns ( 64.91 % ) " "Info: Total interconnect delay = 11.960 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.426 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.426 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[7] {} song_top:inst|song:song_inst|Equal0~164 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 1.304ns 1.099ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.210 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 16.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns song_top:inst\|clk_cnt1\[2\] 2 REG LC_X2_Y3_N5 17 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X2_Y3_N5; Fanout = 17; REG Node = 'song_top:inst\|clk_cnt1\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk song_top:inst|clk_cnt1[2] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(1.294 ns) 11.523 ns song_top:inst\|song:song_inst\|divider\[12\] 3 REG LC_X7_Y2_N5 4 " "Info: 3: + IC(3.359 ns) + CELL(1.294 ns) = 11.523 ns; Loc. = LC_X7_Y2_N5; Fanout = 4; REG Node = 'song_top:inst\|song:song_inst\|divider\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[12] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.511 ns) 13.033 ns song_top:inst\|song:song_inst\|Equal0~166 4 COMB LC_X7_Y2_N7 1 " "Info: 4: + IC(0.999 ns) + CELL(0.511 ns) = 13.033 ns; Loc. = LC_X7_Y2_N7; Fanout = 1; COMB Node = 'song_top:inst\|song:song_inst\|Equal0~166'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { song_top:inst|song:song_inst|divider[12] song_top:inst|song:song_inst|Equal0~166 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.538 ns song_top:inst\|song:song_inst\|Equal0 5 COMB LC_X7_Y2_N8 15 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 13.538 ns; Loc. = LC_X7_Y2_N8; Fanout = 15; COMB Node = 'song_top:inst\|song:song_inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { song_top:inst|song:song_inst|Equal0~166 song_top:inst|song:song_inst|Equal0 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.918 ns) 16.210 ns song_top:inst\|song:song_inst\|sp 6 REG LC_X7_Y1_N2 2 " "Info: 6: + IC(1.754 ns) + CELL(0.918 ns) = 16.210 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|sp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.349 ns ( 33.00 % ) " "Info: Total cell delay = 5.349 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.861 ns ( 67.00 % ) " "Info: Total interconnect delay = 10.861 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.210 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[12] song_top:inst|song:song_inst|Equal0~166 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.210 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[12] {} song_top:inst|song:song_inst|Equal0~166 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 0.999ns 0.305ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.426 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.426 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[7] {} song_top:inst|song:song_inst|Equal0~164 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 1.304ns 1.099ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.914ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.210 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[12] song_top:inst|song:song_inst|Equal0~166 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.210 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[12] {} song_top:inst|song:song_inst|Equal0~166 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 0.999ns 0.305ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.485 ns - Shortest register register " "Info: - Shortest register to register delay is 1.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns song_top:inst\|song:song_inst\|sp 1 REG LC_X7_Y1_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|sp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.591 ns) 1.485 ns song_top:inst\|song:song_inst\|sp 2 REG LC_X7_Y1_N2 2 " "Info: 2: + IC(0.894 ns) + CELL(0.591 ns) = 1.485 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|sp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { song_top:inst|song:song_inst|sp song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.80 % ) " "Info: Total cell delay = 0.591 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 60.20 % ) " "Info: Total interconnect delay = 0.894 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { song_top:inst|song:song_inst|sp song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { song_top:inst|song:song_inst|sp {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.894ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.426 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.426 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[7] {} song_top:inst|song:song_inst|Equal0~164 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 1.304ns 1.099ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.914ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.210 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[12] song_top:inst|song:song_inst|Equal0~166 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.210 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[12] {} song_top:inst|song:song_inst|Equal0~166 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 0.999ns 0.305ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.511ns 0.200ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { song_top:inst|song:song_inst|sp song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.485 ns" { song_top:inst|song:song_inst|sp {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.894ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "song_top:inst\|clk_cnt1\[16\] rst_n clk -0.553 ns register " "Info: tsu for register \"song_top:inst\|clk_cnt1\[16\]\" (data pin = \"rst_n\", clock pin = \"clk\") is -0.553 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.608 ns + Longest pin register " "Info: + Longest pin to register delay is 5.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 24; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 192 136 304 208 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.716 ns) + CELL(1.760 ns) 5.608 ns song_top:inst\|clk_cnt1\[16\] 2 REG LC_X3_Y3_N9 2 " "Info: 2: + IC(2.716 ns) + CELL(1.760 ns) = 5.608 ns; Loc. = LC_X3_Y3_N9; Fanout = 2; REG Node = 'song_top:inst\|clk_cnt1\[16\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.476 ns" { rst_n song_top:inst|clk_cnt1[16] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 51.57 % ) " "Info: Total cell delay = 2.892 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.716 ns ( 48.43 % ) " "Info: Total interconnect delay = 2.716 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { rst_n song_top:inst|clk_cnt1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { rst_n {} rst_n~combout {} song_top:inst|clk_cnt1[16] {} } { 0.000ns 0.000ns 2.716ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns song_top:inst\|clk_cnt1\[16\] 2 REG LC_X3_Y3_N9 2 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X3_Y3_N9; Fanout = 2; REG Node = 'song_top:inst\|clk_cnt1\[16\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk song_top:inst|clk_cnt1[16] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk song_top:inst|clk_cnt1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[16] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.608 ns" { rst_n song_top:inst|clk_cnt1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.608 ns" { rst_n {} rst_n~combout {} song_top:inst|clk_cnt1[16] {} } { 0.000ns 0.000ns 2.716ns } { 0.000ns 1.132ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk song_top:inst|clk_cnt1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[16] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Buzzer song_top:inst\|song:song_inst\|sp 23.616 ns register " "Info: tco from clock \"clk\" to destination pin \"Buzzer\" through register \"song_top:inst\|song:song_inst\|sp\" is 23.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 18.426 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 18.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(1.294 ns) 6.870 ns song_top:inst\|clk_cnt1\[2\] 2 REG LC_X2_Y3_N5 17 " "Info: 2: + IC(4.444 ns) + CELL(1.294 ns) = 6.870 ns; Loc. = LC_X2_Y3_N5; Fanout = 17; REG Node = 'song_top:inst\|clk_cnt1\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clk song_top:inst|clk_cnt1[2] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.359 ns) + CELL(1.294 ns) 11.523 ns song_top:inst\|song:song_inst\|divider\[7\] 3 REG LC_X7_Y2_N0 4 " "Info: 3: + IC(3.359 ns) + CELL(1.294 ns) = 11.523 ns; Loc. = LC_X7_Y2_N0; Fanout = 4; REG Node = 'song_top:inst\|song:song_inst\|divider\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.914 ns) 13.741 ns song_top:inst\|song:song_inst\|Equal0~164 4 COMB LC_X6_Y2_N0 1 " "Info: 4: + IC(1.304 ns) + CELL(0.914 ns) = 13.741 ns; Loc. = LC_X6_Y2_N0; Fanout = 1; COMB Node = 'song_top:inst\|song:song_inst\|Equal0~164'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.914 ns) 15.754 ns song_top:inst\|song:song_inst\|Equal0 5 COMB LC_X7_Y2_N8 15 " "Info: 5: + IC(1.099 ns) + CELL(0.914 ns) = 15.754 ns; Loc. = LC_X7_Y2_N8; Fanout = 15; COMB Node = 'song_top:inst\|song:song_inst\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.918 ns) 18.426 ns song_top:inst\|song:song_inst\|sp 6 REG LC_X7_Y1_N2 2 " "Info: 6: + IC(1.754 ns) + CELL(0.918 ns) = 18.426 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|sp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.466 ns ( 35.09 % ) " "Info: Total cell delay = 6.466 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.960 ns ( 64.91 % ) " "Info: Total interconnect delay = 11.960 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.426 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.426 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[7] {} song_top:inst|song:song_inst|Equal0~164 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 1.304ns 1.099ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.814 ns + Longest register pin " "Info: + Longest register to pin delay is 4.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns song_top:inst\|song:song_inst\|sp 1 REG LC_X7_Y1_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y1_N2; Fanout = 2; REG Node = 'song_top:inst\|song:song_inst\|sp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "song.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(2.322 ns) 4.814 ns Buzzer 2 PIN PIN_21 0 " "Info: 2: + IC(2.492 ns) + CELL(2.322 ns) = 4.814 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'Buzzer'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { song_top:inst|song:song_inst|sp Buzzer } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 448 624 192 "Buzzer" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.23 % ) " "Info: Total cell delay = 2.322 ns ( 48.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.492 ns ( 51.77 % ) " "Info: Total interconnect delay = 2.492 ns ( 51.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { song_top:inst|song:song_inst|sp Buzzer } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.814 ns" { song_top:inst|song:song_inst|sp {} Buzzer {} } { 0.000ns 2.492ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "18.426 ns" { clk song_top:inst|clk_cnt1[2] song_top:inst|song:song_inst|divider[7] song_top:inst|song:song_inst|Equal0~164 song_top:inst|song:song_inst|Equal0 song_top:inst|song:song_inst|sp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "18.426 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[2] {} song_top:inst|song:song_inst|divider[7] {} song_top:inst|song:song_inst|Equal0~164 {} song_top:inst|song:song_inst|Equal0 {} song_top:inst|song:song_inst|sp {} } { 0.000ns 0.000ns 4.444ns 3.359ns 1.304ns 1.099ns 1.754ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.914ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { song_top:inst|song:song_inst|sp Buzzer } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.814 ns" { song_top:inst|song:song_inst|sp {} Buzzer {} } { 0.000ns 2.492ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "song_top:inst\|clk_cnt1\[23\] rst_n clk 1.145 ns register " "Info: th for register \"song_top:inst\|clk_cnt1\[23\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 1.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.494 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 24; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 176 136 304 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.444 ns) + CELL(0.918 ns) 6.494 ns song_top:inst\|clk_cnt1\[23\] 2 REG LC_X4_Y3_N6 30 " "Info: 2: + IC(4.444 ns) + CELL(0.918 ns) = 6.494 ns; Loc. = LC_X4_Y3_N6; Fanout = 30; REG Node = 'song_top:inst\|clk_cnt1\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { clk song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.57 % ) " "Info: Total cell delay = 2.050 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.444 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.444 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 24 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 24; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "buzzer.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/buzzer.bdf" { { 192 136 304 208 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.678 ns) + CELL(1.760 ns) 5.570 ns song_top:inst\|clk_cnt1\[23\] 2 REG LC_X4_Y3_N6 30 " "Info: 2: + IC(2.678 ns) + CELL(1.760 ns) = 5.570 ns; Loc. = LC_X4_Y3_N6; Fanout = 30; REG Node = 'song_top:inst\|clk_cnt1\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { rst_n song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "song_top.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX03/Buzzer/song_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 51.92 % ) " "Info: Total cell delay = 2.892 ns ( 51.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.678 ns ( 48.08 % ) " "Info: Total interconnect delay = 2.678 ns ( 48.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { rst_n song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { rst_n {} rst_n~combout {} song_top:inst|clk_cnt1[23] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { clk song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.494 ns" { clk {} clk~combout {} song_top:inst|clk_cnt1[23] {} } { 0.000ns 0.000ns 4.444ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { rst_n song_top:inst|clk_cnt1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { rst_n {} rst_n~combout {} song_top:inst|clk_cnt1[23] {} } { 0.000ns 0.000ns 2.678ns } { 0.000ns 1.132ns 1.760ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:42:04 2011 " "Info: Processing ended: Sun Nov 27 16:42:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
