# Reading pref.tcl
# do IITB_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:57:20 on Nov 24,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture Behave of RF
# ** Error (suppressible): C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl(23): (vcom-1339) Selected signal assignment choices cover only 8 out of 729 cases.
# ** Error (suppressible): C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl(33): (vcom-1339) Selected signal assignment choices cover only 8 out of 729 cases.
# ** Note: C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl(72): VHDL Compiler exiting
# End time: 14:57:20 on Nov 24,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./IITB_CPU_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl}"
