# HDLBits Solution

HDLBits Problem Sets : https://hdlbits.01xz.net/wiki/Problem_sets <br>
A personal collection of Verilog solutions to problems from HDLBits. All Verilog files include **inline comments** (`//`) to explain the exercise and code. This helps in learning, reviewing, and sharing concepts clearly with others.

## 📈 Progress

| Section                             | Status          |
|-------------------------------------|-----------------|
| 🟢 Getting Started                   | ✅ Completed     |
| 🔤 Verilog Language                  | ✅ Completed     |
| 🔧 Circuits                          | 🕐 In Progress   |
| 📊 Verification: Reading Simulations| 🔜 Not Started   |
| 🧪 Verification: Writing Testbenches| 🔜 Not Started   |
| 🎓 CS450                            | 🔜 Not Started   |

## 📩 Contact
Feel free to reach out if you have any questions! <br>
✉️ GMAIL : kasmykas2233@gmail.com <br>
🌐 HackMD : https://hackmd.io/@wui0p/S1RqsJ_fee
