{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570477962810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570477962820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 16:52:42 2019 " "Processing started: Mon Oct 07 16:52:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570477962820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477962820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477962820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570477963675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570477963676 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(120) " "VHDL syntax error at Relogio.vhd(120) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(126) " "VHDL syntax error at Relogio.vhd(126) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(133) " "VHDL syntax error at Relogio.vhd(133) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(139) " "VHDL syntax error at Relogio.vhd(139) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(146) " "VHDL syntax error at Relogio.vhd(146) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975901 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator Relogio.vhd(151) " "VHDL syntax error at Relogio.vhd(151) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "diasplay7Seg.vhd " "Can't analyze file -- file diasplay7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975923 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "botoes.vhd " "Can't analyze file -- file botoes.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975933 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "topLevelDIvisorvhd.vhd " "Can't analyze file -- file topLevelDIvisorvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975942 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement CPU.vhd(36) " "VHDL syntax error at CPU.vhd(36) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(46) " "VHDL syntax error at CPU.vhd(46) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement CPU.vhd(66) " "VHDL syntax error at CPU.vhd(66) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(72) " "VHDL syntax error at CPU.vhd(72) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" CPU.vhd(79) " "VHDL syntax error at CPU.vhd(79) near text \";\";  expecting \")\", or \",\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(86) " "VHDL syntax error at CPU.vhd(86) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisorGen.vhd " "Can't analyze file -- file divisorGen.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \":\", or \",\" UC.vhd(34) " "VHDL syntax error at UC.vhd(34) near text \"/\";  expecting \":\", or \",\"" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" UC.vhd(36) " "VHDL syntax error at UC.vhd(36) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" UC.vhd(56) " "VHDL syntax error at UC.vhd(56) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975968 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Arc " "Found design unit 1: decoder-Arc" {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975974 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_FlipFlop-Arc " "Found design unit 1: Reg_FlipFlop-Arc" {  } { { "flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_FlipFlop " "Found entity 1: Reg_FlipFlop" {  } { { "flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975986 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570477975992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Arc " "Found design unit 1: mux-Arc" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975992 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arc " "Found design unit 1: pc-Arc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975998 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976004 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976004 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ula.vhd(28) " "VHDL syntax error at ula.vhd(28) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976009 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" ula.vhd(49) " "VHDL syntax error at ula.vhd(49) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancodregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancodregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976022 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570477976143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 16:52:56 2019 " "Processing ended: Mon Oct 07 16:52:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570477976143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570477976143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570477976143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570477962810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570477962820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 16:52:42 2019 " "Processing started: Mon Oct 07 16:52:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570477962820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477962820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477962820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570477963675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570477963676 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(120) " "VHDL syntax error at Relogio.vhd(120) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 120 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(126) " "VHDL syntax error at Relogio.vhd(126) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(133) " "VHDL syntax error at Relogio.vhd(133) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" Relogio.vhd(139) " "VHDL syntax error at Relogio.vhd(139) near text \";\";  expecting \"<=\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 139 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975900 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement Relogio.vhd(146) " "VHDL syntax error at Relogio.vhd(146) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975901 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator Relogio.vhd(151) " "VHDL syntax error at Relogio.vhd(151) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "Relogio.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/Relogio.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 0 0 " "Found 0 design units, including 0 entities, in source file relogio.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 1 1 " "Found 1 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "diasplay7Seg.vhd " "Can't analyze file -- file diasplay7Seg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 chaves " "Found entity 1: chaves" {  } { { "chaves.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/chaves.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975923 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "botoes.vhd " "Can't analyze file -- file botoes.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975933 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "topLevelDIvisorvhd.vhd " "Can't analyze file -- file topLevelDIvisorvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975942 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement CPU.vhd(36) " "VHDL syntax error at CPU.vhd(36) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(46) " "VHDL syntax error at CPU.vhd(46) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement CPU.vhd(66) " "VHDL syntax error at CPU.vhd(66) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 66 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(72) " "VHDL syntax error at CPU.vhd(72) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" CPU.vhd(79) " "VHDL syntax error at CPU.vhd(79) near text \";\";  expecting \")\", or \",\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" CPU.vhd(86) " "VHDL syntax error at CPU.vhd(86) near text \";\";  expecting \"<=\"" {  } { { "CPU.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/CPU.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975948 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisorGen.vhd " "Can't analyze file -- file divisorGen.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1570477975957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"/\";  expecting \":\", or \",\" UC.vhd(34) " "VHDL syntax error at UC.vhd(34) near text \"/\";  expecting \":\", or \",\"" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" UC.vhd(36) " "VHDL syntax error at UC.vhd(36) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975962 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" UC.vhd(56) " "VHDL syntax error at UC.vhd(56) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "UC.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/UC.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7segdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7segdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975968 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7SegDisplay.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/conversorHex7SegDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Arc " "Found design unit 1: decoder-Arc" {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975974 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_FlipFlop-Arc " "Found design unit 1: Reg_FlipFlop-Arc" {  } { { "flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_FlipFlop " "Found entity 1: Reg_FlipFlop" {  } { { "flipflop.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975986 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570477975992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Arc " "Found design unit 1: mux-Arc" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975992 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Arc " "Found design unit 1: pc-Arc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975998 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477975998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477975998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Arc " "Found design unit 1: somador-Arc" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976004 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976004 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" ula.vhd(28) " "VHDL syntax error at ula.vhd(28) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976009 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" ula.vhd(49) " "VHDL syntax error at ula.vhd(49) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "ula.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/ula.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divPor2 " "Found design unit 1: divisorGenerico-divPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divPotenciaDe2 " "Found design unit 2: divisorGenerico-divPotenciaDe2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorGenerico-divInteiro " "Found design unit 3: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancodregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancodregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976022 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "BancodRegistradores.vhd" "" { Text "C:/Users/victo/Documents/GitHub/Processador-Relogio/Relogio_Quartus/BancodRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477976022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570477976143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 16:52:56 2019 " "Processing ended: Mon Oct 07 16:52:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570477976143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570477976143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570477976143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477976833 ""}
