Classic Timing Analyzer report for model8
Wed Oct 23 21:00:04 2024
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.350 ns                         ; INPUT[0]                   ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.499 ns                        ; REG1:inst|DFF_8:inst|Q1[2] ; BUS[2]                                                                                                                   ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.985 ns                        ; INPUT[0]                   ; BUS[0]                                                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 5.983 ns                         ; INPUT[5]                   ; REG1:inst|IN_SEL:inst3|D_R0[5]                                                                                           ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 71.59 MHz ( period = 13.968 ns ) ; REG1:inst|DFF_8:inst|Q1[5] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; REG1:inst|DFF_8:inst|Q1[5] ; ALU:inst1|DFF_8:inst1|Q1[5]                                                                                              ; CLK        ; CLK      ; 602          ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                                                                                                                          ;            ;          ; 602          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5F256C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                      ; To                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 71.59 MHz ( period = 13.968 ns )                    ; REG1:inst|DFF_8:inst|Q1[5]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 71.62 MHz ( period = 13.962 ns )                    ; REG1:inst|DFF_8:inst|Q1[2]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 71.99 MHz ( period = 13.890 ns )                    ; REG1:inst|DFF_8:inst1|Q1[5]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.690 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.836 ns )                    ; REG1:inst|DFF_8:inst|Q1[0]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.732 ns )                    ; REG1:inst|DFF_8:inst1|Q1[6]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.611 ns                ;
; N/A                                     ; 73.52 MHz ( period = 13.602 ns )                    ; REG1:inst|DFF_8:inst|Q1[4]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.376 ns                ;
; N/A                                     ; 73.93 MHz ( period = 13.526 ns )                    ; REG1:inst|DFF_8:inst1|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 74.10 MHz ( period = 13.496 ns )                    ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 74.59 MHz ( period = 13.406 ns )                    ; REG1:inst|DFF_8:inst|Q1[1]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; 74.92 MHz ( period = 13.348 ns )                    ; REG1:inst|DFF_8:inst|Q1[6]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 75.08 MHz ( period = 13.320 ns )                    ; REG1:inst|DFF_8:inst|Q1[3]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.235 ns                ;
; N/A                                     ; 75.12 MHz ( period = 13.312 ns )                    ; REG1:inst|DFF_8:inst1|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[6]                                                                                            ; REG1:inst|DFF_8:inst|Q1[6]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.828 ns                ;
; N/A                                     ; 75.29 MHz ( period = 13.282 ns )                    ; REG1:inst|DFF_8:inst1|Q1[2]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.386 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; REG1:inst|DFF_8:inst2|Q1[5]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.180 ns                ;
; N/A                                     ; 75.52 MHz ( period = 13.242 ns )                    ; REG1:inst|DFF_8:inst2|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; 75.61 MHz ( period = 13.226 ns )                    ; REG1:inst|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 75.63 MHz ( period = 13.222 ns )                    ; REG1:inst|DFF_8:inst2|Q1[2]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 75.77 MHz ( period = 13.198 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[5]                                                                                            ; REG1:inst|DFF_8:inst|Q1[5]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.490 ns                ;
; N/A                                     ; 75.79 MHz ( period = 13.194 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[3]                                                                                            ; REG1:inst|DFF_8:inst|Q1[3]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.487 ns                ;
; N/A                                     ; 75.80 MHz ( period = 13.192 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[0]                                                                                            ; REG1:inst|DFF_8:inst|Q1[0]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[1]                                                                                            ; REG1:inst|DFF_8:inst|Q1[1]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.781 ns                ;
; N/A                                     ; 75.82 MHz ( period = 13.190 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[4]                                                                                            ; REG1:inst|DFF_8:inst|Q1[4]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.485 ns                ;
; N/A                                     ; 76.25 MHz ( period = 13.114 ns )                    ; REG1:inst|DFF_8:inst|Q1[7]                                                                                                ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.835 ns                ;
; N/A                                     ; 76.41 MHz ( period = 13.088 ns )                    ; REG1:inst|DFF_8:inst2|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 76.50 MHz ( period = 13.072 ns )                    ; REG1:inst|DFF_8:inst2|Q1[6]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 76.91 MHz ( period = 13.002 ns )                    ; REG1:inst|DFF_8:inst1|Q1[7]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; 77.45 MHz ( period = 12.912 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[7]                                                                                            ; REG1:inst|DFF_8:inst|Q1[7]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.640 ns                ;
; N/A                                     ; 77.47 MHz ( period = 12.908 ns )                    ; REG1:inst|IN_SEL:inst3|D_R0[2]                                                                                            ; REG1:inst|DFF_8:inst|Q1[2]                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.638 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.813 ns                ;
; N/A                                     ; 78.88 MHz ( period = 12.678 ns )                    ; REG1:inst|DFF_8:inst2|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.62 MHz ( period = 12.560 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 79.63 MHz ( period = 12.558 ns )                    ; REG1:inst|DFF_8:inst2|Q1[7]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.785 ns                ;
; N/A                                     ; 80.54 MHz ( period = 12.416 ns )                    ; REG1:inst|DFF_8:inst2|Q1[4]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.761 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[1]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[1]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.819 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.23 MHz ( period = 12.310 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 4.302 ns                ;
; N/A                                     ; 81.78 MHz ( period = 12.228 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; CTL:inst5|SM:inst|state.s3                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; CTL:inst5|SM:inst|state.s1                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 82.09 MHz ( period = 12.182 ns )                    ; REG1:inst|DFF_8:inst|Q1[2]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 82.33 MHz ( period = 12.146 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[5]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[5]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.813 ns                ;
; N/A                                     ; 82.75 MHz ( period = 12.084 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; REG1:inst|DFF_8:inst1|Q1[6]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 83.21 MHz ( period = 12.018 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[0]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.620 ns                ;
; N/A                                     ; 83.63 MHz ( period = 11.958 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[2]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.638 ns                ;
; N/A                                     ; 83.98 MHz ( period = 11.908 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[6]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[6]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.585 ns                ;
; N/A                                     ; 84.39 MHz ( period = 11.850 ns )                    ; REG1:inst|DFF_8:inst1|Q1[6]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 84.47 MHz ( period = 11.838 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; CTL:inst5|SM:inst|state.s5                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 84.76 MHz ( period = 11.798 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; CTL:inst5|SM:inst|state.s5                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 85.19 MHz ( period = 11.738 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                               ; CTL:inst5|SM:inst|state.s3                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.461 ns                ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.032 ns                ;
; N/A                                     ; 85.27 MHz ( period = 11.728 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 85.41 MHz ( period = 11.708 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                               ; CTL:inst5|SM:inst|state.s1                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.446 ns                ;
; N/A                                     ; 85.87 MHz ( period = 11.646 ns )                    ; REG1:inst|DFF_8:inst|Q1[6]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 86.18 MHz ( period = 11.604 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[3]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.627 ns                ;
; N/A                                     ; 86.28 MHz ( period = 11.590 ns )                    ; REG1:inst|DFF_8:inst|Q1[7]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 86.40 MHz ( period = 11.574 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 86.94 MHz ( period = 11.502 ns )                    ; REG1:inst|DFF_8:inst1|Q1[2]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 87.03 MHz ( period = 11.490 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[4]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[4]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.624 ns                ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; REG1:inst|DFF_8:inst1|Q1[7]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.473 ns                ;
; N/A                                     ; 87.21 MHz ( period = 11.466 ns )                    ; REG1:inst|DFF_8:inst|Q1[6]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.128 ns                ;
; N/A                                     ; 87.32 MHz ( period = 11.452 ns )                    ; REG1:inst|IN_SEL:inst3|D_R2[7]                                                                                            ; REG1:inst|DFF_8:inst2|Q1[7]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.643 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.34 MHz ( period = 11.450 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.673 ns                ;
; N/A                                     ; 87.40 MHz ( period = 11.442 ns )                    ; REG1:inst|DFF_8:inst2|Q1[2]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[4]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; REG1:inst|DFF_8:inst|Q1[1]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.841 ns                ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; CTL:inst5|SM:inst|state.s6                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; REG1:inst|DFF_8:inst2|Q1[6]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 88.06 MHz ( period = 11.356 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.840 ns                ;
; N/A                                     ; 88.12 MHz ( period = 11.348 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; CTL:inst5|SM:inst|state.s4                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.612 ns                ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; REG1:inst|DFF_8:inst1|Q1[1]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.261 ns                ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 88.32 MHz ( period = 11.322 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[6]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[6]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 88.32 MHz ( period = 11.322 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[5]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[5]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[7]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[7]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[1]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[1]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[3]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[3]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; REG1:inst|IN_SEL:inst3|D_R1[0]                                                                                            ; REG1:inst|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.084 ns                ;
; N/A                                     ; 88.43 MHz ( period = 11.308 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; CTL:inst5|SM:inst|state.s4                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.137 ns                ;
; N/A                                     ; 88.56 MHz ( period = 11.292 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; CTL:inst5|SM:inst|state.s1                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; 88.79 MHz ( period = 11.262 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; CTL:inst5|SM:inst|state.s3                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 88.83 MHz ( period = 11.258 ns )                    ; REG1:inst|DFF_8:inst2|Q1[1]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; REG1:inst|DFF_8:inst2|Q1[6]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 89.85 MHz ( period = 11.130 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                               ; CTL:inst5|SM:inst|state.s3                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                               ; CTL:inst5|SM:inst|state.s1                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 90.27 MHz ( period = 11.078 ns )                    ; REG1:inst|DFF_8:inst|Q1[2]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.914 ns                ;
; N/A                                     ; 90.43 MHz ( period = 11.058 ns )                    ; REG1:inst|DFF_8:inst|Q1[4]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 90.63 MHz ( period = 11.034 ns )                    ; REG1:inst|DFF_8:inst2|Q1[7]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 90.84 MHz ( period = 11.008 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                               ; CTL:inst5|SM:inst|state.s5                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.94 MHz ( period = 10.996 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 90.96 MHz ( period = 10.994 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[0]                                                                                               ; ALU:inst1|ALU181:inst|F9[7]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 91.31 MHz ( period = 10.952 ns )                    ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 91.39 MHz ( period = 10.942 ns )                    ; REG1:inst|DFF_8:inst1|Q1[3]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 91.49 MHz ( period = 10.930 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 91.56 MHz ( period = 10.922 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 91.79 MHz ( period = 10.894 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                               ; CTL:inst5|SM:inst|state.s6                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; 91.83 MHz ( period = 10.890 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 92.11 MHz ( period = 10.856 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 4.594 ns                ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 92.35 MHz ( period = 10.828 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; CTL:inst5|SM:inst|state.s2                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 92.40 MHz ( period = 10.822 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[0]                                                                                               ; ALU:inst1|ALU181:inst|F9[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; REG1:inst|DFF_8:inst|Q1[4]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 92.87 MHz ( period = 10.768 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 93.14 MHz ( period = 10.736 ns )                    ; REG1:inst|DFF_8:inst|Q1[3]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[3]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; 93.35 MHz ( period = 10.712 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[4]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; 93.46 MHz ( period = 10.700 ns )                    ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 93.55 MHz ( period = 10.690 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; CTL:inst5|SM:inst|state.s2                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.828 ns                ;
; N/A                                     ; 93.65 MHz ( period = 10.678 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; 93.76 MHz ( period = 10.666 ns )                    ; REG1:inst|DFF_8:inst|Q1[0]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.757 ns                ;
; N/A                                     ; 94.18 MHz ( period = 10.618 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 95.00 MHz ( period = 10.526 ns )                    ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[1]                            ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                               ; CTL:inst5|SM:inst|state.s4                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; 95.55 MHz ( period = 10.466 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; CTL:inst5|SM:inst|state.s6                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; 95.57 MHz ( period = 10.464 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[0]                                                                                               ; ALU:inst1|ALU181:inst|F9[5]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[0]                                                                                               ; ALU:inst1|ALU181:inst|F9[4]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 2.810 ns                ;
; N/A                                     ; 95.90 MHz ( period = 10.428 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[1]                                                                                               ; ALU:inst1|ALU181:inst|F9[7]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 95.91 MHz ( period = 10.426 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                               ; CTL:inst5|SM:inst|state.s5                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 95.95 MHz ( period = 10.422 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.571 ns                ;
; N/A                                     ; 96.02 MHz ( period = 10.414 ns )                    ; REG1:inst|DFF_8:inst|Q1[5]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R1[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.782 ns                ;
; N/A                                     ; 96.06 MHz ( period = 10.410 ns )                    ; REG1:inst|DFF_8:inst|Q1[0]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R0[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; 96.17 MHz ( period = 10.398 ns )                    ; REG1:inst|DFF_8:inst1|Q1[2]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 96.25 MHz ( period = 10.390 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.555 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.41 MHz ( period = 10.372 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 96.56 MHz ( period = 10.356 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; REG1:inst|DFF_8:inst2|Q1[2]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.025 ns                ;
; N/A                                     ; 96.75 MHz ( period = 10.336 ns )                    ; REG1:inst|DFF_8:inst1|Q1[5]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 97.11 MHz ( period = 10.298 ns )                    ; REG1:inst|DFF_8:inst|Q1[4]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.270 ns                ;
; N/A                                     ; 97.22 MHz ( period = 10.286 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                               ; CTL:inst5|SM:inst|state.s6                                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 97.26 MHz ( period = 10.282 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[2]                                                                                               ; ALU:inst1|ALU181:inst|F9[7]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 97.28 MHz ( period = 10.280 ns )                    ; REG1:inst|DFF_8:inst|Q1[1]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R2[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.332 ns                ;
; N/A                                     ; 97.50 MHz ( period = 10.256 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[1]                                                                                               ; ALU:inst1|ALU181:inst|F9[2]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; REG1:inst|DFF_8:inst|Q1[5]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 98.12 MHz ( period = 10.192 ns )                    ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R0[4]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.188 ns )                    ; REG1:inst|DFF_8:inst|Q1[1]                                                                                                ; REG1:inst|IN_SEL:inst3|D_R0[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 98.17 MHz ( period = 10.186 ns )                    ; REG1:inst|DFF_8:inst1|Q1[1]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 98.60 MHz ( period = 10.142 ns )                    ; REG1:inst|DFF_8:inst1|Q1[5]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[5]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.745 ns                ;
; N/A                                     ; 98.68 MHz ( period = 10.134 ns )                    ; ALU:inst1|DFF_8:inst1|Q1[0]                                                                                               ; ALU:inst1|ALU181:inst|F9[1]                                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 98.85 MHz ( period = 10.116 ns )                    ; REG1:inst|DFF_8:inst2|Q1[1]                                                                                               ; REG1:inst|IN_SEL:inst3|D_R2[1]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.731 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 98.89 MHz ( period = 10.112 ns )                    ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK        ; CLK      ; None                        ; None                      ; 6.004 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                           ;                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                            ;
+------------------------------------------+-----------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[5]                          ; ALU:inst1|DFF_8:inst1|Q1[5]    ; CLK        ; CLK      ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[4]                          ; ALU:inst1|DFF_8:inst1|Q1[4]    ; CLK        ; CLK      ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[0]    ; CLK        ; CLK      ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[0]                          ; ALU:inst1|DFF_8:inst1|Q1[0]    ; CLK        ; CLK      ; None                       ; None                       ; 1.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[1]    ; CLK        ; CLK      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[7]    ; CLK        ; CLK      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[3]    ; CLK        ; CLK      ; None                       ; None                       ; 2.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[5]    ; CLK        ; CLK      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[2]    ; CLK        ; CLK      ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[4]    ; CLK        ; CLK      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[3]                          ; ALU:inst1|DFF_8:inst1|Q1[3]    ; CLK        ; CLK      ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[6]                         ; ALU:inst1|DFF_8:inst1|Q1[6]    ; CLK        ; CLK      ; None                       ; None                       ; 0.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s3                          ; ALU:inst1|DFF_8:inst1|Q1[6]    ; CLK        ; CLK      ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[7]                          ; ALU:inst1|DFF_8:inst1|Q1[7]    ; CLK        ; CLK      ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[6]                          ; ALU:inst1|DFF_8:inst1|Q1[6]    ; CLK        ; CLK      ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[1]                         ; ALU:inst1|DFF_8:inst1|Q1[1]    ; CLK        ; CLK      ; None                       ; None                       ; 1.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[3]    ; CLK        ; CLK      ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[1]                         ; ALU:inst1|DFF_8:inst1|Q1[1]    ; CLK        ; CLK      ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[5]                         ; ALU:inst1|DFF_8:inst1|Q1[5]    ; CLK        ; CLK      ; None                       ; None                       ; 1.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[4]                         ; ALU:inst1|DFF_8:inst1|Q1[4]    ; CLK        ; CLK      ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[7]                         ; ALU:inst1|DFF_8:inst1|Q1[7]    ; CLK        ; CLK      ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[2]                          ; ALU:inst1|DFF_8:inst1|Q1[2]    ; CLK        ; CLK      ; None                       ; None                       ; 1.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[6]                         ; ALU:inst1|DFF_8:inst1|Q1[6]    ; CLK        ; CLK      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[0]    ; CLK        ; CLK      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[1]    ; CLK        ; CLK      ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[7]    ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[3]    ; CLK        ; CLK      ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[5]    ; CLK        ; CLK      ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[2]    ; CLK        ; CLK      ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[4]    ; CLK        ; CLK      ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[2]    ; CLK        ; CLK      ; None                       ; None                       ; 1.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[3]    ; CLK        ; CLK      ; None                       ; None                       ; 1.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[1]                          ; ALU:inst1|DFF_8:inst1|Q1[1]    ; CLK        ; CLK      ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[0]                         ; ALU:inst1|DFF_8:inst1|Q1[0]    ; CLK        ; CLK      ; None                       ; None                       ; 1.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[7]                         ; ALU:inst1|DFF_8:inst1|Q1[7]    ; CLK        ; CLK      ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[0]                         ; ALU:inst1|DFF_8:inst1|Q1[0]    ; CLK        ; CLK      ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R2[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[4]                         ; ALU:inst1|DFF_8:inst1|Q1[4]    ; CLK        ; CLK      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R0[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[6]    ; CLK        ; CLK      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[6]                          ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[0]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[7]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[6]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[5]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[4]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[3]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[1]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; ALU:inst1|DFF_8:inst1|Q1[2]    ; CLK        ; CLK      ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[5]                         ; ALU:inst1|DFF_8:inst1|Q1[5]    ; CLK        ; CLK      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[7]                          ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[5]                          ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s2                          ; REG1:inst|IN_SEL:inst3|D_R1[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[2]                         ; ALU:inst1|DFF_8:inst1|Q1[2]    ; CLK        ; CLK      ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R1[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[3]                          ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[5]                          ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[0]                          ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[5]                          ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[3]                          ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[0]                          ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[5]                         ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[7]                          ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R1[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[7]                         ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[6]                         ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[1]                          ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[0]                         ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[5]                         ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[3]                          ; REG1:inst|IN_SEL:inst3|D_R1[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 4.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R2[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[0]                         ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[5]                         ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[0]                         ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[0]                         ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[4]                         ; REG1:inst|IN_SEL:inst3|D_R1[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[1]                          ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[4]                         ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[2]                          ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[4]                          ; REG1:inst|IN_SEL:inst3|D_R1[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[4]                          ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[7]                         ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[7]                         ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[0]                          ; REG1:inst|IN_SEL:inst3|D_R0[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[5]                         ; REG1:inst|IN_SEL:inst3|D_R0[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[1]                          ; REG1:inst|IN_SEL:inst3|D_R1[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R1[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s4                          ; ALU:inst1|ALU181:inst|F9[0]    ; CLK        ; CLK      ; None                       ; None                       ; 2.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[6]                         ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[6]                          ; REG1:inst|IN_SEL:inst3|D_R1[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R0[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s4                          ; ALU:inst1|ALU181:inst|F9[6]    ; CLK        ; CLK      ; None                       ; None                       ; 2.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[5]                         ; REG1:inst|IN_SEL:inst3|D_R2[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s6                          ; REG1:inst|IN_SEL:inst3|D_R2[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R0[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R1[6] ; CLK        ; CLK      ; None                       ; None                       ; 4.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R0[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[0]                         ; REG1:inst|IN_SEL:inst3|D_R0[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[4]                         ; REG1:inst|IN_SEL:inst3|D_R2[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[5]                         ; REG1:inst|IN_SEL:inst3|D_R1[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s1                          ; REG1:inst|IN_SEL:inst3|D_R2[0] ; CLK        ; CLK      ; None                       ; None                       ; 4.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R1[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[2]                         ; REG1:inst|IN_SEL:inst3|D_R2[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst2|Q1[1]                         ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|SM:inst|state.s0                          ; REG1:inst|IN_SEL:inst3|D_R1[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[4]                          ; REG1:inst|IN_SEL:inst3|D_R2[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[7]                         ; REG1:inst|IN_SEL:inst3|D_R2[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst|Q1[7]                          ; REG1:inst|IN_SEL:inst3|D_R1[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[0]                         ; REG1:inst|IN_SEL:inst3|D_R0[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; REG1:inst|DFF_8:inst1|Q1[1]                         ; REG1:inst|IN_SEL:inst3|D_R2[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; CTL:inst5|DFF_8:inst1|Q1[3]                         ; REG1:inst|IN_SEL:inst3|D_R0[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.562 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                                       ; To Clock ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.350 ns   ; INPUT[0] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; 3.086 ns   ; INPUT[1] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A   ; None         ; 3.069 ns   ; INPUT[6] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; 2.981 ns   ; INPUT[7] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; 2.594 ns   ; INPUT[0] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK      ;
; N/A   ; None         ; 2.581 ns   ; INPUT[6] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK      ;
; N/A   ; None         ; 2.219 ns   ; INPUT[7] ; REG1:inst|IN_SEL:inst3|D_R1[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 2.218 ns   ; INPUT[6] ; REG1:inst|IN_SEL:inst3|D_R1[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 2.213 ns   ; INPUT[7] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[7]                           ; CLK      ;
; N/A   ; None         ; 2.190 ns   ; INPUT[7] ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                              ; CLK      ;
; N/A   ; None         ; 2.128 ns   ; INPUT[6] ; REG1:inst|IN_SEL:inst3|D_R2[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 2.116 ns   ; INPUT[0] ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK      ;
; N/A   ; None         ; 2.094 ns   ; INPUT[1] ; REG1:inst|IN_SEL:inst3|D_R1[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 2.017 ns   ; INPUT[1] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[1]                           ; CLK      ;
; N/A   ; None         ; 1.780 ns   ; INPUT[6] ; RAM:inst2|DFF_8:inst1|Q1[6]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.765 ns   ; INPUT[0] ; REG1:inst|IN_SEL:inst3|D_R1[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.747 ns   ; INPUT[1] ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.637 ns   ; INPUT[0] ; REG1:inst|IN_SEL:inst3|D_R0[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.523 ns   ; INPUT[1] ; REG1:inst|IN_SEL:inst3|D_R2[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.477 ns   ; INPUT[1] ; REG1:inst|IN_SEL:inst3|D_R0[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.438 ns   ; INPUT[6] ; ALU:inst1|DFF_8:inst2|Q1[6]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.415 ns   ; INPUT[7] ; RAM:inst2|DFF_8:inst1|Q1[7]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.404 ns   ; INPUT[0] ; RAM:inst2|DFF_8:inst1|Q1[0]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.359 ns   ; INPUT[7] ; REG1:inst|IN_SEL:inst3|D_R2[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.357 ns   ; INPUT[7] ; ALU:inst1|DFF_8:inst2|Q1[7]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.276 ns   ; INPUT[0] ; REG1:inst|IN_SEL:inst3|D_R2[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 1.276 ns   ; INPUT[6] ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                              ; CLK      ;
; N/A   ; None         ; 1.217 ns   ; INPUT[1] ; RAM:inst2|DFF_8:inst1|Q1[1]                                                                                              ; CLK      ;
; N/A   ; None         ; 0.987 ns   ; INPUT[6] ; REG1:inst|IN_SEL:inst3|D_R0[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.955 ns   ; INPUT[0] ; ALU:inst1|DFF_8:inst2|Q1[0]                                                                                              ; CLK      ;
; N/A   ; None         ; 0.952 ns   ; INPUT[7] ; REG1:inst|IN_SEL:inst3|D_R0[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 0.934 ns   ; INPUT[1] ; ALU:inst1|DFF_8:inst2|Q1[1]                                                                                              ; CLK      ;
; N/A   ; None         ; -0.424 ns  ; INPUT[5] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; -0.744 ns  ; INPUT[4] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; -0.769 ns  ; INPUT[3] ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK      ;
; N/A   ; None         ; -0.789 ns  ; INPUT[3] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A   ; None         ; -0.808 ns  ; INPUT[2] ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK      ;
; N/A   ; None         ; -0.831 ns  ; INPUT[2] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A   ; None         ; -1.539 ns  ; INPUT[3] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK      ;
; N/A   ; None         ; -1.590 ns  ; INPUT[2] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK      ;
; N/A   ; None         ; -1.676 ns  ; INPUT[5] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK      ;
; N/A   ; None         ; -1.721 ns  ; INPUT[2] ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                           ; CLK      ;
; N/A   ; None         ; -1.785 ns  ; INPUT[4] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[4]                           ; CLK      ;
; N/A   ; None         ; -2.016 ns  ; INPUT[4] ; REG1:inst|IN_SEL:inst3|D_R1[4]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.051 ns  ; INPUT[4] ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.081 ns  ; INPUT[3] ; REG1:inst|IN_SEL:inst3|D_R1[3]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.142 ns  ; INPUT[4] ; REG1:inst|IN_SEL:inst3|D_R2[4]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.201 ns  ; INPUT[5] ; REG1:inst|IN_SEL:inst3|D_R1[5]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.214 ns  ; INPUT[5] ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.273 ns  ; INPUT[2] ; REG1:inst|IN_SEL:inst3|D_R2[2]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.298 ns  ; INPUT[5] ; REG1:inst|IN_SEL:inst3|D_R2[5]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.340 ns  ; INPUT[3] ; RAM:inst2|DFF_8:inst1|Q1[3]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.385 ns  ; INPUT[2] ; RAM:inst2|DFF_8:inst1|Q1[2]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.396 ns  ; INPUT[4] ; REG1:inst|IN_SEL:inst3|D_R0[4]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.472 ns  ; INPUT[5] ; RAM:inst2|DFF_8:inst1|Q1[5]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.582 ns  ; INPUT[4] ; RAM:inst2|DFF_8:inst1|Q1[4]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.609 ns  ; INPUT[3] ; REG1:inst|IN_SEL:inst3|D_R2[3]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.615 ns  ; INPUT[4] ; ALU:inst1|DFF_8:inst2|Q1[4]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.704 ns  ; INPUT[5] ; REG1:inst|IN_SEL:inst3|D_R0[5]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.719 ns  ; INPUT[3] ; REG1:inst|IN_SEL:inst3|D_R0[3]                                                                                           ; CLK      ;
; N/A   ; None         ; -2.751 ns  ; INPUT[2] ; ALU:inst1|DFF_8:inst2|Q1[2]                                                                                              ; CLK      ;
; N/A   ; None         ; -2.852 ns  ; INPUT[2] ; REG1:inst|IN_SEL:inst3|D_R0[2]                                                                                           ; CLK      ;
; N/A   ; None         ; -3.081 ns  ; INPUT[5] ; ALU:inst1|DFF_8:inst2|Q1[5]                                                                                              ; CLK      ;
; N/A   ; None         ; -3.218 ns  ; INPUT[3] ; ALU:inst1|DFF_8:inst2|Q1[3]                                                                                              ; CLK      ;
+-------+--------------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                      ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 16.499 ns  ; REG1:inst|DFF_8:inst|Q1[2]                                                                                                ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.201 ns  ; REG1:inst|DFF_8:inst1|Q1[3]                                                                                               ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.159 ns  ; REG1:inst|DFF_8:inst1|Q1[2]                                                                                               ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.098 ns  ; REG1:inst|DFF_8:inst|Q1[3]                                                                                                ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.508 ns  ; REG1:inst|DFF_8:inst1|Q1[6]                                                                                               ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.316 ns  ; REG1:inst|DFF_8:inst|Q1[6]                                                                                                ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.166 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.098 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.055 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.998 ns  ; REG1:inst|DFF_8:inst|Q1[1]                                                                                                ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.951 ns  ; REG1:inst|DFF_8:inst1|Q1[1]                                                                                               ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.938 ns  ; REG1:inst|DFF_8:inst|Q1[4]                                                                                                ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.885 ns  ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                               ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.840 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.804 ns  ; REG1:inst|DFF_8:inst|Q1[7]                                                                                                ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.748 ns  ; REG1:inst|DFF_8:inst1|Q1[7]                                                                                               ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.642 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.587 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                            ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.577 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 14.499 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                            ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.490 ns  ; REG1:inst|DFF_8:inst|Q1[5]                                                                                                ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.466 ns  ; REG1:inst|DFF_8:inst|Q1[0]                                                                                                ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.451 ns  ; REG1:inst|DFF_8:inst1|Q1[5]                                                                                               ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 14.392 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 14.327 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.301 ns  ; REG1:inst|DFF_8:inst|Q1[7]                                                                                                ; R0[7]  ; CLK        ;
; N/A                                     ; None                                                ; 14.256 ns  ; REG1:inst|DFF_8:inst2|Q1[4]                                                                                               ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 14.161 ns  ; REG1:inst|DFF_8:inst1|Q1[0]                                                                                               ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 14.131 ns  ; REG1:inst|DFF_8:inst2|Q1[7]                                                                                               ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; REG1:inst|DFF_8:inst2|Q1[1]                                                                                               ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.091 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 14.060 ns  ; REG1:inst|DFF_8:inst|Q1[4]                                                                                                ; R0[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.936 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.932 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.900 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.889 ns  ; REG1:inst|DFF_8:inst|Q1[6]                                                                                                ; R0[6]  ; CLK        ;
; N/A                                     ; None                                                ; 13.881 ns  ; REG1:inst|DFF_8:inst|Q1[1]                                                                                                ; R0[1]  ; CLK        ;
; N/A                                     ; None                                                ; 13.803 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.772 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.767 ns  ; REG1:inst|DFF_8:inst1|Q1[0]                                                                                               ; R1[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.756 ns  ; REG1:inst|DFF_8:inst|Q1[2]                                                                                                ; R0[2]  ; CLK        ;
; N/A                                     ; None                                                ; 13.743 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                            ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.722 ns  ; REG1:inst|DFF_8:inst2|Q1[0]                                                                                               ; R2[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.703 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                            ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg0 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg1 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg2 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg3 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg4 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg5 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg6 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.674 ns  ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_address_reg7 ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.642 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.639 ns  ; REG1:inst|DFF_8:inst2|Q1[7]                                                                                               ; R2[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.631 ns  ; REG1:inst|DFF_8:inst|Q1[3]                                                                                                ; R0[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.620 ns  ; REG1:inst|DFF_8:inst|Q1[0]                                                                                                ; R0[0]  ; CLK        ;
; N/A                                     ; None                                                ; 13.600 ns  ; REG1:inst|DFF_8:inst|Q1[5]                                                                                                ; R0[5]  ; CLK        ;
; N/A                                     ; None                                                ; 13.571 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.539 ns  ; REG1:inst|DFF_8:inst1|Q1[7]                                                                                               ; R1[7]  ; CLK        ;
; N/A                                     ; None                                                ; 13.521 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.514 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.499 ns  ; REG1:inst|DFF_8:inst2|Q1[3]                                                                                               ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.482 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.453 ns  ; REG1:inst|DFF_8:inst2|Q1[6]                                                                                               ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.422 ns  ; REG1:inst|DFF_8:inst2|Q1[2]                                                                                               ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.400 ns  ; REG1:inst|DFF_8:inst1|Q1[2]                                                                                               ; R1[2]  ; CLK        ;
; N/A                                     ; None                                                ; 13.372 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.359 ns  ; REG1:inst|DFF_8:inst2|Q1[3]                                                                                               ; R2[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.356 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[7]                            ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.343 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.319 ns  ; REG1:inst|DFF_8:inst2|Q1[5]                                                                                               ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.279 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[1]                            ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.274 ns  ; REG1:inst|DFF_8:inst2|Q1[0]                                                                                               ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 13.257 ns  ; REG1:inst|DFF_8:inst2|Q1[2]                                                                                               ; R2[2]  ; CLK        ;
; N/A                                     ; None                                                ; 13.251 ns  ; REG1:inst|DFF_8:inst2|Q1[5]                                                                                               ; R2[5]  ; CLK        ;
; N/A                                     ; None                                                ; 13.233 ns  ; REG1:inst|DFF_8:inst1|Q1[3]                                                                                               ; R1[3]  ; CLK        ;
; N/A                                     ; None                                                ; 13.232 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 13.229 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[4]                            ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 13.188 ns  ; REG1:inst|DFF_8:inst2|Q1[4]                                                                                               ; R2[4]  ; CLK        ;
; N/A                                     ; None                                                ; 13.175 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 13.168 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 13.122 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 13.084 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 13.047 ns  ; REG1:inst|DFF_8:inst2|Q1[6]                                                                                               ; R2[6]  ; CLK        ;
; N/A                                     ; None                                                ; 13.029 ns  ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                            ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 12.974 ns  ; REG1:inst|DFF_8:inst2|Q1[1]                                                                                               ; R2[1]  ; CLK        ;
; N/A                                     ; None                                                ; 12.960 ns  ; REG1:inst|DFF_8:inst1|Q1[6]                                                                                               ; R1[6]  ; CLK        ;
; N/A                                     ; None                                                ; 12.957 ns  ; REG1:inst|DFF_8:inst1|Q1[5]                                                                                               ; R1[5]  ; CLK        ;
; N/A                                     ; None                                                ; 12.929 ns  ; REG1:inst|DFF_8:inst1|Q1[4]                                                                                               ; R1[4]  ; CLK        ;
; N/A                                     ; None                                                ; 12.848 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 12.816 ns  ; RAM:inst2|DFF_8:inst1|Q1[3]                                                                                               ; A[3]   ; CLK        ;
; N/A                                     ; None                                                ; 12.783 ns  ; RAM:inst2|DFF_8:inst1|Q1[2]                                                                                               ; A[2]   ; CLK        ;
; N/A                                     ; None                                                ; 12.769 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 12.720 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 12.713 ns  ; REG1:inst|DFF_8:inst1|Q1[1]                                                                                               ; R1[1]  ; CLK        ;
; N/A                                     ; None                                                ; 12.695 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 12.644 ns  ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                               ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 12.598 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 12.511 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 12.477 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 12.470 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 12.445 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 12.394 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 12.386 ns  ; RAM:inst2|DFF_8:inst1|Q1[4]                                                                                               ; A[4]   ; CLK        ;
; N/A                                     ; None                                                ; 12.316 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 12.245 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 12.195 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 12.042 ns  ; RAM:inst2|DFF_8:inst1|Q1[0]                                                                                               ; A[0]   ; CLK        ;
; N/A                                     ; None                                                ; 12.017 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 11.989 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 11.968 ns  ; RAM:inst2|DFF_8:inst1|Q1[5]                                                                                               ; A[5]   ; CLK        ;
; N/A                                     ; None                                                ; 11.911 ns  ; RAM:inst2|DFF_8:inst1|Q1[1]                                                                                               ; A[1]   ; CLK        ;
; N/A                                     ; None                                                ; 11.888 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 11.879 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 11.861 ns  ; RAM:inst2|DFF_8:inst1|Q1[7]                                                                                               ; A[7]   ; CLK        ;
; N/A                                     ; None                                                ; 11.842 ns  ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                               ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 11.838 ns  ; RAM:inst2|DFF_8:inst1|Q1[6]                                                                                               ; A[6]   ; CLK        ;
; N/A                                     ; None                                                ; 11.648 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 11.598 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 11.517 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 11.480 ns  ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                               ; I[6]   ; CLK        ;
; N/A                                     ; None                                                ; 11.474 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 11.421 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 11.420 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 11.363 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 11.355 ns  ; CTL:inst5|SM:inst|state.s3                                                                                                ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 11.313 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 11.294 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 11.242 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 11.216 ns  ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                               ; I[5]   ; CLK        ;
; N/A                                     ; None                                                ; 11.192 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 11.016 ns  ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                               ; I[0]   ; CLK        ;
; N/A                                     ; None                                                ; 11.014 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.921 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.919 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.901 ns  ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                               ; I[7]   ; CLK        ;
; N/A                                     ; None                                                ; 10.851 ns  ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                               ; I[1]   ; CLK        ;
; N/A                                     ; None                                                ; 10.839 ns  ; CTL:inst5|SM:inst|state.s6                                                                                                ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.679 ns  ; CTL:inst5|SM:inst|state.s2                                                                                                ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 10.561 ns  ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                               ; I[4]   ; CLK        ;
; N/A                                     ; None                                                ; 10.545 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 10.422 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.391 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.373 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 10.331 ns  ; CTL:inst5|SM:inst|state.s0                                                                                                ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 10.317 ns  ; CTL:inst5|SM:inst|state.s2                                                                                                ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 10.268 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 10.220 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 10.177 ns  ; CTL:inst5|SM:inst|state.s1                                                                                                ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 10.163 ns  ; CTL:inst5|SM:inst|state.s2                                                                                                ; BUS[4] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                           ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+----------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To     ;
+-------+-------------------+-----------------+----------+--------+
; N/A   ; None              ; 11.985 ns       ; INPUT[0] ; BUS[0] ;
; N/A   ; None              ; 11.433 ns       ; INPUT[6] ; BUS[6] ;
; N/A   ; None              ; 11.407 ns       ; INPUT[7] ; BUS[7] ;
; N/A   ; None              ; 11.102 ns       ; INPUT[1] ; BUS[1] ;
; N/A   ; None              ; 8.078 ns        ; INPUT[2] ; BUS[2] ;
; N/A   ; None              ; 7.167 ns        ; INPUT[3] ; BUS[3] ;
; N/A   ; None              ; 7.129 ns        ; INPUT[4] ; BUS[4] ;
; N/A   ; None              ; 6.942 ns        ; INPUT[5] ; BUS[5] ;
+-------+-------------------+-----------------+----------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                       ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                                                                       ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 5.983 ns  ; INPUT[5] ; REG1:inst|IN_SEL:inst3|D_R0[5]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.964 ns  ; INPUT[2] ; REG1:inst|IN_SEL:inst3|D_R0[2]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.961 ns  ; INPUT[3] ; REG1:inst|IN_SEL:inst3|D_R0[3]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.869 ns  ; INPUT[3] ; REG1:inst|IN_SEL:inst3|D_R2[3]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.861 ns  ; INPUT[5] ; REG1:inst|IN_SEL:inst3|D_R2[5]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.832 ns  ; INPUT[5] ; REG1:inst|IN_SEL:inst3|D_R1[5]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.722 ns  ; INPUT[3] ; REG1:inst|IN_SEL:inst3|D_R1[3]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.645 ns  ; INPUT[4] ; REG1:inst|IN_SEL:inst3|D_R1[4]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.639 ns  ; INPUT[4] ; REG1:inst|IN_SEL:inst3|D_R0[4]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.540 ns  ; INPUT[2] ; REG1:inst|IN_SEL:inst3|D_R2[2]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.511 ns  ; INPUT[2] ; REG1:inst|IN_SEL:inst3|D_R1[2]                                                                                           ; CLK      ;
; N/A           ; None        ; 5.399 ns  ; INPUT[4] ; REG1:inst|IN_SEL:inst3|D_R2[4]                                                                                           ; CLK      ;
; N/A           ; None        ; 4.565 ns  ; INPUT[3] ; ALU:inst1|DFF_8:inst2|Q1[3]                                                                                              ; CLK      ;
; N/A           ; None        ; 4.428 ns  ; INPUT[5] ; ALU:inst1|DFF_8:inst2|Q1[5]                                                                                              ; CLK      ;
; N/A           ; None        ; 4.098 ns  ; INPUT[2] ; ALU:inst1|DFF_8:inst2|Q1[2]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.962 ns  ; INPUT[4] ; ALU:inst1|DFF_8:inst2|Q1[4]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.899 ns  ; INPUT[4] ; RAM:inst2|DFF_8:inst1|Q1[4]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.789 ns  ; INPUT[5] ; RAM:inst2|DFF_8:inst1|Q1[5]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.702 ns  ; INPUT[2] ; RAM:inst2|DFF_8:inst1|Q1[2]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.657 ns  ; INPUT[3] ; RAM:inst2|DFF_8:inst1|Q1[3]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.378 ns  ; INPUT[5] ; CTL:inst5|DFF_8:inst1|Q1[5]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.215 ns  ; INPUT[4] ; CTL:inst5|DFF_8:inst1|Q1[4]                                                                                              ; CLK      ;
; N/A           ; None        ; 3.068 ns  ; INPUT[4] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[4]                           ; CLK      ;
; N/A           ; None        ; 2.959 ns  ; INPUT[5] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[5]                           ; CLK      ;
; N/A           ; None        ; 2.873 ns  ; INPUT[2] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[2]                           ; CLK      ;
; N/A           ; None        ; 2.822 ns  ; INPUT[3] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[3]                           ; CLK      ;
; N/A           ; None        ; 2.316 ns  ; INPUT[6] ; REG1:inst|IN_SEL:inst3|D_R0[6]                                                                                           ; CLK      ;
; N/A           ; None        ; 2.158 ns  ; INPUT[7] ; REG1:inst|IN_SEL:inst3|D_R0[7]                                                                                           ; CLK      ;
; N/A           ; None        ; 2.015 ns  ; INPUT[0] ; REG1:inst|IN_SEL:inst3|D_R1[0]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.977 ns  ; INPUT[0] ; REG1:inst|IN_SEL:inst3|D_R2[0]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.972 ns  ; INPUT[2] ; CTL:inst5|DFF_8:inst1|Q1[2]                                                                                              ; CLK      ;
; N/A           ; None        ; 1.933 ns  ; INPUT[3] ; CTL:inst5|DFF_8:inst1|Q1[3]                                                                                              ; CLK      ;
; N/A           ; None        ; 1.928 ns  ; INPUT[1] ; REG1:inst|IN_SEL:inst3|D_R2[1]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.912 ns  ; INPUT[7] ; REG1:inst|IN_SEL:inst3|D_R2[7]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.781 ns  ; INPUT[1] ; REG1:inst|IN_SEL:inst3|D_R0[1]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.684 ns  ; INPUT[1] ; REG1:inst|IN_SEL:inst3|D_R1[1]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.643 ns  ; INPUT[0] ; REG1:inst|IN_SEL:inst3|D_R0[0]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.566 ns  ; INPUT[6] ; REG1:inst|IN_SEL:inst3|D_R1[6]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.422 ns  ; INPUT[7] ; REG1:inst|IN_SEL:inst3|D_R1[7]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.124 ns  ; INPUT[6] ; REG1:inst|IN_SEL:inst3|D_R2[6]                                                                                           ; CLK      ;
; N/A           ; None        ; 1.100 ns  ; INPUT[2] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; 1.058 ns  ; INPUT[3] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; 1.013 ns  ; INPUT[4] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; 0.693 ns  ; INPUT[5] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; 0.413 ns  ; INPUT[1] ; ALU:inst1|DFF_8:inst2|Q1[1]                                                                                              ; CLK      ;
; N/A           ; None        ; 0.392 ns  ; INPUT[0] ; ALU:inst1|DFF_8:inst2|Q1[0]                                                                                              ; CLK      ;
; N/A           ; None        ; 0.100 ns  ; INPUT[1] ; RAM:inst2|DFF_8:inst1|Q1[1]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.010 ns ; INPUT[7] ; ALU:inst1|DFF_8:inst2|Q1[7]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.087 ns ; INPUT[0] ; RAM:inst2|DFF_8:inst1|Q1[0]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.091 ns ; INPUT[6] ; ALU:inst1|DFF_8:inst2|Q1[6]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.098 ns ; INPUT[7] ; RAM:inst2|DFF_8:inst1|Q1[7]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.112 ns ; INPUT[6] ; CTL:inst5|DFF_8:inst1|Q1[6]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.463 ns ; INPUT[6] ; RAM:inst2|DFF_8:inst1|Q1[6]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.583 ns ; INPUT[1] ; CTL:inst5|DFF_8:inst1|Q1[1]                                                                                              ; CLK      ;
; N/A           ; None        ; -0.734 ns ; INPUT[1] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[1]                           ; CLK      ;
; N/A           ; None        ; -0.930 ns ; INPUT[7] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[7]                           ; CLK      ;
; N/A           ; None        ; -0.952 ns ; INPUT[0] ; CTL:inst5|DFF_8:inst1|Q1[0]                                                                                              ; CLK      ;
; N/A           ; None        ; -1.026 ns ; INPUT[7] ; CTL:inst5|DFF_8:inst1|Q1[7]                                                                                              ; CLK      ;
; N/A           ; None        ; -1.298 ns ; INPUT[6] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[6]                           ; CLK      ;
; N/A           ; None        ; -1.311 ns ; INPUT[0] ; PC:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_b2j:auto_generated|safe_q[0]                           ; CLK      ;
; N/A           ; None        ; -2.712 ns ; INPUT[7] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; -2.800 ns ; INPUT[6] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; -2.817 ns ; INPUT[1] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; -3.081 ns ; INPUT[0] ; RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
+---------------+-------------+-----------+----------+--------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Oct 23 21:00:04 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off model8 -c model8 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[7]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[7]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[7]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[7]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[6]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[6]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[6]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[5]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[5]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[3]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[3]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[1]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[1]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[1]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[2]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[2]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[2]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[0]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[0]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R1[4]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R2[4]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[6]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[5]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[3]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[0]" is a latch
    Warning: Node "REG1:inst|IN_SEL:inst3|D_R0[4]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[5]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[3]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[1]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[2]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[0]" is a latch
    Warning: Node "ALU:inst1|ALU181:inst|F9[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ALU:inst1|inst4" as buffer
    Info: Detected gated clock "ALU:inst1|inst3" as buffer
    Info: Detected gated clock "RAM:inst2|inst2" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|D_R1[7]~14" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|D_R0[7]~10" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|D_R2[7]~10" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s4" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s5" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|Equal2~0" as buffer
    Info: Detected gated clock "CTL:inst5|SM:inst|CTL~0" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|Equal3~0" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|Equal1~0" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|Equal0~0" as buffer
    Info: Detected ripple clock "step:inst6|inst1" as buffer
    Info: Detected gated clock "REG1:inst|IN_SEL:inst3|Equal5~0" as buffer
    Info: Detected gated clock "CTL:inst5|inst3" as buffer
    Info: Detected gated clock "REG1:inst|inst5" as buffer
    Info: Detected gated clock "REG1:inst|inst4" as buffer
    Info: Detected gated clock "REG1:inst|inst6" as buffer
    Info: Detected ripple clock "CTL:inst5|DFF_8:inst1|Q1[2]" as buffer
    Info: Detected ripple clock "CTL:inst5|DFF_8:inst1|Q1[3]" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s3" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s1" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s2" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s0" as buffer
    Info: Detected ripple clock "step:inst6|inst3" as buffer
    Info: Detected ripple clock "step:inst6|inst" as buffer
    Info: Detected gated clock "PC:inst3|inst1" as buffer
    Info: Detected ripple clock "CTL:inst5|SM:inst|state.s6" as buffer
Info: Clock "CLK" has Internal fmax of 71.59 MHz between source register "REG1:inst|DFF_8:inst|Q1[5]" and destination memory "RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5" (period= 13.968 ns)
    Info: + Longest register to memory delay is 2.559 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst|DFF_8:inst|Q1[5]'
        Info: 2: + IC(0.517 ns) + CELL(0.150 ns) = 0.667 ns; Loc. = LCCOMB_X8_Y12_N16; Fanout = 2; COMB Node = 'REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[5]~2'
        Info: 3: + IC(0.273 ns) + CELL(0.438 ns) = 1.378 ns; Loc. = LCCOMB_X8_Y12_N4; Fanout = 8; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34'
        Info: 4: + IC(1.075 ns) + CELL(0.106 ns) = 2.559 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 0.694 ns ( 27.12 % )
        Info: Total interconnect delay = 1.865 ns ( 72.88 % )
    Info: - Smallest clock skew is -4.140 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 5.077 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6|inst'
            Info: 3: + IC(1.831 ns) + CELL(0.660 ns) = 5.077 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg5'
            Info: Total cell delay = 2.277 ns ( 44.85 % )
            Info: Total interconnect delay = 2.800 ns ( 55.15 % )
        Info: - Longest clock path from clock "CLK" to source register is 9.217 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6|inst'
            Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5|SM:inst|state.s1'
            Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5|inst3'
            Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5|DFF_8:inst1|Q1[2]'
            Info: 6: + IC(1.029 ns) + CELL(0.242 ns) = 7.147 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 9; COMB Node = 'REG1:inst|IN_SEL:inst3|Equal1~0'
            Info: 7: + IC(0.713 ns) + CELL(0.389 ns) = 8.249 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 8; COMB Node = 'REG1:inst|inst4'
            Info: 8: + IC(0.431 ns) + CELL(0.537 ns) = 9.217 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst|DFF_8:inst|Q1[5]'
            Info: Total cell delay = 4.509 ns ( 48.92 % )
            Info: Total interconnect delay = 4.708 ns ( 51.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is 0.035 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "REG1:inst|DFF_8:inst|Q1[5]" and destination pin or register "ALU:inst1|DFF_8:inst1|Q1[5]" for clock "CLK" (Hold time is 4.762 ns)
    Info: + Largest clock skew is 5.568 ns
        Info: + Longest clock path from clock "CLK" to destination register is 10.253 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6|inst'
            Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5|SM:inst|state.s1'
            Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5|inst3'
            Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5|DFF_8:inst1|Q1[2]'
            Info: 6: + IC(1.049 ns) + CELL(0.275 ns) = 7.200 ns; Loc. = LCCOMB_X9_Y10_N2; Fanout = 1; COMB Node = 'ALU:inst1|inst3'
            Info: 7: + IC(1.789 ns) + CELL(0.000 ns) = 8.989 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'ALU:inst1|inst3~clkctrl'
            Info: 8: + IC(0.727 ns) + CELL(0.537 ns) = 10.253 ns; Loc. = LCFF_X9_Y12_N29; Fanout = 2; REG Node = 'ALU:inst1|DFF_8:inst1|Q1[5]'
            Info: Total cell delay = 4.153 ns ( 40.51 % )
            Info: Total interconnect delay = 6.100 ns ( 59.49 % )
        Info: - Shortest clock path from clock "CLK" to source register is 4.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N29; Fanout = 9; REG Node = 'step:inst6|inst1'
            Info: 3: + IC(0.856 ns) + CELL(0.275 ns) = 3.717 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 8; COMB Node = 'REG1:inst|inst4'
            Info: 4: + IC(0.431 ns) + CELL(0.537 ns) = 4.685 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst|DFF_8:inst|Q1[5]'
            Info: Total cell delay = 2.429 ns ( 51.85 % )
            Info: Total interconnect delay = 2.256 ns ( 48.15 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N23; Fanout = 3; REG Node = 'REG1:inst|DFF_8:inst|Q1[5]'
        Info: 2: + IC(0.318 ns) + CELL(0.420 ns) = 0.738 ns; Loc. = LCCOMB_X9_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst1|DFF_8:inst1|Q1[5]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.822 ns; Loc. = LCFF_X9_Y12_N29; Fanout = 2; REG Node = 'ALU:inst1|DFF_8:inst1|Q1[5]'
        Info: Total cell delay = 0.504 ns ( 61.31 % )
        Info: Total interconnect delay = 0.318 ns ( 38.69 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for memory "RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0" (data pin = "INPUT[0]", clock pin = "CLK") is 3.350 ns
    Info: + Longest pin to memory delay is 8.392 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'INPUT[0]'
        Info: 2: + IC(5.447 ns) + CELL(0.393 ns) = 6.662 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 2; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48'
        Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 7.198 ns; Loc. = LCCOMB_X9_Y13_N24; Fanout = 8; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49'
        Info: 4: + IC(1.088 ns) + CELL(0.106 ns) = 8.392 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.592 ns ( 18.97 % )
        Info: Total interconnect delay = 6.800 ns ( 81.03 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 5.077 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6|inst'
        Info: 3: + IC(1.831 ns) + CELL(0.660 ns) = 5.077 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 2.277 ns ( 44.85 % )
        Info: Total interconnect delay = 2.800 ns ( 55.15 % )
Info: tco from clock "CLK" to destination pin "BUS[2]" through register "REG1:inst|DFF_8:inst|Q1[2]" is 16.499 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.514 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6|inst'
        Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5|SM:inst|state.s1'
        Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5|inst3'
        Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5|DFF_8:inst1|Q1[2]'
        Info: 6: + IC(1.029 ns) + CELL(0.242 ns) = 7.147 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 9; COMB Node = 'REG1:inst|IN_SEL:inst3|Equal1~0'
        Info: 7: + IC(0.713 ns) + CELL(0.389 ns) = 8.249 ns; Loc. = LCCOMB_X9_Y13_N16; Fanout = 8; COMB Node = 'REG1:inst|inst4'
        Info: 8: + IC(0.728 ns) + CELL(0.537 ns) = 9.514 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 3; REG Node = 'REG1:inst|DFF_8:inst|Q1[2]'
        Info: Total cell delay = 4.509 ns ( 47.39 % )
        Info: Total interconnect delay = 5.005 ns ( 52.61 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N13; Fanout = 3; REG Node = 'REG1:inst|DFF_8:inst|Q1[2]'
        Info: 2: + IC(0.773 ns) + CELL(0.150 ns) = 0.923 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[2]~5'
        Info: 3: + IC(1.559 ns) + CELL(0.437 ns) = 2.919 ns; Loc. = LCCOMB_X9_Y11_N8; Fanout = 1; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~55'
        Info: 4: + IC(1.068 ns) + CELL(2.748 ns) = 6.735 ns; Loc. = PIN_E6; Fanout = 0; PIN Node = 'BUS[2]'
        Info: Total cell delay = 3.335 ns ( 49.52 % )
        Info: Total interconnect delay = 3.400 ns ( 50.48 % )
Info: Longest tpd from source pin "INPUT[0]" to destination pin "BUS[0]" is 11.985 ns
    Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_E14; Fanout = 1; PIN Node = 'INPUT[0]'
    Info: 2: + IC(5.447 ns) + CELL(0.393 ns) = 6.662 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 2; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~48'
    Info: 3: + IC(1.202 ns) + CELL(0.419 ns) = 8.283 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 1; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~57'
    Info: 4: + IC(1.070 ns) + CELL(2.632 ns) = 11.985 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'BUS[0]'
    Info: Total cell delay = 4.266 ns ( 35.59 % )
    Info: Total interconnect delay = 7.719 ns ( 64.41 % )
Info: th for register "REG1:inst|IN_SEL:inst3|D_R0[5]" (data pin = "INPUT[5]", clock pin = "CLK") is 5.983 ns
    Info: + Longest clock path from clock "CLK" to destination register is 10.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A6; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.969 ns) + CELL(0.787 ns) = 2.586 ns; Loc. = LCFF_X8_Y10_N15; Fanout = 33; REG Node = 'step:inst6|inst'
        Info: 3: + IC(0.316 ns) + CELL(0.787 ns) = 3.689 ns; Loc. = LCFF_X8_Y10_N9; Fanout = 15; REG Node = 'CTL:inst5|SM:inst|state.s1'
        Info: 4: + IC(0.812 ns) + CELL(0.150 ns) = 4.651 ns; Loc. = LCCOMB_X9_Y13_N2; Fanout = 8; COMB Node = 'CTL:inst5|inst3'
        Info: 5: + IC(0.438 ns) + CELL(0.787 ns) = 5.876 ns; Loc. = LCFF_X10_Y13_N19; Fanout = 11; REG Node = 'CTL:inst5|DFF_8:inst1|Q1[2]'
        Info: 6: + IC(0.750 ns) + CELL(0.275 ns) = 6.901 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 4; COMB Node = 'REG1:inst|IN_SEL:inst3|Equal0~0'
        Info: 7: + IC(0.458 ns) + CELL(0.416 ns) = 7.775 ns; Loc. = LCCOMB_X9_Y13_N0; Fanout = 1; COMB Node = 'REG1:inst|IN_SEL:inst3|D_R0[7]~10'
        Info: 8: + IC(1.818 ns) + CELL(0.000 ns) = 9.593 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'REG1:inst|IN_SEL:inst3|D_R0[7]~10clkctrl'
        Info: 9: + IC(1.087 ns) + CELL(0.150 ns) = 10.830 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; REG Node = 'REG1:inst|IN_SEL:inst3|D_R0[5]'
        Info: Total cell delay = 4.182 ns ( 38.61 % )
        Info: Total interconnect delay = 6.648 ns ( 61.39 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.847 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'INPUT[5]'
        Info: 2: + IC(1.641 ns) + CELL(0.413 ns) = 3.033 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 2; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~33'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 3.437 ns; Loc. = LCCOMB_X8_Y12_N4; Fanout = 8; COMB Node = 'lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[5]~34'
        Info: 4: + IC(0.279 ns) + CELL(0.271 ns) = 3.987 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 1; COMB Node = 'REG1:inst|IN_SEL:inst3|D_R0[5]~4'
        Info: 5: + IC(0.440 ns) + CELL(0.420 ns) = 4.847 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 1; REG Node = 'REG1:inst|IN_SEL:inst3|D_R0[5]'
        Info: Total cell delay = 2.233 ns ( 46.07 % )
        Info: Total interconnect delay = 2.614 ns ( 53.93 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4364 megabytes
    Info: Processing ended: Wed Oct 23 21:00:04 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


