

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 12 07:14:36 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  107|  107|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p"   --->   Operation 108 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%empty = trunc i64 %p_read"   --->   Operation 109 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (2.77ns)   --->   "%icmp_ln19 = icmp_eq  i64 %p_read, i64 0" [dfg_199.c:19]   --->   Operation 110 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (3.52ns)   --->   "%sub_ln23 = sub i64 970726759, i64 %p_read" [dfg_199.c:23]   --->   Operation 111 'sub' 'sub_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %p_read" [dfg_199.c:27]   --->   Operation 112 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 113 [35/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 113 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 114 [34/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 114 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 115 [33/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 115 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 116 [32/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 116 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 117 [31/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 117 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 118 [30/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 118 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 119 [29/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 119 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 120 [28/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 120 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 121 [27/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 121 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 122 [26/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 122 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 123 [25/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 123 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 124 [24/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 124 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 125 [23/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 125 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 126 [22/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 126 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 127 [21/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 127 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 128 [20/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 128 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 129 [19/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 129 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 130 [18/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 130 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 131 [17/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 131 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 132 [16/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 132 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 133 [15/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 133 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 134 [14/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 134 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 135 [13/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 135 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 136 [12/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 136 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 137 [11/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 137 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 138 [10/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 138 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 139 [9/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 139 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 140 [8/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 140 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 141 [7/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 141 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 142 [6/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 142 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 143 [5/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 143 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 144 [4/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 144 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 145 [3/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 145 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 146 [2/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 146 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 147 [1/35] (5.07ns)   --->   "%udiv_ln23 = udiv i64 887619129, i64 %sub_ln23" [dfg_199.c:23]   --->   Operation 147 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 30> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.49>
ST_37 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i30 %udiv_ln23" [dfg_199.c:23]   --->   Operation 148 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i30 %trunc_ln23" [dfg_199.c:23]   --->   Operation 149 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 150 [1/1] (2.49ns)   --->   "%add_ln23 = add i31 %zext_ln23, i31 874" [dfg_199.c:23]   --->   Operation 150 'add' 'add_ln23' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i31 %add_ln23" [dfg_199.c:23]   --->   Operation 151 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 152 [68/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 152 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 153 [67/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 153 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 154 [66/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 154 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 155 [65/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 155 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 156 [64/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 156 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 157 [63/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 157 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 158 [62/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 158 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 159 [61/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 159 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 160 [60/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 160 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 161 [59/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 161 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 162 [58/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 162 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 163 [57/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 163 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 164 [56/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 164 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 165 [55/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 165 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 166 [54/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 166 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 167 [53/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 167 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 168 [52/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 168 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 169 [51/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 169 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 170 [50/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 170 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 171 [49/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 171 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 172 [48/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 172 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 173 [47/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 173 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 174 [46/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 174 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 175 [45/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 175 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 176 [44/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 176 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 177 [43/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 177 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 178 [42/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 178 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 179 [41/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 179 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 180 [40/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 180 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 181 [39/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 181 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.41>
ST_68 : Operation 182 [1/1] (0.00ns)   --->   "%p_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_11"   --->   Operation 182 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 183 [1/1] (0.00ns)   --->   "%v = trunc i32 %p_11_read"   --->   Operation 183 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 184 [6/6] (6.41ns)   --->   "%conv3 = uitofp i32 %p_11_read" [dfg_199.c:20]   --->   Operation 184 'uitofp' 'conv3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 185 [38/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 185 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.41>
ST_69 : Operation 186 [5/6] (6.41ns)   --->   "%conv3 = uitofp i32 %p_11_read" [dfg_199.c:20]   --->   Operation 186 'uitofp' 'conv3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 187 [37/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 187 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.41>
ST_70 : Operation 188 [4/6] (6.41ns)   --->   "%conv3 = uitofp i32 %p_11_read" [dfg_199.c:20]   --->   Operation 188 'uitofp' 'conv3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 189 [36/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 189 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.41>
ST_71 : Operation 190 [3/6] (6.41ns)   --->   "%conv3 = uitofp i32 %p_11_read" [dfg_199.c:20]   --->   Operation 190 'uitofp' 'conv3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 191 [35/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 191 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.41>
ST_72 : Operation 192 [2/6] (6.41ns)   --->   "%conv3 = uitofp i32 %p_11_read" [dfg_199.c:20]   --->   Operation 192 'uitofp' 'conv3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 193 [34/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 193 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.41>
ST_73 : Operation 194 [1/6] (6.41ns)   --->   "%conv3 = uitofp i32 %p_11_read" [dfg_199.c:20]   --->   Operation 194 'uitofp' 'conv3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_73 : Operation 195 [33/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 195 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 196 [1/1] (0.00ns)   --->   "%p_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_15"   --->   Operation 196 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 197 [5/5] (7.25ns)   --->   "%dc = fsub i32 %conv3, i32 %p_15_read" [dfg_199.c:20]   --->   Operation 197 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 198 [32/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 198 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 199 [4/5] (7.25ns)   --->   "%dc = fsub i32 %conv3, i32 %p_15_read" [dfg_199.c:20]   --->   Operation 199 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 200 [31/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 200 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 201 [3/5] (7.25ns)   --->   "%dc = fsub i32 %conv3, i32 %p_15_read" [dfg_199.c:20]   --->   Operation 201 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 202 [30/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 202 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 203 [2/5] (7.25ns)   --->   "%dc = fsub i32 %conv3, i32 %p_15_read" [dfg_199.c:20]   --->   Operation 203 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 204 [29/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 204 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 205 [1/5] (7.25ns)   --->   "%dc = fsub i32 %conv3, i32 %p_15_read" [dfg_199.c:20]   --->   Operation 205 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 206 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 206 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 207 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %data_V"   --->   Operation 208 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 209 [28/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 209 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_12" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 210 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 211 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 211 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 212 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 212 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 213 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_12"   --->   Operation 213 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 214 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 215 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 215 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 216 [27/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 216 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%zext_ln19 = zext i1 %icmp_ln19" [dfg_199.c:19]   --->   Operation 217 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 218 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_13, i1 0"   --->   Operation 218 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 219 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 220 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 220 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 221 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 221 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%r_V = lshr i111 %zext_ln68, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 222 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%r_V_1 = shl i111 %zext_ln68, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 223 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 224 'bitselect' 'tmp_7' <Predicate = (isNeg)> <Delay = 0.00>
ST_80 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%zext_ln662 = zext i1 %tmp_7"   --->   Operation 225 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_80 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_1, i32 24, i32 87"   --->   Operation 226 'partselect' 'tmp_6' <Predicate = (!isNeg)> <Delay = 0.00>
ST_80 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node sub_ln19)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_6"   --->   Operation 227 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 228 [1/1] (4.42ns) (out node of the LUT)   --->   "%sub_ln19 = sub i64 %zext_ln19, i64 %val" [dfg_199.c:19]   --->   Operation 228 'sub' 'sub_ln19' <Predicate = true> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 229 [26/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 229 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.41>
ST_81 : Operation 230 [6/6] (6.41ns)   --->   "%conv6 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 230 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 231 [25/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 231 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 232 [5/6] (6.41ns)   --->   "%conv6 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 232 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 233 [5/5] (7.25ns)   --->   "%add = fadd i32 %p_15_read, i32 1013" [dfg_199.c:21]   --->   Operation 233 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 234 [24/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 234 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 235 [4/6] (6.41ns)   --->   "%conv6 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 235 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 236 [4/5] (7.25ns)   --->   "%add = fadd i32 %p_15_read, i32 1013" [dfg_199.c:21]   --->   Operation 236 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 237 [23/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 237 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 238 [3/6] (6.41ns)   --->   "%conv6 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 238 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 239 [3/5] (7.25ns)   --->   "%add = fadd i32 %p_15_read, i32 1013" [dfg_199.c:21]   --->   Operation 239 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 240 [22/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 240 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 241 [2/6] (6.41ns)   --->   "%conv6 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 241 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 242 [2/5] (7.25ns)   --->   "%add = fadd i32 %p_15_read, i32 1013" [dfg_199.c:21]   --->   Operation 242 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 243 [21/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 243 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 244 [1/6] (6.41ns)   --->   "%conv6 = uitofp i64 %sub_ln19" [dfg_199.c:19]   --->   Operation 244 'uitofp' 'conv6' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 245 [1/5] (7.25ns)   --->   "%add = fadd i32 %p_15_read, i32 1013" [dfg_199.c:21]   --->   Operation 245 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 246 [20/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 246 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.07>
ST_87 : Operation 247 [16/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 247 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 248 [19/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 248 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.07>
ST_88 : Operation 249 [15/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 249 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 250 [18/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 250 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.07>
ST_89 : Operation 251 [14/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 251 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 252 [17/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 252 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.07>
ST_90 : Operation 253 [13/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 253 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 254 [16/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 254 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.07>
ST_91 : Operation 255 [12/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 255 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 256 [15/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 256 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.07>
ST_92 : Operation 257 [11/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 257 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 258 [14/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 258 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.07>
ST_93 : Operation 259 [10/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 259 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 260 [13/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 260 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.07>
ST_94 : Operation 261 [9/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 261 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 262 [12/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 262 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.07>
ST_95 : Operation 263 [8/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 263 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 264 [11/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 264 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.07>
ST_96 : Operation 265 [7/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 265 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 266 [10/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 266 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.07>
ST_97 : Operation 267 [6/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 267 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 268 [9/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 268 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.07>
ST_98 : Operation 269 [5/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 269 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 270 [8/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 270 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.07>
ST_99 : Operation 271 [4/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 271 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 272 [7/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 272 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 6.07>
ST_100 : Operation 273 [3/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 273 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 274 [6/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 274 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.07>
ST_101 : Operation 275 [2/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 275 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 276 [5/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 276 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.07>
ST_102 : Operation 277 [1/16] (6.07ns)   --->   "%dc_1 = fdiv i32 %conv6, i32 %add" [dfg_199.c:20]   --->   Operation 277 'fdiv' 'dc_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 278 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 278 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 279 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %data_V_1"   --->   Operation 280 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 281 [4/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 281 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_14" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 282 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 283 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 283 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 284 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 284 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 285 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_14"   --->   Operation 285 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 286 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 287 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 287 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 288 [3/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 288 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 289 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_15, i1 0"   --->   Operation 289 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 290 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 291 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast = sext i9 %ush_1"   --->   Operation 291 'sext' 'sh_prom_i_i_i_i_i22_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 292 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i22_cast_cast_cast"   --->   Operation 292 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node v_13)   --->   "%r_V_2 = lshr i63 %zext_ln68_1, i63 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 293 'lshr' 'r_V_2' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node v_13)   --->   "%r_V_3 = shl i63 %zext_ln68_1, i63 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 294 'shl' 'r_V_3' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node v_13)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %r_V_2, i32 24, i32 31" [dfg_199.c:21]   --->   Operation 295 'partselect' 'tmp' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_104 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node v_13)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %r_V_3, i32 24, i32 31" [dfg_199.c:21]   --->   Operation 296 'partselect' 'tmp_1' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_104 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node v_13)   --->   "%select_ln1312 = select i1 %isNeg_1, i8 %tmp, i8 %tmp_1"   --->   Operation 297 'select' 'select_ln1312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 298 [1/1] (4.42ns) (out node of the LUT)   --->   "%v_13 = xor i8 %select_ln1312, i8 %v" [dfg_199.c:19]   --->   Operation 298 'xor' 'v_13' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 299 [2/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 299 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.08>
ST_105 : Operation 300 [1/1] (1.91ns)   --->   "%add_ln22 = add i8 %v, i8 19" [dfg_199.c:22]   --->   Operation 300 'add' 'add_ln22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 301 [1/1] (4.17ns)   --->   "%mul_ln22 = mul i8 %v_13, i8 %empty" [dfg_199.c:22]   --->   Operation 301 'mul' 'mul_ln22' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22)   --->   "%and_ln22 = and i8 %mul_ln22, i8 %add_ln22" [dfg_199.c:22]   --->   Operation 302 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 303 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln22 = sub i8 %and_ln22, i8 %v" [dfg_199.c:22]   --->   Operation 303 'sub' 'sub_ln22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 304 [1/68] (5.07ns)   --->   "%udiv_ln23_1 = udiv i64 18446744073709497295, i64 %zext_ln23_1" [dfg_199.c:23]   --->   Operation 304 'udiv' 'udiv_ln23_1' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 305 [1/1] (1.91ns)   --->   "%sub_ln24 = sub i8 0, i8 %v" [dfg_199.c:24]   --->   Operation 305 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node v_1)   --->   "%and_ln24 = and i8 %v, i8 %sub_ln24" [dfg_199.c:24]   --->   Operation 306 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 307 [1/1] (1.91ns) (out node of the LUT)   --->   "%v_1 = add i8 %and_ln24, i8 255" [dfg_199.c:24]   --->   Operation 307 'add' 'v_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i8 %v_1" [dfg_199.c:25]   --->   Operation 308 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 309 [1/1] (2.07ns)   --->   "%add_ln25_1 = add i16 %trunc_ln27, i16 %zext_ln25" [dfg_199.c:25]   --->   Operation 309 'add' 'add_ln25_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.17>
ST_106 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i8 %udiv_ln23_1" [dfg_199.c:22]   --->   Operation 310 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 311 [1/1] (4.17ns)   --->   "%v_4 = mul i8 %sub_ln22, i8 %trunc_ln22" [dfg_199.c:22]   --->   Operation 311 'mul' 'v_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.88>
ST_107 : Operation 312 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 312 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 313 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 313 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 314 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 314 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 316 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 316 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 318 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_15"   --->   Operation 318 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %v_4" [dfg_199.c:26]   --->   Operation 320 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 321 [1/1] (0.97ns)   --->   "%xor_ln25 = xor i1 %icmp_ln19, i1 1" [dfg_199.c:25]   --->   Operation 321 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i1 %xor_ln25" [dfg_199.c:25]   --->   Operation 322 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i16 %zext_ln25_1, i16 %add_ln25_1" [dfg_199.c:25]   --->   Operation 323 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_107 : Operation 324 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%result = sub i16 %add_ln25, i16 %zext_ln26" [dfg_199.c:25]   --->   Operation 324 'sub' 'result' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_107 : Operation 325 [1/1] (0.00ns)   --->   "%ret_ln28 = ret i16 %result" [dfg_199.c:28]   --->   Operation 325 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read on port 'p' [6]  (0 ns)
	'sub' operation ('sub_ln23', dfg_199.c:23) [67]  (3.52 ns)

 <State 2>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [68]  (5.07 ns)

 <State 37>: 2.49ns
The critical path consists of the following:
	'add' operation ('add_ln23', dfg_199.c:23) [71]  (2.49 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 68>: 6.41ns
The critical path consists of the following:
	wire read on port 'p_11' [5]  (0 ns)
	'uitofp' operation ('conv3', dfg_199.c:20) [19]  (6.41 ns)

 <State 69>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv3', dfg_199.c:20) [19]  (6.41 ns)

 <State 70>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv3', dfg_199.c:20) [19]  (6.41 ns)

 <State 71>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv3', dfg_199.c:20) [19]  (6.41 ns)

 <State 72>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv3', dfg_199.c:20) [19]  (6.41 ns)

 <State 73>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv3', dfg_199.c:20) [19]  (6.41 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	wire read on port 'p_15' [4]  (0 ns)
	'fsub' operation ('x', dfg_199.c:20) [20]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:20) [20]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:20) [20]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:20) [20]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x', dfg_199.c:20) [20]  (7.26 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 81>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv6', dfg_199.c:19) [41]  (6.41 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [42]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [42]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [42]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [42]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [42]  (7.26 ns)

 <State 87>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 88>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 89>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 92>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 93>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 94>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 95>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 96>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 97>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 98>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 99>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 100>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 101>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 102>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:20) [43]  (6.08 ns)

 <State 103>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 104>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23_1', dfg_199.c:23) [73]  (5.07 ns)

 <State 105>: 6.08ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [64]  (4.17 ns)
	'and' operation ('and_ln22', dfg_199.c:22) [65]  (0 ns)
	'sub' operation ('sub_ln22', dfg_199.c:22) [66]  (1.92 ns)

 <State 106>: 4.17ns
The critical path consists of the following:
	'mul' operation ('v_4', dfg_199.c:22) [75]  (4.17 ns)

 <State 107>: 4.88ns
The critical path consists of the following:
	'xor' operation ('xor_ln25', dfg_199.c:25) [83]  (0.978 ns)
	'add' operation ('add_ln25', dfg_199.c:25) [85]  (0 ns)
	'sub' operation ('result', dfg_199.c:25) [86]  (3.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
