Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb_isim_beh.exe -prj /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/cpu.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95676 KB
Fuse CPU Usage: 520 ms
Compiling module memory
Compiling module Control_Logic
Compiling module Register_File
Compiling module ALU
Compiling module Sign_Ext
Compiling module NextPC
Compiling module PC_Control
Compiling module MUX_2bit
Compiling module MUX_8bit
Compiling module cpu
Compiling module num_to_sevenseg
Compiling module display
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable /home/peacesong/Documents/Workspace/2019-1/Logic_Design/cpu/tb_isim_beh.exe
Fuse Memory Usage: 526744 KB
Fuse CPU Usage: 560 ms
GCC CPU Usage: 1370 ms
