 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_2
Version: K-2015.06-SP2
Date   : Fri Mar 21 03:18:14 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_158_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_158_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_158_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_119_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_119_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_119_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_118_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_118_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_118_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_117_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_117_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_117_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_116_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_116_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_116_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_115_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_115_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_115_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_114_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_114_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_114_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_113_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_113_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_113_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_112_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_112_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_112_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_111_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_111_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_111_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_110_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_110_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_110_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_109_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_109_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_109_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_108_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_108_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_108_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_105_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_105_/E (EDFQD1)                       0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_105_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_83_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_83_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_83_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_82_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_82_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_82_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_81_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_81_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_81_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_80_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_80_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_80_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_79_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_79_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_79_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_78_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_78_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_78_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_77_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_77_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_77_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_76_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_76_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_76_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_75_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_75_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_75_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_74_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_74_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_74_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_73_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_73_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_73_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_72_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_72_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_72_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_69_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_69_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_69_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_63_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_63_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_60_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_60_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_59_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_59_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_59_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_57_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_57_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_57_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_51_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_51_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_50_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_50_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_50_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_47_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_47_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_44_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_44_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_44_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_40_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_40_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_37_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_37_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_35_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_35_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_31_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_29_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_29_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_28_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_11_/E (EDFQD1)                        0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_7_/E (EDFQD1)                         0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_6_/E (EDFQD1)                         0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_3_/E (EDFQD1)                         0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U876/Z (BUFFD2)                                   0.350     0.246      0.854 r
  n661 (net)                    46        0.083               0.000      0.854 r
  memory7_reg_1_/E (EDFQD1)                         0.350     0.000      0.854 r
  data arrival time                                                      0.854

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.144      0.856
  data required time                                                     0.856
  -------------------------------------------------------------------------------
  data required time                                                     0.856
  data arrival time                                                     -0.854
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_159_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_159_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_159_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_155_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_155_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_155_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_154_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_154_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_154_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_153_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_153_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_153_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_152_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_152_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_152_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_151_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_151_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_151_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_150_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_150_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_150_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_149_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_149_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_149_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_148_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_148_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_148_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_147_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_147_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_147_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_146_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_146_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_146_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_145_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_145_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_145_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_144_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_144_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_144_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_131_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_131_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_131_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_130_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_130_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_130_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_129_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_129_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_129_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_128_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_128_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_128_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_127_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_127_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_127_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_126_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_126_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_126_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_125_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_125_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_125_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_124_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_124_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_124_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_123_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_123_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_123_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_122_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_122_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_122_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_121_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_121_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_121_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_120_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_120_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_120_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_106_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_106_/E (EDFQD1)                       0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_106_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_58_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_58_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_56_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_56_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_56_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_55_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_55_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_53_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_53_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_53_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_49_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_49_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_42_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_42_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_36_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_36_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_34_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_33_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_32_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_32_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_27_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_26_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_22_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_22_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_20_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_20_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_10_/E (EDFQD1)                        0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_5_/E (EDFQD1)                         0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_4_/E (EDFQD1)                         0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U864/Z (CKBD2)                                    0.340     0.247      0.855 r
  n656 (net)                    44        0.079               0.000      0.855 r
  memory7_reg_0_/E (EDFQD1)                         0.340     0.000      0.855 r
  data arrival time                                                      0.855

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.855
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_48_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U875/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1341 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_48_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_45_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U874/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1340 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_45_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_45_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_43_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U874/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1340 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_43_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_41_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U875/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1341 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_41_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_41_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U875/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1341 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_30_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U874/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1340 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_25_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U875/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1341 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_24_/E (EDFQD1)                        0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_24_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U874/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1340 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_9_/E (EDFQD1)                         0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U875/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1341 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_8_/E (EDFQD1)                         0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory7_reg_2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_2         ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  A[1] (in)                                         0.017     0.003      0.203 r
  A[1] (net)                     4        0.005               0.000      0.203 r
  U892/ZN (CKND2D1)                                 0.055     0.041      0.244 f
  n682 (net)                     2        0.004               0.000      0.244 f
  U871/ZN (NR2D3)                                   0.159     0.103      0.347 r
  n1296 (net)                   30        0.025               0.000      0.347 r
  U888/ZN (INR2D0)                                  0.077     0.098      0.445 r
  N217 (net)                     1        0.001               0.000      0.445 r
  U862/Z (BUFFD2)                                   0.234     0.162      0.607 r
  n674 (net)                    32        0.055               0.000      0.607 r
  U875/Z (BUFFD1)                                   0.338     0.245      0.852 r
  n1341 (net)                   21        0.038               0.000      0.852 r
  memory7_reg_2_/E (EDFQD1)                         0.338     0.000      0.852 r
  data arrival time                                                      0.852

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory7_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.143      0.857
  data required time                                                     0.857
  -------------------------------------------------------------------------------
  data required time                                                     0.857
  data arrival time                                                     -0.852
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


1
