
empc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cb4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08006e3c  08006e3c  00016e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e84  08006e84  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006e84  08006e84  00016e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e8c  08006e8c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e8c  08006e8c  00016e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e90  08006e90  00016e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006e94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000010  08006ea0  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08006ea0  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bdc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000234a  00000000  00000000  00033c18  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001348  00000000  00000000  00035f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  000372b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000291dd  00000000  00000000  000384e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dfda  00000000  00000000  000616bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010785e  00000000  00000000  0006f697  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00176ef5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005304  00000000  00000000  00176f70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006e24 	.word	0x08006e24

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08006e24 	.word	0x08006e24

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <swap>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void swap(int* a, int* b)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
 80004d0:	6039      	str	r1, [r7, #0]
	int t = *a;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	60fb      	str	r3, [r7, #12]
    *a = *b;
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	681a      	ldr	r2, [r3, #0]
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	601a      	str	r2, [r3, #0]
    *b = t;
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	68fa      	ldr	r2, [r7, #12]
 80004e4:	601a      	str	r2, [r3, #0]
}
 80004e6:	bf00      	nop
 80004e8:	3714      	adds	r7, #20
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr

080004f2 <partition>:

int partition (int arr[], int low, int high)
{
 80004f2:	b580      	push	{r7, lr}
 80004f4:	b088      	sub	sp, #32
 80004f6:	af00      	add	r7, sp, #0
 80004f8:	60f8      	str	r0, [r7, #12]
 80004fa:	60b9      	str	r1, [r7, #8]
 80004fc:	607a      	str	r2, [r7, #4]
	int pivot = arr[high];    // pivot
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	68fa      	ldr	r2, [r7, #12]
 8000504:	4413      	add	r3, r2
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	617b      	str	r3, [r7, #20]
	int i = (low - 1);  // Index of smaller element
 800050a:	68bb      	ldr	r3, [r7, #8]
 800050c:	3b01      	subs	r3, #1
 800050e:	61fb      	str	r3, [r7, #28]

    for (int j = low; j <= high- 1; j++)
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	61bb      	str	r3, [r7, #24]
 8000514:	e018      	b.n	8000548 <partition+0x56>
    {
        // If current element is smaller than the pivot
        if (arr[j] < pivot)
 8000516:	69bb      	ldr	r3, [r7, #24]
 8000518:	009b      	lsls	r3, r3, #2
 800051a:	68fa      	ldr	r2, [r7, #12]
 800051c:	4413      	add	r3, r2
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	697a      	ldr	r2, [r7, #20]
 8000522:	429a      	cmp	r2, r3
 8000524:	dd0d      	ble.n	8000542 <partition+0x50>
        {
            i++;    // increment index of smaller element
 8000526:	69fb      	ldr	r3, [r7, #28]
 8000528:	3301      	adds	r3, #1
 800052a:	61fb      	str	r3, [r7, #28]
            swap(&arr[i], &arr[j]);
 800052c:	69fb      	ldr	r3, [r7, #28]
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	18d0      	adds	r0, r2, r3
 8000534:	69bb      	ldr	r3, [r7, #24]
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	68fa      	ldr	r2, [r7, #12]
 800053a:	4413      	add	r3, r2
 800053c:	4619      	mov	r1, r3
 800053e:	f7ff ffc3 	bl	80004c8 <swap>
    for (int j = low; j <= high- 1; j++)
 8000542:	69bb      	ldr	r3, [r7, #24]
 8000544:	3301      	adds	r3, #1
 8000546:	61bb      	str	r3, [r7, #24]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	3b01      	subs	r3, #1
 800054c:	69ba      	ldr	r2, [r7, #24]
 800054e:	429a      	cmp	r2, r3
 8000550:	dde1      	ble.n	8000516 <partition+0x24>
        }
    }
    swap(&arr[i + 1], &arr[high]);
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	3301      	adds	r3, #1
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	68fa      	ldr	r2, [r7, #12]
 800055a:	18d0      	adds	r0, r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	68fa      	ldr	r2, [r7, #12]
 8000562:	4413      	add	r3, r2
 8000564:	4619      	mov	r1, r3
 8000566:	f7ff ffaf 	bl	80004c8 <swap>
    return (i + 1);
 800056a:	69fb      	ldr	r3, [r7, #28]
 800056c:	3301      	adds	r3, #1
}
 800056e:	4618      	mov	r0, r3
 8000570:	3720      	adds	r7, #32
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <quickSort>:

void quickSort(int arr[], int low, int high)
{
 8000576:	b580      	push	{r7, lr}
 8000578:	b086      	sub	sp, #24
 800057a:	af00      	add	r7, sp, #0
 800057c:	60f8      	str	r0, [r7, #12]
 800057e:	60b9      	str	r1, [r7, #8]
 8000580:	607a      	str	r2, [r7, #4]
    if (low < high)
 8000582:	68ba      	ldr	r2, [r7, #8]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	429a      	cmp	r2, r3
 8000588:	da13      	bge.n	80005b2 <quickSort+0x3c>
    {
        /* pi is partitioning index, arr[p] is now
           at right place */
    	int pi = partition(arr, low, high);
 800058a:	687a      	ldr	r2, [r7, #4]
 800058c:	68b9      	ldr	r1, [r7, #8]
 800058e:	68f8      	ldr	r0, [r7, #12]
 8000590:	f7ff ffaf 	bl	80004f2 <partition>
 8000594:	6178      	str	r0, [r7, #20]

        // Separately sort elements before
        // partition and after partition
        quickSort(arr, low, pi - 1);
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	3b01      	subs	r3, #1
 800059a:	461a      	mov	r2, r3
 800059c:	68b9      	ldr	r1, [r7, #8]
 800059e:	68f8      	ldr	r0, [r7, #12]
 80005a0:	f7ff ffe9 	bl	8000576 <quickSort>
        quickSort(arr, pi + 1, high);
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	3301      	adds	r3, #1
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	4619      	mov	r1, r3
 80005ac:	68f8      	ldr	r0, [r7, #12]
 80005ae:	f7ff ffe2 	bl	8000576 <quickSort>
    }
}
 80005b2:	bf00      	nop
 80005b4:	3718      	adds	r7, #24
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}

080005ba <get_median>:

int get_median(int *values){
 80005ba:	b580      	push	{r7, lr}
 80005bc:	b084      	sub	sp, #16
 80005be:	af00      	add	r7, sp, #0
 80005c0:	6078      	str	r0, [r7, #4]
	int n = sizeof(values)/sizeof(values[0]);
 80005c2:	2301      	movs	r3, #1
 80005c4:	60fb      	str	r3, [r7, #12]
    quickSort(values, 0, n-1);
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	3b01      	subs	r3, #1
 80005ca:	461a      	mov	r2, r3
 80005cc:	2100      	movs	r1, #0
 80005ce:	6878      	ldr	r0, [r7, #4]
 80005d0:	f7ff ffd1 	bl	8000576 <quickSort>
    return values[SIZE/2];
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	68db      	ldr	r3, [r3, #12]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3710      	adds	r7, #16
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005e0:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80005e4:	b0b0      	sub	sp, #192	; 0xc0
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f4:	f003 fae8 	bl	8003bc8 <HAL_GPIO_WritePin>
	if (htim->Instance == htim3.Instance)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b0b      	ldr	r3, [pc, #44]	; (800062c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	429a      	cmp	r2, r3
 8000602:	f040 84bc 	bne.w	8000f7e <HAL_TIM_PeriodElapsedCallback+0x99e>
    {
		if(iter < 10000){
 8000606:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000608:	881b      	ldrh	r3, [r3, #0]
 800060a:	f242 720f 	movw	r2, #9999	; 0x270f
 800060e:	4293      	cmp	r3, r2
 8000610:	d807      	bhi.n	8000622 <HAL_TIM_PeriodElapsedCallback+0x42>
			iter++;
 8000612:	4b07      	ldr	r3, [pc, #28]	; (8000630 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000614:	881b      	ldrh	r3, [r3, #0]
 8000616:	3301      	adds	r3, #1
 8000618:	b29a      	uxth	r2, r3
 800061a:	4b05      	ldr	r3, [pc, #20]	; (8000630 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800061c:	801a      	strh	r2, [r3, #0]
 800061e:	f000 bcae 	b.w	8000f7e <HAL_TIM_PeriodElapsedCallback+0x99e>
		}
		else{
			// State measurement
			int value0[SIZE];
			int value1[SIZE];
			for(uint8_t i = 0; i<SIZE; i++){
 8000622:	2300      	movs	r3, #0
 8000624:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 8000628:	e023      	b.n	8000672 <HAL_TIM_PeriodElapsedCallback+0x92>
 800062a:	bf00      	nop
 800062c:	200000d8 	.word	0x200000d8
 8000630:	20000030 	.word	0x20000030
				value0[i] = (int)adc_buf0[i];
 8000634:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8000638:	4ac9      	ldr	r2, [pc, #804]	; (8000960 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800063a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800063e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8000648:	440b      	add	r3, r1
 800064a:	f843 2c9c 	str.w	r2, [r3, #-156]
				value1[i] = (int)adc_buf1[i];
 800064e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8000652:	4ac4      	ldr	r2, [pc, #784]	; (8000964 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8000654:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000658:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8000662:	440b      	add	r3, r1
 8000664:	f843 2cb8 	str.w	r2, [r3, #-184]
			for(uint8_t i = 0; i<SIZE; i++){
 8000668:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 800066c:	3301      	adds	r3, #1
 800066e:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 8000672:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8000676:	2b06      	cmp	r3, #6
 8000678:	d9dc      	bls.n	8000634 <HAL_TIM_PeriodElapsedCallback+0x54>
			}
			y[0] = get_median(value0); y[0] *= 1075; y[0] /= 10000;
 800067a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff ff9b 	bl	80005ba <get_median>
 8000684:	4602      	mov	r2, r0
 8000686:	4bb8      	ldr	r3, [pc, #736]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	4bb7      	ldr	r3, [pc, #732]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f240 4233 	movw	r2, #1075	; 0x433
 8000692:	fb02 f303 	mul.w	r3, r2, r3
 8000696:	4ab4      	ldr	r2, [pc, #720]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8000698:	6013      	str	r3, [r2, #0]
 800069a:	4bb3      	ldr	r3, [pc, #716]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4ab3      	ldr	r2, [pc, #716]	; (800096c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80006a0:	fb82 1203 	smull	r1, r2, r2, r3
 80006a4:	1312      	asrs	r2, r2, #12
 80006a6:	17db      	asrs	r3, r3, #31
 80006a8:	1ad3      	subs	r3, r2, r3
 80006aa:	4aaf      	ldr	r2, [pc, #700]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80006ac:	6013      	str	r3, [r2, #0]
			y[1] = get_median(value1);   y[1] *= 28900; y[1] /= 10000;
 80006ae:	f107 0308 	add.w	r3, r7, #8
 80006b2:	4618      	mov	r0, r3
 80006b4:	f7ff ff81 	bl	80005ba <get_median>
 80006b8:	4602      	mov	r2, r0
 80006ba:	4bab      	ldr	r3, [pc, #684]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	4baa      	ldr	r3, [pc, #680]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	f247 02e4 	movw	r2, #28900	; 0x70e4
 80006c6:	fb02 f303 	mul.w	r3, r2, r3
 80006ca:	4aa7      	ldr	r2, [pc, #668]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80006cc:	6053      	str	r3, [r2, #4]
 80006ce:	4ba6      	ldr	r3, [pc, #664]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80006d0:	685b      	ldr	r3, [r3, #4]
 80006d2:	4aa6      	ldr	r2, [pc, #664]	; (800096c <HAL_TIM_PeriodElapsedCallback+0x38c>)
 80006d4:	fb82 1203 	smull	r1, r2, r2, r3
 80006d8:	1312      	asrs	r2, r2, #12
 80006da:	17db      	asrs	r3, r3, #31
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	4aa2      	ldr	r2, [pc, #648]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 80006e0:	6053      	str	r3, [r2, #4]

			// State estimate
			int x0_prev = x[0];
 80006e2:	4ba3      	ldr	r3, [pc, #652]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			int x1_prev = x[1];
 80006ea:	4ba1      	ldr	r3, [pc, #644]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			x_est[0] = 97136*x0_prev - 978*x1_prev + 14878*u;    x_est[0] /= 100000;
 80006f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80006f6:	4a9f      	ldr	r2, [pc, #636]	; (8000974 <HAL_TIM_PeriodElapsedCallback+0x394>)
 80006f8:	fb02 f203 	mul.w	r2, r2, r3
 80006fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000700:	499d      	ldr	r1, [pc, #628]	; (8000978 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8000702:	fb01 f303 	mul.w	r3, r1, r3
 8000706:	441a      	add	r2, r3
 8000708:	4b9c      	ldr	r3, [pc, #624]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f643 211e 	movw	r1, #14878	; 0x3a1e
 8000710:	fb01 f303 	mul.w	r3, r1, r3
 8000714:	4413      	add	r3, r2
 8000716:	4a9a      	ldr	r2, [pc, #616]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000718:	6013      	str	r3, [r2, #0]
 800071a:	4b99      	ldr	r3, [pc, #612]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4a99      	ldr	r2, [pc, #612]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8000720:	fb82 1203 	smull	r1, r2, r2, r3
 8000724:	1352      	asrs	r2, r2, #13
 8000726:	17db      	asrs	r3, r3, #31
 8000728:	1ad3      	subs	r3, r2, r3
 800072a:	4a95      	ldr	r2, [pc, #596]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800072c:	6013      	str	r3, [r2, #0]
			x_est[1] = 173187*x0_prev + 97046*x1_prev + 18083*u; x_est[1] /= 100000;
 800072e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000732:	4a95      	ldr	r2, [pc, #596]	; (8000988 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8000734:	fb02 f203 	mul.w	r2, r2, r3
 8000738:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800073c:	4993      	ldr	r1, [pc, #588]	; (800098c <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 800073e:	fb01 f303 	mul.w	r3, r1, r3
 8000742:	441a      	add	r2, r3
 8000744:	4b8d      	ldr	r3, [pc, #564]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f244 61a3 	movw	r1, #18083	; 0x46a3
 800074c:	fb01 f303 	mul.w	r3, r1, r3
 8000750:	4413      	add	r3, r2
 8000752:	4a8b      	ldr	r2, [pc, #556]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000754:	6053      	str	r3, [r2, #4]
 8000756:	4b8a      	ldr	r3, [pc, #552]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	4a8a      	ldr	r2, [pc, #552]	; (8000984 <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 800075c:	fb82 1203 	smull	r1, r2, r2, r3
 8000760:	1352      	asrs	r2, r2, #13
 8000762:	17db      	asrs	r3, r3, #31
 8000764:	1ad3      	subs	r3, r2, r3
 8000766:	4a86      	ldr	r2, [pc, #536]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000768:	6053      	str	r3, [r2, #4]

			// Combination
			x[0] = 200*y[0] + 800*x_est[0]; x[0] /= 1000;
 800076a:	4b7f      	ldr	r3, [pc, #508]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	22c8      	movs	r2, #200	; 0xc8
 8000770:	fb02 f203 	mul.w	r2, r2, r3
 8000774:	4b82      	ldr	r3, [pc, #520]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f44f 7148 	mov.w	r1, #800	; 0x320
 800077c:	fb01 f303 	mul.w	r3, r1, r3
 8000780:	4413      	add	r3, r2
 8000782:	4a7b      	ldr	r2, [pc, #492]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8000784:	6013      	str	r3, [r2, #0]
 8000786:	4b7a      	ldr	r3, [pc, #488]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4a81      	ldr	r2, [pc, #516]	; (8000990 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 800078c:	fb82 1203 	smull	r1, r2, r2, r3
 8000790:	1192      	asrs	r2, r2, #6
 8000792:	17db      	asrs	r3, r3, #31
 8000794:	1ad3      	subs	r3, r2, r3
 8000796:	4a76      	ldr	r2, [pc, #472]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8000798:	6013      	str	r3, [r2, #0]
			x[1] = 200*y[1] + 800*x_est[1]; x[1] /= 1000;
 800079a:	4b73      	ldr	r3, [pc, #460]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	22c8      	movs	r2, #200	; 0xc8
 80007a0:	fb02 f203 	mul.w	r2, r2, r3
 80007a4:	4b76      	ldr	r3, [pc, #472]	; (8000980 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	f44f 7148 	mov.w	r1, #800	; 0x320
 80007ac:	fb01 f303 	mul.w	r3, r1, r3
 80007b0:	4413      	add	r3, r2
 80007b2:	4a6f      	ldr	r2, [pc, #444]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80007b4:	6053      	str	r3, [r2, #4]
 80007b6:	4b6e      	ldr	r3, [pc, #440]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	4a75      	ldr	r2, [pc, #468]	; (8000990 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 80007bc:	fb82 1203 	smull	r1, r2, r2, r3
 80007c0:	1192      	asrs	r2, r2, #6
 80007c2:	17db      	asrs	r3, r3, #31
 80007c4:	1ad3      	subs	r3, r2, r3
 80007c6:	4a6a      	ldr	r2, [pc, #424]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80007c8:	6053      	str	r3, [r2, #4]

			//  Explicit MPC
			int dx0 = x[0] - xs0;
 80007ca:	4b69      	ldr	r3, [pc, #420]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2232      	movs	r2, #50	; 0x32
 80007d0:	1a9b      	subs	r3, r3, r2
 80007d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			int dx1 = x[1] - xs1;
 80007d6:	4b66      	ldr	r3, [pc, #408]	; (8000970 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	f241 3288 	movw	r2, #5000	; 0x1388
 80007de:	1a9b      	subs	r3, r3, r2
 80007e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

			//Region 1
			int H11 = -1000*dx0-49999;              H11 = H11<=0;
 80007e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80007e8:	4a6a      	ldr	r2, [pc, #424]	; (8000994 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 80007ea:	fb02 f303 	mul.w	r3, r2, r3
 80007ee:	f5a3 4343 	sub.w	r3, r3, #49920	; 0xc300
 80007f2:	3b4f      	subs	r3, #79	; 0x4f
 80007f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80007f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	bfd4      	ite	le
 8000800:	2301      	movle	r3, #1
 8000802:	2300      	movgt	r3, #0
 8000804:	b2db      	uxtb	r3, r3
 8000806:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			int H12 = -948*dx0+317*dx1-246980;      H12 = H12<=0;
 800080a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800080e:	4a62      	ldr	r2, [pc, #392]	; (8000998 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8000810:	fb02 f203 	mul.w	r2, r2, r3
 8000814:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000818:	f240 113d 	movw	r1, #317	; 0x13d
 800081c:	fb01 f303 	mul.w	r3, r1, r3
 8000820:	4413      	add	r3, r2
 8000822:	f5a3 3371 	sub.w	r3, r3, #246784	; 0x3c400
 8000826:	3bc4      	subs	r3, #196	; 0xc4
 8000828:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800082c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000830:	2b00      	cmp	r3, #0
 8000832:	bfd4      	ite	le
 8000834:	2301      	movle	r3, #1
 8000836:	2300      	movgt	r3, #0
 8000838:	b2db      	uxtb	r3, r3
 800083a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			int H13 = 948*dx0-317*dx1-740942;       H13 = H13<=0;
 800083e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000842:	f44f 726d 	mov.w	r2, #948	; 0x3b4
 8000846:	fb02 f203 	mul.w	r2, r2, r3
 800084a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800084e:	f46f 719e 	mvn.w	r1, #316	; 0x13c
 8000852:	fb01 f303 	mul.w	r3, r1, r3
 8000856:	4413      	add	r3, r2
 8000858:	f5a3 2334 	sub.w	r3, r3, #737280	; 0xb4000
 800085c:	f6a3 634e 	subw	r3, r3, #3662	; 0xe4e
 8000860:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000864:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000868:	2b00      	cmp	r3, #0
 800086a:	bfd4      	ite	le
 800086c:	2301      	movle	r3, #1
 800086e:	2300      	movgt	r3, #0
 8000870:	b2db      	uxtb	r3, r3
 8000872:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			int H14 = 997*dx0+69*dx1-64337;         H14 = H14<=0;
 8000876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800087a:	f240 32e5 	movw	r2, #997	; 0x3e5
 800087e:	fb02 f103 	mul.w	r1, r2, r3
 8000882:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000886:	4613      	mov	r3, r2
 8000888:	011b      	lsls	r3, r3, #4
 800088a:	4413      	add	r3, r2
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	4413      	add	r3, r2
 8000890:	440b      	add	r3, r1
 8000892:	f5a3 437b 	sub.w	r3, r3, #64256	; 0xfb00
 8000896:	3b51      	subs	r3, #81	; 0x51
 8000898:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800089c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	bfd4      	ite	le
 80008a4:	2301      	movle	r3, #1
 80008a6:	2300      	movgt	r3, #0
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			int H15 = -997*dx0-69*dx1-126088;       H15 = H15<=0;
 80008ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80008b2:	f46f 7279 	mvn.w	r2, #996	; 0x3e4
 80008b6:	fb02 f203 	mul.w	r2, r2, r3
 80008ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80008be:	f06f 0144 	mvn.w	r1, #68	; 0x44
 80008c2:	fb01 f303 	mul.w	r3, r1, r3
 80008c6:	4413      	add	r3, r2
 80008c8:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 80008cc:	3b88      	subs	r3, #136	; 0x88
 80008ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80008d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	bfd4      	ite	le
 80008da:	2301      	movle	r3, #1
 80008dc:	2300      	movgt	r3, #0
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			int H16 = 1000*dx0-150000;              H16 = H16<=0;
 80008e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80008e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ec:	fb02 f303 	mul.w	r3, r2, r3
 80008f0:	f5a3 3312 	sub.w	r3, r3, #149504	; 0x24800
 80008f4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80008f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80008fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000900:	2b00      	cmp	r3, #0
 8000902:	bfd4      	ite	le
 8000904:	2301      	movle	r3, #1
 8000906:	2300      	movgt	r3, #0
 8000908:	b2db      	uxtb	r3, r3
 800090a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			if(H11 && H12 && H13 && H14 && H15 && H16){
 800090e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000912:	2b00      	cmp	r3, #0
 8000914:	f000 80a2 	beq.w	8000a5c <HAL_TIM_PeriodElapsedCallback+0x47c>
 8000918:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800091c:	2b00      	cmp	r3, #0
 800091e:	f000 809d 	beq.w	8000a5c <HAL_TIM_PeriodElapsedCallback+0x47c>
 8000922:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000926:	2b00      	cmp	r3, #0
 8000928:	f000 8098 	beq.w	8000a5c <HAL_TIM_PeriodElapsedCallback+0x47c>
 800092c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000930:	2b00      	cmp	r3, #0
 8000932:	f000 8093 	beq.w	8000a5c <HAL_TIM_PeriodElapsedCallback+0x47c>
 8000936:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800093a:	2b00      	cmp	r3, #0
 800093c:	f000 808e 	beq.w	8000a5c <HAL_TIM_PeriodElapsedCallback+0x47c>
 8000940:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000944:	2b00      	cmp	r3, #0
 8000946:	f000 8089 	beq.w	8000a5c <HAL_TIM_PeriodElapsedCallback+0x47c>
				u = -5237*dx0; u -= 366*dx1;
 800094a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800094e:	4a13      	ldr	r2, [pc, #76]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8000950:	fb02 f303 	mul.w	r3, r2, r3
 8000954:	4a09      	ldr	r2, [pc, #36]	; (800097c <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8000956:	6013      	str	r3, [r2, #0]
 8000958:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800095c:	e020      	b.n	80009a0 <HAL_TIM_PeriodElapsedCallback+0x3c0>
 800095e:	bf00      	nop
 8000960:	200002dc 	.word	0x200002dc
 8000964:	20000118 	.word	0x20000118
 8000968:	2000003c 	.word	0x2000003c
 800096c:	68db8bad 	.word	0x68db8bad
 8000970:	20000034 	.word	0x20000034
 8000974:	00017b70 	.word	0x00017b70
 8000978:	fffffc2e 	.word	0xfffffc2e
 800097c:	2000002c 	.word	0x2000002c
 8000980:	20000044 	.word	0x20000044
 8000984:	14f8b589 	.word	0x14f8b589
 8000988:	0002a483 	.word	0x0002a483
 800098c:	00017b16 	.word	0x00017b16
 8000990:	10624dd3 	.word	0x10624dd3
 8000994:	fffffc18 	.word	0xfffffc18
 8000998:	fffffc4c 	.word	0xfffffc4c
 800099c:	ffffeb8b 	.word	0xffffeb8b
 80009a0:	4aa4      	ldr	r2, [pc, #656]	; (8000c34 <HAL_TIM_PeriodElapsedCallback+0x654>)
 80009a2:	fb02 f203 	mul.w	r2, r2, r3
 80009a6:	4ba4      	ldr	r3, [pc, #656]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4413      	add	r3, r2
 80009ac:	4aa2      	ldr	r2, [pc, #648]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 80009ae:	6013      	str	r3, [r2, #0]
				if(!settled){
 80009b0:	4ba2      	ldr	r3, [pc, #648]	; (8000c3c <HAL_TIM_PeriodElapsedCallback+0x65c>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	f083 0301 	eor.w	r3, r3, #1
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d021      	beq.n	8000a02 <HAL_TIM_PeriodElapsedCallback+0x422>
					int diff = x[0]-x0_prev;
 80009be:	4ba0      	ldr	r3, [pc, #640]	; (8000c40 <HAL_TIM_PeriodElapsedCallback+0x660>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					if(diff > -100 && diff < 100){
 80009cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80009d0:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80009d4:	db11      	blt.n	80009fa <HAL_TIM_PeriodElapsedCallback+0x41a>
 80009d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80009da:	2b63      	cmp	r3, #99	; 0x63
 80009dc:	dc0d      	bgt.n	80009fa <HAL_TIM_PeriodElapsedCallback+0x41a>
						settling_iter++;
 80009de:	4b99      	ldr	r3, [pc, #612]	; (8000c44 <HAL_TIM_PeriodElapsedCallback+0x664>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	3301      	adds	r3, #1
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4b97      	ldr	r3, [pc, #604]	; (8000c44 <HAL_TIM_PeriodElapsedCallback+0x664>)
 80009e8:	701a      	strb	r2, [r3, #0]
						if(settling_iter == 100){
 80009ea:	4b96      	ldr	r3, [pc, #600]	; (8000c44 <HAL_TIM_PeriodElapsedCallback+0x664>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	2b64      	cmp	r3, #100	; 0x64
 80009f0:	d12c      	bne.n	8000a4c <HAL_TIM_PeriodElapsedCallback+0x46c>
							settled = true;
 80009f2:	4b92      	ldr	r3, [pc, #584]	; (8000c3c <HAL_TIM_PeriodElapsedCallback+0x65c>)
 80009f4:	2201      	movs	r2, #1
 80009f6:	701a      	strb	r2, [r3, #0]
						if(settling_iter == 100){
 80009f8:	e028      	b.n	8000a4c <HAL_TIM_PeriodElapsedCallback+0x46c>
						}
					}
					else{
						settling_iter = 0;
 80009fa:	4b92      	ldr	r3, [pc, #584]	; (8000c44 <HAL_TIM_PeriodElapsedCallback+0x664>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
 8000a00:	e024      	b.n	8000a4c <HAL_TIM_PeriodElapsedCallback+0x46c>
					}
				}
				else{
					int error = 5000-y[1];
 8000a02:	4b91      	ldr	r3, [pc, #580]	; (8000c48 <HAL_TIM_PeriodElapsedCallback+0x668>)
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f5c3 539c 	rsb	r3, r3, #4992	; 0x1380
 8000a0a:	3308      	adds	r3, #8
 8000a0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
					integral += error;
 8000a10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000a14:	4619      	mov	r1, r3
 8000a16:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8000a1a:	4b8c      	ldr	r3, [pc, #560]	; (8000c4c <HAL_TIM_PeriodElapsedCallback+0x66c>)
 8000a1c:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8000a20:	eb1b 0301 	adds.w	r3, fp, r1
 8000a24:	eb4c 0402 	adc.w	r4, ip, r2
 8000a28:	4a88      	ldr	r2, [pc, #544]	; (8000c4c <HAL_TIM_PeriodElapsedCallback+0x66c>)
 8000a2a:	e9c2 3400 	strd	r3, r4, [r2]
					u += 40*integral;
 8000a2e:	4b87      	ldr	r3, [pc, #540]	; (8000c4c <HAL_TIM_PeriodElapsedCallback+0x66c>)
 8000a30:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4613      	mov	r3, r2
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	4413      	add	r3, r2
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4b7d      	ldr	r3, [pc, #500]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4413      	add	r3, r2
 8000a46:	461a      	mov	r2, r3
 8000a48:	4b7b      	ldr	r3, [pc, #492]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000a4a:	601a      	str	r2, [r3, #0]
				}
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0.5/3.3*4095);
 8000a4c:	f44f 731b 	mov.w	r3, #620	; 0x26c
 8000a50:	2200      	movs	r2, #0
 8000a52:	2100      	movs	r1, #0
 8000a54:	487e      	ldr	r0, [pc, #504]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8000a56:	f002 fbd7 	bl	8003208 <HAL_DAC_SetValue>
 8000a5a:	e256      	b.n	8000f0a <HAL_TIM_PeriodElapsedCallback+0x92a>
			}
			else{
				// Region 5
				int H51 = 998*dx0+70*dx1+126100;  H51 = H51<=0;
 8000a5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000a60:	f240 32e6 	movw	r2, #998	; 0x3e6
 8000a64:	fb02 f203 	mul.w	r2, r2, r3
 8000a68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000a6c:	2146      	movs	r1, #70	; 0x46
 8000a6e:	fb01 f303 	mul.w	r3, r1, r3
 8000a72:	4413      	add	r3, r2
 8000a74:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8000a78:	3394      	adds	r3, #148	; 0x94
 8000a7a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000a7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	bfd4      	ite	le
 8000a86:	2301      	movle	r3, #1
 8000a88:	2300      	movgt	r3, #0
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				int H52 = -1000*dx0-50000;       H52 = H52<=0;
 8000a90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000a94:	4a6f      	ldr	r2, [pc, #444]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0x674>)
 8000a96:	fb02 f303 	mul.w	r3, r2, r3
 8000a9a:	f5a3 4343 	sub.w	r3, r3, #49920	; 0xc300
 8000a9e:	3b50      	subs	r3, #80	; 0x50
 8000aa0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000aa4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	bfd4      	ite	le
 8000aac:	2301      	movle	r3, #1
 8000aae:	2300      	movgt	r3, #0
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
				int H53 = -1000*dx1-5000000;     H53 = H53<=0;
 8000ab6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000aba:	4a66      	ldr	r2, [pc, #408]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0x674>)
 8000abc:	fb02 f203 	mul.w	r2, r2, r3
 8000ac0:	4b65      	ldr	r3, [pc, #404]	; (8000c58 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8000ac2:	4413      	add	r3, r2
 8000ac4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000ac6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	bfd4      	ite	le
 8000acc:	2301      	movle	r3, #1
 8000ace:	2300      	movgt	r3, #0
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	67fb      	str	r3, [r7, #124]	; 0x7c
				int H54 = 1000*dx0-10*dx1-53000;  H54 = H54<=0;
 8000ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000ad8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000adc:	fb02 f203 	mul.w	r2, r2, r3
 8000ae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ae4:	f06f 0109 	mvn.w	r1, #9
 8000ae8:	fb01 f303 	mul.w	r3, r1, r3
 8000aec:	4413      	add	r3, r2
 8000aee:	f5a3 434f 	sub.w	r3, r3, #52992	; 0xcf00
 8000af2:	3b08      	subs	r3, #8
 8000af4:	67bb      	str	r3, [r7, #120]	; 0x78
 8000af6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	bfd4      	ite	le
 8000afc:	2301      	movle	r3, #1
 8000afe:	2300      	movgt	r3, #0
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	67bb      	str	r3, [r7, #120]	; 0x78
				if(H51 && H52 && H53 && H54){
 8000b04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d014      	beq.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0x556>
 8000b0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d010      	beq.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0x556>
 8000b14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d00d      	beq.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0x556>
 8000b1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d00a      	beq.n	8000b36 <HAL_TIM_PeriodElapsedCallback+0x556>
					u = 662000;
 8000b20:	4b45      	ldr	r3, [pc, #276]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000b22:	4a4e      	ldr	r2, [pc, #312]	; (8000c5c <HAL_TIM_PeriodElapsedCallback+0x67c>)
 8000b24:	601a      	str	r2, [r3, #0]
					HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2.5/3.3*4095);
 8000b26:	f640 431e 	movw	r3, #3102	; 0xc1e
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4848      	ldr	r0, [pc, #288]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8000b30:	f002 fb6a 	bl	8003208 <HAL_DAC_SetValue>
 8000b34:	e1e9      	b.n	8000f0a <HAL_TIM_PeriodElapsedCallback+0x92a>
				}
				else{
					// Region 3
					int H31 = -1000*dx1-5000000;         H31 = H31<=0;
 8000b36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000b3a:	4a46      	ldr	r2, [pc, #280]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0x674>)
 8000b3c:	fb02 f203 	mul.w	r2, r2, r3
 8000b40:	4b45      	ldr	r3, [pc, #276]	; (8000c58 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8000b42:	4413      	add	r3, r2
 8000b44:	677b      	str	r3, [r7, #116]	; 0x74
 8000b46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	bfd4      	ite	le
 8000b4c:	2301      	movle	r3, #1
 8000b4e:	2300      	movgt	r3, #0
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	677b      	str	r3, [r7, #116]	; 0x74
					int H32 = -1000*dx0+10*dx1+53000;     H32 = H32<=0;
 8000b54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b58:	4a3e      	ldr	r2, [pc, #248]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0x674>)
 8000b5a:	fb02 f103 	mul.w	r1, r2, r3
 8000b5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000b62:	4613      	mov	r3, r2
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	4413      	add	r3, r2
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	440b      	add	r3, r1
 8000b6c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8000b70:	3308      	adds	r3, #8
 8000b72:	673b      	str	r3, [r7, #112]	; 0x70
 8000b74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	bfd4      	ite	le
 8000b7a:	2301      	movle	r3, #1
 8000b7c:	2300      	movgt	r3, #0
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	673b      	str	r3, [r7, #112]	; 0x70
					int H33 = -948*dx0+318*dx1+740900;    H33 = H33<=0;
 8000b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b86:	4a36      	ldr	r2, [pc, #216]	; (8000c60 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8000b88:	fb02 f203 	mul.w	r2, r2, r3
 8000b8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000b90:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8000b94:	fb01 f303 	mul.w	r3, r1, r3
 8000b98:	4413      	add	r3, r2
 8000b9a:	f503 2334 	add.w	r3, r3, #737280	; 0xb4000
 8000b9e:	f603 6324 	addw	r3, r3, #3620	; 0xe24
 8000ba2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000ba4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	bfd4      	ite	le
 8000baa:	2301      	movle	r3, #1
 8000bac:	2300      	movgt	r3, #0
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	66fb      	str	r3, [r7, #108]	; 0x6c
					int H34 = 1000*dx0-150000;           H34 = H34<=0;
 8000bb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000bb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bba:	fb02 f303 	mul.w	r3, r2, r3
 8000bbe:	f5a3 3312 	sub.w	r3, r3, #149504	; 0x24800
 8000bc2:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8000bc6:	66bb      	str	r3, [r7, #104]	; 0x68
 8000bc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	bfd4      	ite	le
 8000bce:	2301      	movle	r3, #1
 8000bd0:	2300      	movgt	r3, #0
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	66bb      	str	r3, [r7, #104]	; 0x68
					if(H31 && H32 && H33 && H34){
 8000bd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d045      	beq.n	8000c68 <HAL_TIM_PeriodElapsedCallback+0x688>
 8000bdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d042      	beq.n	8000c68 <HAL_TIM_PeriodElapsedCallback+0x688>
 8000be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d03f      	beq.n	8000c68 <HAL_TIM_PeriodElapsedCallback+0x688>
 8000be8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d03c      	beq.n	8000c68 <HAL_TIM_PeriodElapsedCallback+0x688>
						u = -6528*dx0; u += 66*dx1; u += 1000000;
 8000bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000bf2:	4a1c      	ldr	r2, [pc, #112]	; (8000c64 <HAL_TIM_PeriodElapsedCallback+0x684>)
 8000bf4:	fb02 f303 	mul.w	r3, r2, r3
 8000bf8:	4a0f      	ldr	r2, [pc, #60]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000bfa:	6013      	str	r3, [r2, #0]
 8000bfc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000c00:	4613      	mov	r3, r2
 8000c02:	015b      	lsls	r3, r3, #5
 8000c04:	4413      	add	r3, r2
 8000c06:	005b      	lsls	r3, r3, #1
 8000c08:	461a      	mov	r2, r3
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4413      	add	r3, r2
 8000c10:	4a09      	ldr	r2, [pc, #36]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 8000c1c:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000c20:	4a05      	ldr	r2, [pc, #20]	; (8000c38 <HAL_TIM_PeriodElapsedCallback+0x658>)
 8000c22:	6013      	str	r3, [r2, #0]
						HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1.5/3.3*4095);
 8000c24:	f240 7345 	movw	r3, #1861	; 0x745
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4808      	ldr	r0, [pc, #32]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8000c2e:	f002 faeb 	bl	8003208 <HAL_DAC_SetValue>
 8000c32:	e16a      	b.n	8000f0a <HAL_TIM_PeriodElapsedCallback+0x92a>
 8000c34:	fffffe92 	.word	0xfffffe92
 8000c38:	2000002c 	.word	0x2000002c
 8000c3c:	20000058 	.word	0x20000058
 8000c40:	20000034 	.word	0x20000034
 8000c44:	20000059 	.word	0x20000059
 8000c48:	2000003c 	.word	0x2000003c
 8000c4c:	20000050 	.word	0x20000050
 8000c50:	20000060 	.word	0x20000060
 8000c54:	fffffc18 	.word	0xfffffc18
 8000c58:	ffb3b4c0 	.word	0xffb3b4c0
 8000c5c:	000a19f0 	.word	0x000a19f0
 8000c60:	fffffc4c 	.word	0xfffffc4c
 8000c64:	ffffe680 	.word	0xffffe680
					}
					else{
						// Region 2
						int H21 = -1000*dx0-50000;          H21 = H21<=0;
 8000c68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000c6c:	4a94      	ldr	r2, [pc, #592]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x8e0>)
 8000c6e:	fb02 f303 	mul.w	r3, r2, r3
 8000c72:	f5a3 4343 	sub.w	r3, r3, #49920	; 0xc300
 8000c76:	3b50      	subs	r3, #80	; 0x50
 8000c78:	667b      	str	r3, [r7, #100]	; 0x64
 8000c7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	bfd4      	ite	le
 8000c80:	2301      	movle	r3, #1
 8000c82:	2300      	movgt	r3, #0
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	667b      	str	r3, [r7, #100]	; 0x64
						int H22 = 489*dx0+872*dx1-1533900;  H22 = H22<=0;
 8000c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000c8c:	f240 12e9 	movw	r2, #489	; 0x1e9
 8000c90:	fb02 f203 	mul.w	r2, r2, r3
 8000c94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000c98:	f44f 715a 	mov.w	r1, #872	; 0x368
 8000c9c:	fb01 f303 	mul.w	r3, r1, r3
 8000ca0:	4413      	add	r3, r2
 8000ca2:	f5a3 13bb 	sub.w	r3, r3, #1531904	; 0x176000
 8000ca6:	f2a3 73cc 	subw	r3, r3, #1996	; 0x7cc
 8000caa:	663b      	str	r3, [r7, #96]	; 0x60
 8000cac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	bfd4      	ite	le
 8000cb2:	2301      	movle	r3, #1
 8000cb4:	2300      	movgt	r3, #0
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	663b      	str	r3, [r7, #96]	; 0x60
						int H23 = 1000*dx0-10*dx1-300;      H23 = H23<=0;
 8000cba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000cbe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000cc2:	fb02 f203 	mul.w	r2, r2, r3
 8000cc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000cca:	f06f 0109 	mvn.w	r1, #9
 8000cce:	fb01 f303 	mul.w	r3, r1, r3
 8000cd2:	4413      	add	r3, r2
 8000cd4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000cd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000cda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	bfd4      	ite	le
 8000ce0:	2301      	movle	r3, #1
 8000ce2:	2300      	movgt	r3, #0
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	65fb      	str	r3, [r7, #92]	; 0x5c
						int H24 = 948*dx0-318*dx1+247000;   H24 = H24<=0;
 8000ce8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000cec:	f44f 726d 	mov.w	r2, #948	; 0x3b4
 8000cf0:	fb02 f203 	mul.w	r2, r2, r3
 8000cf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000cf8:	4972      	ldr	r1, [pc, #456]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 8000cfa:	fb01 f303 	mul.w	r3, r1, r3
 8000cfe:	4413      	add	r3, r2
 8000d00:	f503 3371 	add.w	r3, r3, #246784	; 0x3c400
 8000d04:	33d8      	adds	r3, #216	; 0xd8
 8000d06:	65bb      	str	r3, [r7, #88]	; 0x58
 8000d08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	bfd4      	ite	le
 8000d0e:	2301      	movle	r3, #1
 8000d10:	2300      	movgt	r3, #0
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	65bb      	str	r3, [r7, #88]	; 0x58
						if(H21 && H22 && H23 && H24){
 8000d16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d02b      	beq.n	8000d74 <HAL_TIM_PeriodElapsedCallback+0x794>
 8000d1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d028      	beq.n	8000d74 <HAL_TIM_PeriodElapsedCallback+0x794>
 8000d22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d025      	beq.n	8000d74 <HAL_TIM_PeriodElapsedCallback+0x794>
 8000d28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d022      	beq.n	8000d74 <HAL_TIM_PeriodElapsedCallback+0x794>
							u = -6527*dx0; u += 66*dx1;  u -= 335700;
 8000d2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000d32:	4a65      	ldr	r2, [pc, #404]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 8000d34:	fb02 f303 	mul.w	r3, r2, r3
 8000d38:	4a64      	ldr	r2, [pc, #400]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8000d3a:	6013      	str	r3, [r2, #0]
 8000d3c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000d40:	4613      	mov	r3, r2
 8000d42:	015b      	lsls	r3, r3, #5
 8000d44:	4413      	add	r3, r2
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b60      	ldr	r3, [pc, #384]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	4a5e      	ldr	r2, [pc, #376]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	4b5d      	ldr	r3, [pc, #372]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f5a3 23a3 	sub.w	r3, r3, #333824	; 0x51800
 8000d5c:	f2a3 7354 	subw	r3, r3, #1876	; 0x754
 8000d60:	4a5a      	ldr	r2, [pc, #360]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8000d62:	6013      	str	r3, [r2, #0]
							HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1/3.3*4095);
 8000d64:	f44f 639b 	mov.w	r3, #1240	; 0x4d8
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4858      	ldr	r0, [pc, #352]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 8000d6e:	f002 fa4b 	bl	8003208 <HAL_DAC_SetValue>
 8000d72:	e0ca      	b.n	8000f0a <HAL_TIM_PeriodElapsedCallback+0x92a>
						}
						else{
							// Region 4
							int H41 = 921*dx0+390*dx1-698900;             H41 = H41<=0;
 8000d74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000d78:	f240 3299 	movw	r2, #921	; 0x399
 8000d7c:	fb02 f203 	mul.w	r2, r2, r3
 8000d80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000d84:	f44f 71c3 	mov.w	r1, #390	; 0x186
 8000d88:	fb01 f303 	mul.w	r3, r1, r3
 8000d8c:	4413      	add	r3, r2
 8000d8e:	f5a3 232a 	sub.w	r3, r3, #696320	; 0xaa000
 8000d92:	f6a3 2314 	subw	r3, r3, #2580	; 0xa14
 8000d96:	657b      	str	r3, [r7, #84]	; 0x54
 8000d98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	bfd4      	ite	le
 8000d9e:	2301      	movle	r3, #1
 8000da0:	2300      	movgt	r3, #0
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	657b      	str	r3, [r7, #84]	; 0x54
							int H42 = 973*dx0+229*dx1-447200;             H42 = H42<=0;
 8000da6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000daa:	f240 32cd 	movw	r2, #973	; 0x3cd
 8000dae:	fb02 f203 	mul.w	r2, r2, r3
 8000db2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000db6:	21e5      	movs	r1, #229	; 0xe5
 8000db8:	fb01 f303 	mul.w	r3, r1, r3
 8000dbc:	4413      	add	r3, r2
 8000dbe:	f5a3 23da 	sub.w	r3, r3, #446464	; 0x6d000
 8000dc2:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 8000dc6:	653b      	str	r3, [r7, #80]	; 0x50
 8000dc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	bfd4      	ite	le
 8000dce:	2301      	movle	r3, #1
 8000dd0:	2300      	movgt	r3, #0
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	653b      	str	r3, [r7, #80]	; 0x50
							int H43 = 988*dx0+157*dx1-354000;             H43 = H43<=0;
 8000dd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000dda:	f44f 7277 	mov.w	r2, #988	; 0x3dc
 8000dde:	fb02 f203 	mul.w	r2, r2, r3
 8000de2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000de6:	219d      	movs	r1, #157	; 0x9d
 8000de8:	fb01 f303 	mul.w	r3, r1, r3
 8000dec:	4413      	add	r3, r2
 8000dee:	f5a3 23ac 	sub.w	r3, r3, #352256	; 0x56000
 8000df2:	f5a3 63da 	sub.w	r3, r3, #1744	; 0x6d0
 8000df6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000df8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	bfd4      	ite	le
 8000dfe:	2301      	movle	r3, #1
 8000e00:	2300      	movgt	r3, #0
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	64fb      	str	r3, [r7, #76]	; 0x4c
							int H44 = -1000*dx0+10*dx1+300;               H43 = H43<=0;
 8000e06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e0a:	4a2d      	ldr	r2, [pc, #180]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x8e0>)
 8000e0c:	fb02 f103 	mul.w	r1, r2, r3
 8000e10:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000e14:	4613      	mov	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	440b      	add	r3, r1
 8000e1e:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8000e22:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	bfd4      	ite	le
 8000e2a:	2301      	movle	r3, #1
 8000e2c:	2300      	movgt	r3, #0
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	64fb      	str	r3, [r7, #76]	; 0x4c
							int H45 = -998*dx0-70*dx1+64300;              H45 = H45<=0;
 8000e32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e36:	4a27      	ldr	r2, [pc, #156]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x8f4>)
 8000e38:	fb02 f203 	mul.w	r2, r2, r3
 8000e3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000e40:	f06f 0145 	mvn.w	r1, #69	; 0x45
 8000e44:	fb01 f303 	mul.w	r3, r1, r3
 8000e48:	4413      	add	r3, r2
 8000e4a:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8000e4e:	332c      	adds	r3, #44	; 0x2c
 8000e50:	647b      	str	r3, [r7, #68]	; 0x44
 8000e52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	bfd4      	ite	le
 8000e58:	2301      	movle	r3, #1
 8000e5a:	2300      	movgt	r3, #0
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	647b      	str	r3, [r7, #68]	; 0x44
							int H46 = 1000*dx0-150000;                    H46 = H46<=0;
 8000e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000e64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e68:	fb02 f303 	mul.w	r3, r2, r3
 8000e6c:	f5a3 3312 	sub.w	r3, r3, #149504	; 0x24800
 8000e70:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8000e74:	643b      	str	r3, [r7, #64]	; 0x40
 8000e76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	bfd4      	ite	le
 8000e7c:	2301      	movle	r3, #1
 8000e7e:	2300      	movgt	r3, #0
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	643b      	str	r3, [r7, #64]	; 0x40
							if(H41 && H42 && H43 && H44 && H45 && H46){
 8000e84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d028      	beq.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x8fc>
 8000e8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d025      	beq.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x8fc>
 8000e90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d022      	beq.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x8fc>
 8000e96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d01f      	beq.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x8fc>
 8000e9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d01c      	beq.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x8fc>
 8000ea2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d019      	beq.n	8000edc <HAL_TIM_PeriodElapsedCallback+0x8fc>
								u = -338000;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8000eaa:	4a0b      	ldr	r2, [pc, #44]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x8f8>)
 8000eac:	601a      	str	r2, [r3, #0]
								HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2/3.3*4095);
 8000eae:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	4806      	ldr	r0, [pc, #24]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x8f0>)
 8000eb8:	f002 f9a6 	bl	8003208 <HAL_DAC_SetValue>
 8000ebc:	e025      	b.n	8000f0a <HAL_TIM_PeriodElapsedCallback+0x92a>
 8000ebe:	bf00      	nop
 8000ec0:	fffffc18 	.word	0xfffffc18
 8000ec4:	fffffec2 	.word	0xfffffec2
 8000ec8:	ffffe681 	.word	0xffffe681
 8000ecc:	2000002c 	.word	0x2000002c
 8000ed0:	20000060 	.word	0x20000060
 8000ed4:	fffffc1a 	.word	0xfffffc1a
 8000ed8:	fffad7b0 	.word	0xfffad7b0
							}
							else{
								// No region found => slow LQR
								u = -4854*dx0; u += 53*dx1;
 8000edc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000ee0:	4a2d      	ldr	r2, [pc, #180]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8000ee2:	fb02 f303 	mul.w	r3, r2, r3
 8000ee6:	4a2d      	ldr	r2, [pc, #180]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000ee8:	6013      	str	r3, [r2, #0]
 8000eea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000eee:	2235      	movs	r2, #53	; 0x35
 8000ef0:	fb02 f203 	mul.w	r2, r2, r3
 8000ef4:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a28      	ldr	r2, [pc, #160]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000efc:	6013      	str	r3, [r2, #0]
								HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8000efe:	2300      	movs	r3, #0
 8000f00:	2200      	movs	r2, #0
 8000f02:	2100      	movs	r1, #0
 8000f04:	4826      	ldr	r0, [pc, #152]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x9c0>)
 8000f06:	f002 f97f 	bl	8003208 <HAL_DAC_SetValue>
						}
					}
				}
			}

			int input = u*1599/1000000; input += 500;
 8000f0a:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f240 623f 	movw	r2, #1599	; 0x63f
 8000f12:	fb02 f303 	mul.w	r3, r2, r3
 8000f16:	4a23      	ldr	r2, [pc, #140]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x9c4>)
 8000f18:	fb82 1203 	smull	r1, r2, r2, r3
 8000f1c:	1492      	asrs	r2, r2, #18
 8000f1e:	17db      	asrs	r3, r3, #31
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000f26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000f2a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000f2e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			if(input < 0) input = 0;
 8000f32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	da02      	bge.n	8000f40 <HAL_TIM_PeriodElapsedCallback+0x960>
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			if(input > 1599) input = 1599;
 8000f40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000f44:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8000f48:	db03      	blt.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x972>
 8000f4a:	f240 633f 	movw	r3, #1599	; 0x63f
 8000f4e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			htim2.Instance->CCR2 = input;
 8000f52:	4b15      	ldr	r3, [pc, #84]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x9c8>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8000f5a:	639a      	str	r2, [r3, #56]	; 0x38
			u /= 1000;
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a12      	ldr	r2, [pc, #72]	; (8000fac <HAL_TIM_PeriodElapsedCallback+0x9cc>)
 8000f62:	fb82 1203 	smull	r1, r2, r2, r3
 8000f66:	1192      	asrs	r2, r2, #6
 8000f68:	17db      	asrs	r3, r3, #31
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	4a0b      	ldr	r2, [pc, #44]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000f6e:	6013      	str	r3, [r2, #0]
			u += us;
 8000f70:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f240 1257 	movw	r2, #343	; 0x157
 8000f78:	4413      	add	r3, r2
 8000f7a:	4a08      	ldr	r2, [pc, #32]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000f7c:	6013      	str	r3, [r2, #0]
		}
	}
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_10,GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f88:	f002 fe1e 	bl	8003bc8 <HAL_GPIO_WritePin>
}
 8000f8c:	bf00      	nop
 8000f8e:	37c0      	adds	r7, #192	; 0xc0
 8000f90:	46bd      	mov	sp, r7
 8000f92:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8000f96:	bf00      	nop
 8000f98:	ffffed0a 	.word	0xffffed0a
 8000f9c:	2000002c 	.word	0x2000002c
 8000fa0:	20000060 	.word	0x20000060
 8000fa4:	431bde83 	.word	0x431bde83
 8000fa8:	200001d4 	.word	0x200001d4
 8000fac:	10624dd3 	.word	0x10624dd3

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb4:	f000 fdfc 	bl	8001bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb8:	f000 f83c 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbc:	f000 fade 	bl	800157c <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc0:	f000 fab6 	bl	8001530 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fc4:	f000 fa84 	bl	80014d0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000fc8:	f000 f8bc 	bl	8001144 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000fcc:	f000 f934 	bl	8001238 <MX_ADC2_Init>
  MX_DAC1_Init();
 8000fd0:	f000 f998 	bl	8001304 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000fd4:	f000 f9d4 	bl	8001380 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fd8:	f000 fa2c 	bl	8001434 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000fdc:	2100      	movs	r1, #0
 8000fde:	480e      	ldr	r0, [pc, #56]	; (8001018 <main+0x68>)
 8000fe0:	f002 f8c5 	bl	800316e <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8000fe4:	2110      	movs	r1, #16
 8000fe6:	480c      	ldr	r0, [pc, #48]	; (8001018 <main+0x68>)
 8000fe8:	f002 f8c1 	bl	800316e <HAL_DAC_Start>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buf0, SIZE);
 8000fec:	2207      	movs	r2, #7
 8000fee:	490b      	ldr	r1, [pc, #44]	; (800101c <main+0x6c>)
 8000ff0:	480b      	ldr	r0, [pc, #44]	; (8001020 <main+0x70>)
 8000ff2:	f001 f993 	bl	800231c <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf1, SIZE);
 8000ff6:	2207      	movs	r2, #7
 8000ff8:	490a      	ldr	r1, [pc, #40]	; (8001024 <main+0x74>)
 8000ffa:	480b      	ldr	r0, [pc, #44]	; (8001028 <main+0x78>)
 8000ffc:	f001 f98e 	bl	800231c <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim3);
 8001000:	480a      	ldr	r0, [pc, #40]	; (800102c <main+0x7c>)
 8001002:	f004 f923 	bl	800524c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001006:	2104      	movs	r1, #4
 8001008:	4809      	ldr	r0, [pc, #36]	; (8001030 <main+0x80>)
 800100a:	f004 f975 	bl	80052f8 <HAL_TIM_PWM_Start>
  htim2.Instance->CCR2 = 0;
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <main+0x80>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2200      	movs	r2, #0
 8001014:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //char msg[20];
  while (1)
 8001016:	e7fe      	b.n	8001016 <main+0x66>
 8001018:	20000060 	.word	0x20000060
 800101c:	200002dc 	.word	0x200002dc
 8001020:	20000074 	.word	0x20000074
 8001024:	20000118 	.word	0x20000118
 8001028:	20000128 	.word	0x20000128
 800102c:	200000d8 	.word	0x200000d8
 8001030:	200001d4 	.word	0x200001d4

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b0b8      	sub	sp, #224	; 0xe0
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800103e:	2244      	movs	r2, #68	; 0x44
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f005 fee6 	bl	8006e14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001058:	463b      	mov	r3, r7
 800105a:	2288      	movs	r2, #136	; 0x88
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f005 fed8 	bl	8006e14 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001064:	2302      	movs	r3, #2
 8001066:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800106e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001072:	2310      	movs	r3, #16
 8001074:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001078:	2302      	movs	r3, #2
 800107a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800107e:	2302      	movs	r3, #2
 8001080:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001084:	2301      	movs	r3, #1
 8001086:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 800108a:	230a      	movs	r3, #10
 800108c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001090:	2307      	movs	r3, #7
 8001092:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001096:	2302      	movs	r3, #2
 8001098:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800109c:	2302      	movs	r3, #2
 800109e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010a2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010a6:	4618      	mov	r0, r3
 80010a8:	f002 fe0a 	bl	8003cc0 <HAL_RCC_OscConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010b2:	f000 facd 	bl	8001650 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b6:	230f      	movs	r3, #15
 80010b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010bc:	2303      	movs	r3, #3
 80010be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ce:	2300      	movs	r3, #0
 80010d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010d4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010d8:	2104      	movs	r1, #4
 80010da:	4618      	mov	r0, r3
 80010dc:	f003 f9d6 	bl	800448c <HAL_RCC_ClockConfig>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80010e6:	f000 fab3 	bl	8001650 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 80010ea:	f244 0302 	movw	r3, #16386	; 0x4002
 80010ee:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80010f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80010f8:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80010fa:	2302      	movs	r3, #2
 80010fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010fe:	2301      	movs	r3, #1
 8001100:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001102:	2308      	movs	r3, #8
 8001104:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001106:	2307      	movs	r3, #7
 8001108:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800110a:	2302      	movs	r3, #2
 800110c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800110e:	2302      	movs	r3, #2
 8001110:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001112:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001116:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001118:	463b      	mov	r3, r7
 800111a:	4618      	mov	r0, r3
 800111c:	f003 fbba 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001126:	f000 fa93 	bl	8001650 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800112a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800112e:	f002 fd71 	bl	8003c14 <HAL_PWREx_ControlVoltageScaling>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <SystemClock_Config+0x108>
  {
    Error_Handler();
 8001138:	f000 fa8a 	bl	8001650 <Error_Handler>
  }
}
 800113c:	bf00      	nop
 800113e:	37e0      	adds	r7, #224	; 0xe0
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	; 0x28
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800114a:	f107 031c 	add.w	r3, r7, #28
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
 8001164:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8001166:	4b31      	ldr	r3, [pc, #196]	; (800122c <MX_ADC1_Init+0xe8>)
 8001168:	4a31      	ldr	r2, [pc, #196]	; (8001230 <MX_ADC1_Init+0xec>)
 800116a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800116c:	4b2f      	ldr	r3, [pc, #188]	; (800122c <MX_ADC1_Init+0xe8>)
 800116e:	2200      	movs	r2, #0
 8001170:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001172:	4b2e      	ldr	r3, [pc, #184]	; (800122c <MX_ADC1_Init+0xe8>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001178:	4b2c      	ldr	r3, [pc, #176]	; (800122c <MX_ADC1_Init+0xe8>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800117e:	4b2b      	ldr	r3, [pc, #172]	; (800122c <MX_ADC1_Init+0xe8>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001184:	4b29      	ldr	r3, [pc, #164]	; (800122c <MX_ADC1_Init+0xe8>)
 8001186:	2204      	movs	r2, #4
 8001188:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800118a:	4b28      	ldr	r3, [pc, #160]	; (800122c <MX_ADC1_Init+0xe8>)
 800118c:	2200      	movs	r2, #0
 800118e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001190:	4b26      	ldr	r3, [pc, #152]	; (800122c <MX_ADC1_Init+0xe8>)
 8001192:	2201      	movs	r2, #1
 8001194:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001196:	4b25      	ldr	r3, [pc, #148]	; (800122c <MX_ADC1_Init+0xe8>)
 8001198:	2201      	movs	r2, #1
 800119a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800119c:	4b23      	ldr	r3, [pc, #140]	; (800122c <MX_ADC1_Init+0xe8>)
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80011a4:	4b21      	ldr	r3, [pc, #132]	; (800122c <MX_ADC1_Init+0xe8>)
 80011a6:	2201      	movs	r2, #1
 80011a8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011aa:	4b20      	ldr	r3, [pc, #128]	; (800122c <MX_ADC1_Init+0xe8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011b0:	4b1e      	ldr	r3, [pc, #120]	; (800122c <MX_ADC1_Init+0xe8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011b6:	4b1d      	ldr	r3, [pc, #116]	; (800122c <MX_ADC1_Init+0xe8>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011be:	4b1b      	ldr	r3, [pc, #108]	; (800122c <MX_ADC1_Init+0xe8>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011c4:	4b19      	ldr	r3, [pc, #100]	; (800122c <MX_ADC1_Init+0xe8>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011cc:	4817      	ldr	r0, [pc, #92]	; (800122c <MX_ADC1_Init+0xe8>)
 80011ce:	f000 ff51 	bl	8002074 <HAL_ADC_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80011d8:	f000 fa3a 	bl	8001650 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	4619      	mov	r1, r3
 80011e6:	4811      	ldr	r0, [pc, #68]	; (800122c <MX_ADC1_Init+0xe8>)
 80011e8:	f001 fde2 	bl	8002db0 <HAL_ADCEx_MultiModeConfigChannel>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80011f2:	f000 fa2d 	bl	8001650 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80011f6:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_ADC1_Init+0xf0>)
 80011f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011fa:	2306      	movs	r3, #6
 80011fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80011fe:	2305      	movs	r3, #5
 8001200:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001202:	237f      	movs	r3, #127	; 0x7f
 8001204:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001206:	2304      	movs	r3, #4
 8001208:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	4619      	mov	r1, r3
 8001212:	4806      	ldr	r0, [pc, #24]	; (800122c <MX_ADC1_Init+0xe8>)
 8001214:	f001 f954 	bl	80024c0 <HAL_ADC_ConfigChannel>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800121e:	f000 fa17 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001222:	bf00      	nop
 8001224:	3728      	adds	r7, #40	; 0x28
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000128 	.word	0x20000128
 8001230:	50040000 	.word	0x50040000
 8001234:	14f00020 	.word	0x14f00020

08001238 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123e:	463b      	mov	r3, r7
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
 800124c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 800124e:	4b2a      	ldr	r3, [pc, #168]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001250:	4a2a      	ldr	r2, [pc, #168]	; (80012fc <MX_ADC2_Init+0xc4>)
 8001252:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001254:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001256:	2200      	movs	r2, #0
 8001258:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800125a:	4b27      	ldr	r3, [pc, #156]	; (80012f8 <MX_ADC2_Init+0xc0>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001260:	4b25      	ldr	r3, [pc, #148]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001266:	4b24      	ldr	r3, [pc, #144]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800126c:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <MX_ADC2_Init+0xc0>)
 800126e:	2204      	movs	r2, #4
 8001270:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001272:	4b21      	ldr	r3, [pc, #132]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001274:	2200      	movs	r2, #0
 8001276:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <MX_ADC2_Init+0xc0>)
 800127a:	2201      	movs	r2, #1
 800127c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800127e:	4b1e      	ldr	r3, [pc, #120]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001280:	2201      	movs	r2, #1
 8001282:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001284:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.NbrOfDiscConversion = 1;
 800128c:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <MX_ADC2_Init+0xc0>)
 800128e:	2201      	movs	r2, #1
 8001290:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001292:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <MX_ADC2_Init+0xc0>)
 8001294:	2200      	movs	r2, #0
 8001296:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001298:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_ADC2_Init+0xc0>)
 800129a:	2200      	movs	r2, #0
 800129c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800129e:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <MX_ADC2_Init+0xc0>)
 80012a0:	2201      	movs	r2, #1
 80012a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_ADC2_Init+0xc0>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80012ac:	4b12      	ldr	r3, [pc, #72]	; (80012f8 <MX_ADC2_Init+0xc0>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80012b4:	4810      	ldr	r0, [pc, #64]	; (80012f8 <MX_ADC2_Init+0xc0>)
 80012b6:	f000 fedd 	bl	8002074 <HAL_ADC_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 80012c0:	f000 f9c6 	bl	8001650 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	; (8001300 <MX_ADC2_Init+0xc8>)
 80012c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012c8:	2306      	movs	r3, #6
 80012ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80012cc:	2305      	movs	r3, #5
 80012ce:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012d0:	237f      	movs	r3, #127	; 0x7f
 80012d2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012d4:	2304      	movs	r3, #4
 80012d6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012dc:	463b      	mov	r3, r7
 80012de:	4619      	mov	r1, r3
 80012e0:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_ADC2_Init+0xc0>)
 80012e2:	f001 f8ed 	bl	80024c0 <HAL_ADC_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
 80012ec:	f000 f9b0 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000074 	.word	0x20000074
 80012fc:	50040100 	.word	0x50040100
 8001300:	19200040 	.word	0x19200040

08001304 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b08a      	sub	sp, #40	; 0x28
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2224      	movs	r2, #36	; 0x24
 800130e:	2100      	movs	r1, #0
 8001310:	4618      	mov	r0, r3
 8001312:	f005 fd7f 	bl	8006e14 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8001316:	4b18      	ldr	r3, [pc, #96]	; (8001378 <MX_DAC1_Init+0x74>)
 8001318:	4a18      	ldr	r2, [pc, #96]	; (800137c <MX_DAC1_Init+0x78>)
 800131a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800131c:	4816      	ldr	r0, [pc, #88]	; (8001378 <MX_DAC1_Init+0x74>)
 800131e:	f001 ff04 	bl	800312a <HAL_DAC_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001328:	f000 f992 	bl	8001650 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800132c:	2300      	movs	r3, #0
 800132e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001338:	2300      	movs	r3, #0
 800133a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2200      	movs	r2, #0
 8001344:	4619      	mov	r1, r3
 8001346:	480c      	ldr	r0, [pc, #48]	; (8001378 <MX_DAC1_Init+0x74>)
 8001348:	f001 ff83 	bl	8003252 <HAL_DAC_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001352:	f000 f97d 	bl	8001650 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	2210      	movs	r2, #16
 800135e:	4619      	mov	r1, r3
 8001360:	4805      	ldr	r0, [pc, #20]	; (8001378 <MX_DAC1_Init+0x74>)
 8001362:	f001 ff76 	bl	8003252 <HAL_DAC_ConfigChannel>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_DAC1_Init+0x6c>
  {
    Error_Handler();
 800136c:	f000 f970 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	3728      	adds	r7, #40	; 0x28
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000060 	.word	0x20000060
 800137c:	40007400 	.word	0x40007400

08001380 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	; 0x28
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001386:	f107 031c 	add.w	r3, r7, #28
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001392:	463b      	mov	r3, r7
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
 80013a0:	615a      	str	r2, [r3, #20]
 80013a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013a4:	4b22      	ldr	r3, [pc, #136]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013ac:	4b20      	ldr	r3, [pc, #128]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b2:	4b1f      	ldr	r3, [pc, #124]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1600-1;
 80013b8:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013ba:	f240 623f 	movw	r2, #1599	; 0x63f
 80013be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c0:	4b1b      	ldr	r3, [pc, #108]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c6:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013cc:	4818      	ldr	r0, [pc, #96]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013ce:	f003 ff67 	bl	80052a0 <HAL_TIM_PWM_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80013d8:	f000 f93a 	bl	8001650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013e4:	f107 031c 	add.w	r3, r7, #28
 80013e8:	4619      	mov	r1, r3
 80013ea:	4811      	ldr	r0, [pc, #68]	; (8001430 <MX_TIM2_Init+0xb0>)
 80013ec:	f004 ff26 	bl	800623c <HAL_TIMEx_MasterConfigSynchronization>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80013f6:	f000 f92b 	bl	8001650 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013fa:	2360      	movs	r3, #96	; 0x60
 80013fc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800140a:	463b      	mov	r3, r7
 800140c:	2204      	movs	r2, #4
 800140e:	4619      	mov	r1, r3
 8001410:	4807      	ldr	r0, [pc, #28]	; (8001430 <MX_TIM2_Init+0xb0>)
 8001412:	f004 f8e9 	bl	80055e8 <HAL_TIM_PWM_ConfigChannel>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800141c:	f000 f918 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001420:	4803      	ldr	r0, [pc, #12]	; (8001430 <MX_TIM2_Init+0xb0>)
 8001422:	f000 faa1 	bl	8001968 <HAL_TIM_MspPostInit>

}
 8001426:	bf00      	nop
 8001428:	3728      	adds	r7, #40	; 0x28
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	200001d4 	.word	0x200001d4

08001434 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b088      	sub	sp, #32
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001452:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <MX_TIM3_Init+0x94>)
 8001454:	4a1d      	ldr	r2, [pc, #116]	; (80014cc <MX_TIM3_Init+0x98>)
 8001456:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <MX_TIM3_Init+0x94>)
 800145a:	224f      	movs	r2, #79	; 0x4f
 800145c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145e:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <MX_TIM3_Init+0x94>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8001464:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <MX_TIM3_Init+0x94>)
 8001466:	2263      	movs	r2, #99	; 0x63
 8001468:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <MX_TIM3_Init+0x94>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001470:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <MX_TIM3_Init+0x94>)
 8001472:	2200      	movs	r2, #0
 8001474:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001476:	4814      	ldr	r0, [pc, #80]	; (80014c8 <MX_TIM3_Init+0x94>)
 8001478:	f003 febc 	bl	80051f4 <HAL_TIM_Base_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001482:	f000 f8e5 	bl	8001650 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001486:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	4619      	mov	r1, r3
 8001492:	480d      	ldr	r0, [pc, #52]	; (80014c8 <MX_TIM3_Init+0x94>)
 8001494:	f004 f9c0 	bl	8005818 <HAL_TIM_ConfigClockSource>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800149e:	f000 f8d7 	bl	8001650 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014aa:	1d3b      	adds	r3, r7, #4
 80014ac:	4619      	mov	r1, r3
 80014ae:	4806      	ldr	r0, [pc, #24]	; (80014c8 <MX_TIM3_Init+0x94>)
 80014b0:	f004 fec4 	bl	800623c <HAL_TIMEx_MasterConfigSynchronization>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80014ba:	f000 f8c9 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014be:	bf00      	nop
 80014c0:	3720      	adds	r7, #32
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200000d8 	.word	0x200000d8
 80014cc:	40000400 	.word	0x40000400

080014d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014d6:	4a15      	ldr	r2, [pc, #84]	; (800152c <MX_USART2_UART_Init+0x5c>)
 80014d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014e2:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014f6:	220c      	movs	r2, #12
 80014f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_USART2_UART_Init+0x58>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_USART2_UART_Init+0x58>)
 8001502:	2200      	movs	r2, #0
 8001504:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_USART2_UART_Init+0x58>)
 8001508:	2200      	movs	r2, #0
 800150a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_USART2_UART_Init+0x58>)
 800150e:	2200      	movs	r2, #0
 8001510:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <MX_USART2_UART_Init+0x58>)
 8001514:	f004 ff38 	bl	8006388 <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800151e:	f000 f897 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000214 	.word	0x20000214
 800152c:	40004400 	.word	0x40004400

08001530 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_DMA_Init+0x48>)
 8001538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800153a:	4a0f      	ldr	r2, [pc, #60]	; (8001578 <MX_DMA_Init+0x48>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	6493      	str	r3, [r2, #72]	; 0x48
 8001542:	4b0d      	ldr	r3, [pc, #52]	; (8001578 <MX_DMA_Init+0x48>)
 8001544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	200b      	movs	r0, #11
 8001554:	f001 fdb3 	bl	80030be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001558:	200b      	movs	r0, #11
 800155a:	f001 fdcc 	bl	80030f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2100      	movs	r1, #0
 8001562:	200c      	movs	r0, #12
 8001564:	f001 fdab 	bl	80030be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001568:	200c      	movs	r0, #12
 800156a:	f001 fdc4 	bl	80030f6 <HAL_NVIC_EnableIRQ>

}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000

0800157c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	; 0x28
 8001580:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001592:	4b2c      	ldr	r3, [pc, #176]	; (8001644 <MX_GPIO_Init+0xc8>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4a2b      	ldr	r2, [pc, #172]	; (8001644 <MX_GPIO_Init+0xc8>)
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159e:	4b29      	ldr	r3, [pc, #164]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	613b      	str	r3, [r7, #16]
 80015a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015aa:	4b26      	ldr	r3, [pc, #152]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	4a25      	ldr	r2, [pc, #148]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b6:	4b23      	ldr	r3, [pc, #140]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c2:	4b20      	ldr	r3, [pc, #128]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c6:	4a1f      	ldr	r2, [pc, #124]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ce:	4b1d      	ldr	r3, [pc, #116]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015da:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015de:	4a19      	ldr	r2, [pc, #100]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015e0:	f043 0302 	orr.w	r3, r3, #2
 80015e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015e6:	4b17      	ldr	r3, [pc, #92]	; (8001644 <MX_GPIO_Init+0xc8>)
 80015e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	607b      	str	r3, [r7, #4]
 80015f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fc:	f002 fae4 	bl	8003bc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001600:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001606:	4b10      	ldr	r3, [pc, #64]	; (8001648 <MX_GPIO_Init+0xcc>)
 8001608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	480d      	ldr	r0, [pc, #52]	; (800164c <MX_GPIO_Init+0xd0>)
 8001616:	f002 f92f 	bl	8003878 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800161a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001620:	2301      	movs	r3, #1
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001628:	2300      	movs	r3, #0
 800162a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001636:	f002 f91f 	bl	8003878 <HAL_GPIO_Init>

}
 800163a:	bf00      	nop
 800163c:	3728      	adds	r7, #40	; 0x28
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000
 8001648:	10210000 	.word	0x10210000
 800164c:	48000800 	.word	0x48000800

08001650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
	...

08001660 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001666:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <HAL_MspInit+0x44>)
 8001668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800166a:	4a0e      	ldr	r2, [pc, #56]	; (80016a4 <HAL_MspInit+0x44>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6613      	str	r3, [r2, #96]	; 0x60
 8001672:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <HAL_MspInit+0x44>)
 8001674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <HAL_MspInit+0x44>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001682:	4a08      	ldr	r2, [pc, #32]	; (80016a4 <HAL_MspInit+0x44>)
 8001684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001688:	6593      	str	r3, [r2, #88]	; 0x58
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <HAL_MspInit+0x44>)
 800168c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001692:	603b      	str	r3, [r7, #0]
 8001694:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	40021000 	.word	0x40021000

080016a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08c      	sub	sp, #48	; 0x30
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	f107 031c 	add.w	r3, r7, #28
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a5f      	ldr	r2, [pc, #380]	; (8001844 <HAL_ADC_MspInit+0x19c>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d159      	bne.n	800177e <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80016ca:	4b5f      	ldr	r3, [pc, #380]	; (8001848 <HAL_ADC_MspInit+0x1a0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	4a5d      	ldr	r2, [pc, #372]	; (8001848 <HAL_ADC_MspInit+0x1a0>)
 80016d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80016d4:	4b5c      	ldr	r3, [pc, #368]	; (8001848 <HAL_ADC_MspInit+0x1a0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d10b      	bne.n	80016f4 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80016dc:	4b5b      	ldr	r3, [pc, #364]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80016de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e0:	4a5a      	ldr	r2, [pc, #360]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80016e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016e8:	4b58      	ldr	r3, [pc, #352]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80016ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016f0:	61bb      	str	r3, [r7, #24]
 80016f2:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f4:	4b55      	ldr	r3, [pc, #340]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80016f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f8:	4a54      	ldr	r2, [pc, #336]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80016fa:	f043 0301 	orr.w	r3, r3, #1
 80016fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001700:	4b52      	ldr	r3, [pc, #328]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 8001702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800170c:	2301      	movs	r3, #1
 800170e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001710:	230b      	movs	r3, #11
 8001712:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	f107 031c 	add.w	r3, r7, #28
 800171c:	4619      	mov	r1, r3
 800171e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001722:	f002 f8a9 	bl	8003878 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001726:	4b4a      	ldr	r3, [pc, #296]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001728:	4a4a      	ldr	r2, [pc, #296]	; (8001854 <HAL_ADC_MspInit+0x1ac>)
 800172a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800172c:	4b48      	ldr	r3, [pc, #288]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 800172e:	2200      	movs	r2, #0
 8001730:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001732:	4b47      	ldr	r3, [pc, #284]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001738:	4b45      	ldr	r3, [pc, #276]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800173e:	4b44      	ldr	r3, [pc, #272]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001740:	2280      	movs	r2, #128	; 0x80
 8001742:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001744:	4b42      	ldr	r3, [pc, #264]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001746:	f44f 7280 	mov.w	r2, #256	; 0x100
 800174a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800174c:	4b40      	ldr	r3, [pc, #256]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 800174e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001752:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001754:	4b3e      	ldr	r3, [pc, #248]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001756:	2220      	movs	r2, #32
 8001758:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800175a:	4b3d      	ldr	r3, [pc, #244]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 800175c:	2200      	movs	r2, #0
 800175e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001760:	483b      	ldr	r0, [pc, #236]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001762:	f001 fe91 	bl	8003488 <HAL_DMA_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 800176c:	f7ff ff70 	bl	8001650 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4a37      	ldr	r2, [pc, #220]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001774:	64da      	str	r2, [r3, #76]	; 0x4c
 8001776:	4a36      	ldr	r2, [pc, #216]	; (8001850 <HAL_ADC_MspInit+0x1a8>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800177c:	e05d      	b.n	800183a <HAL_ADC_MspInit+0x192>
  else if(hadc->Instance==ADC2)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a35      	ldr	r2, [pc, #212]	; (8001858 <HAL_ADC_MspInit+0x1b0>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d158      	bne.n	800183a <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001788:	4b2f      	ldr	r3, [pc, #188]	; (8001848 <HAL_ADC_MspInit+0x1a0>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	3301      	adds	r3, #1
 800178e:	4a2e      	ldr	r2, [pc, #184]	; (8001848 <HAL_ADC_MspInit+0x1a0>)
 8001790:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001792:	4b2d      	ldr	r3, [pc, #180]	; (8001848 <HAL_ADC_MspInit+0x1a0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d10b      	bne.n	80017b2 <HAL_ADC_MspInit+0x10a>
      __HAL_RCC_ADC_CLK_ENABLE();
 800179a:	4b2c      	ldr	r3, [pc, #176]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179e:	4a2b      	ldr	r2, [pc, #172]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80017a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80017a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a6:	4b29      	ldr	r3, [pc, #164]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b2:	4b26      	ldr	r3, [pc, #152]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80017b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b6:	4a25      	ldr	r2, [pc, #148]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017be:	4b23      	ldr	r3, [pc, #140]	; (800184c <HAL_ADC_MspInit+0x1a4>)
 80017c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017ca:	2302      	movs	r3, #2
 80017cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017ce:	230b      	movs	r3, #11
 80017d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d6:	f107 031c 	add.w	r3, r7, #28
 80017da:	4619      	mov	r1, r3
 80017dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e0:	f002 f84a 	bl	8003878 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80017e4:	4b1d      	ldr	r3, [pc, #116]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 80017e6:	4a1e      	ldr	r2, [pc, #120]	; (8001860 <HAL_ADC_MspInit+0x1b8>)
 80017e8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 80017ea:	4b1c      	ldr	r3, [pc, #112]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017f0:	4b1a      	ldr	r3, [pc, #104]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f6:	4b19      	ldr	r3, [pc, #100]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80017fc:	4b17      	ldr	r3, [pc, #92]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 80017fe:	2280      	movs	r2, #128	; 0x80
 8001800:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001802:	4b16      	ldr	r3, [pc, #88]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 8001804:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001808:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800180a:	4b14      	ldr	r3, [pc, #80]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 800180c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001810:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001812:	4b12      	ldr	r3, [pc, #72]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 8001814:	2220      	movs	r2, #32
 8001816:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001818:	4b10      	ldr	r3, [pc, #64]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 800181a:	2200      	movs	r2, #0
 800181c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800181e:	480f      	ldr	r0, [pc, #60]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 8001820:	f001 fe32 	bl	8003488 <HAL_DMA_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_ADC_MspInit+0x186>
      Error_Handler();
 800182a:	f7ff ff11 	bl	8001650 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a0a      	ldr	r2, [pc, #40]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 8001832:	64da      	str	r2, [r3, #76]	; 0x4c
 8001834:	4a09      	ldr	r2, [pc, #36]	; (800185c <HAL_ADC_MspInit+0x1b4>)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6293      	str	r3, [r2, #40]	; 0x28
}
 800183a:	bf00      	nop
 800183c:	3730      	adds	r7, #48	; 0x30
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	50040000 	.word	0x50040000
 8001848:	2000005c 	.word	0x2000005c
 800184c:	40021000 	.word	0x40021000
 8001850:	2000018c 	.word	0x2000018c
 8001854:	40020008 	.word	0x40020008
 8001858:	50040100 	.word	0x50040100
 800185c:	20000294 	.word	0x20000294
 8001860:	4002001c 	.word	0x4002001c

08001864 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	; 0x28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
 800187a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a15      	ldr	r2, [pc, #84]	; (80018d8 <HAL_DAC_MspInit+0x74>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d124      	bne.n	80018d0 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <HAL_DAC_MspInit+0x78>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188a:	4a14      	ldr	r2, [pc, #80]	; (80018dc <HAL_DAC_MspInit+0x78>)
 800188c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001890:	6593      	str	r3, [r2, #88]	; 0x58
 8001892:	4b12      	ldr	r3, [pc, #72]	; (80018dc <HAL_DAC_MspInit+0x78>)
 8001894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001896:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <HAL_DAC_MspInit+0x78>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a2:	4a0e      	ldr	r2, [pc, #56]	; (80018dc <HAL_DAC_MspInit+0x78>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018aa:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_DAC_MspInit+0x78>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	60fb      	str	r3, [r7, #12]
 80018b4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018b6:	2330      	movs	r3, #48	; 0x30
 80018b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ba:	2303      	movs	r3, #3
 80018bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018cc:	f001 ffd4 	bl	8003878 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80018d0:	bf00      	nop
 80018d2:	3728      	adds	r7, #40	; 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40007400 	.word	0x40007400
 80018dc:	40021000 	.word	0x40021000

080018e0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f0:	d10b      	bne.n	800190a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <HAL_TIM_PWM_MspInit+0x38>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f6:	4a08      	ldr	r2, [pc, #32]	; (8001918 <HAL_TIM_PWM_MspInit+0x38>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6593      	str	r3, [r2, #88]	; 0x58
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <HAL_TIM_PWM_MspInit+0x38>)
 8001900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800190a:	bf00      	nop
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000

0800191c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <HAL_TIM_Base_MspInit+0x44>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d113      	bne.n	8001956 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <HAL_TIM_Base_MspInit+0x48>)
 8001930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001932:	4a0c      	ldr	r2, [pc, #48]	; (8001964 <HAL_TIM_Base_MspInit+0x48>)
 8001934:	f043 0302 	orr.w	r3, r3, #2
 8001938:	6593      	str	r3, [r2, #88]	; 0x58
 800193a:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <HAL_TIM_Base_MspInit+0x48>)
 800193c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800193e:	f003 0302 	and.w	r3, r3, #2
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	201d      	movs	r0, #29
 800194c:	f001 fbb7 	bl	80030be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001950:	201d      	movs	r0, #29
 8001952:	f001 fbd0 	bl	80030f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001956:	bf00      	nop
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40000400 	.word	0x40000400
 8001964:	40021000 	.word	0x40021000

08001968 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b088      	sub	sp, #32
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001988:	d11b      	bne.n	80019c2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <HAL_TIM_MspPostInit+0x64>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	4a0f      	ldr	r2, [pc, #60]	; (80019cc <HAL_TIM_MspPostInit+0x64>)
 8001990:	f043 0302 	orr.w	r3, r3, #2
 8001994:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <HAL_TIM_MspPostInit+0x64>)
 8001998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019a2:	2308      	movs	r3, #8
 80019a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a6:	2302      	movs	r3, #2
 80019a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	4619      	mov	r1, r3
 80019bc:	4804      	ldr	r0, [pc, #16]	; (80019d0 <HAL_TIM_MspPostInit+0x68>)
 80019be:	f001 ff5b 	bl	8003878 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019c2:	bf00      	nop
 80019c4:	3720      	adds	r7, #32
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40021000 	.word	0x40021000
 80019d0:	48000400 	.word	0x48000400

080019d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	; 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a17      	ldr	r2, [pc, #92]	; (8001a50 <HAL_UART_MspInit+0x7c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d128      	bne.n	8001a48 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019f6:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <HAL_UART_MspInit+0x80>)
 80019f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fa:	4a16      	ldr	r2, [pc, #88]	; (8001a54 <HAL_UART_MspInit+0x80>)
 80019fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a00:	6593      	str	r3, [r2, #88]	; 0x58
 8001a02:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <HAL_UART_MspInit+0x80>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <HAL_UART_MspInit+0x80>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a12:	4a10      	ldr	r2, [pc, #64]	; (8001a54 <HAL_UART_MspInit+0x80>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <HAL_UART_MspInit+0x80>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a26:	230c      	movs	r3, #12
 8001a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a32:	2303      	movs	r3, #3
 8001a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a36:	2307      	movs	r3, #7
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a44:	f001 ff18 	bl	8003878 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a48:	bf00      	nop
 8001a4a:	3728      	adds	r7, #40	; 0x28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40004400 	.word	0x40004400
 8001a54:	40021000 	.word	0x40021000

08001a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <HardFault_Handler+0x4>

08001a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <MemManage_Handler+0x4>

08001a72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <BusFault_Handler+0x4>

08001a78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <UsageFault_Handler+0x4>

08001a7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aac:	f000 f8da 	bl	8001c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ab8:	4802      	ldr	r0, [pc, #8]	; (8001ac4 <DMA1_Channel1_IRQHandler+0x10>)
 8001aba:	f001 fdfd 	bl	80036b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2000018c 	.word	0x2000018c

08001ac8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001acc:	4802      	ldr	r0, [pc, #8]	; (8001ad8 <DMA1_Channel2_IRQHandler+0x10>)
 8001ace:	f001 fdf3 	bl	80036b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20000294 	.word	0x20000294

08001adc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ae0:	4802      	ldr	r0, [pc, #8]	; (8001aec <TIM3_IRQHandler+0x10>)
 8001ae2:	f003 fc61 	bl	80053a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	200000d8 	.word	0x200000d8

08001af0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001af4:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <SystemInit+0x64>)
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001afa:	4a16      	ldr	r2, [pc, #88]	; (8001b54 <SystemInit+0x64>)
 8001afc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001b04:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <SystemInit+0x68>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a13      	ldr	r2, [pc, #76]	; (8001b58 <SystemInit+0x68>)
 8001b0a:	f043 0301 	orr.w	r3, r3, #1
 8001b0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001b10:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <SystemInit+0x68>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001b16:	4b10      	ldr	r3, [pc, #64]	; (8001b58 <SystemInit+0x68>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a0f      	ldr	r2, [pc, #60]	; (8001b58 <SystemInit+0x68>)
 8001b1c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001b20:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001b24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001b26:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <SystemInit+0x68>)
 8001b28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b2c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <SystemInit+0x68>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a09      	ldr	r2, [pc, #36]	; (8001b58 <SystemInit+0x68>)
 8001b34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b38:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001b3a:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <SystemInit+0x68>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b40:	4b04      	ldr	r3, [pc, #16]	; (8001b54 <SystemInit+0x64>)
 8001b42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b46:	609a      	str	r2, [r3, #8]
#endif
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	e000ed00 	.word	0xe000ed00
 8001b58:	40021000 	.word	0x40021000

08001b5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b94 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001b60:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001b62:	e003      	b.n	8001b6c <LoopCopyDataInit>

08001b64 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001b66:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001b68:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001b6a:	3104      	adds	r1, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001b6c:	480b      	ldr	r0, [pc, #44]	; (8001b9c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001b6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001b70:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001b72:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001b74:	d3f6      	bcc.n	8001b64 <CopyDataInit>
	ldr	r2, =_sbss
 8001b76:	4a0b      	ldr	r2, [pc, #44]	; (8001ba4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001b78:	e002      	b.n	8001b80 <LoopFillZerobss>

08001b7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001b7a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001b7c:	f842 3b04 	str.w	r3, [r2], #4

08001b80 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001b80:	4b09      	ldr	r3, [pc, #36]	; (8001ba8 <LoopForever+0x16>)
	cmp	r2, r3
 8001b82:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001b84:	d3f9      	bcc.n	8001b7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b86:	f7ff ffb3 	bl	8001af0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b8a:	f005 f91f 	bl	8006dcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b8e:	f7ff fa0f 	bl	8000fb0 <main>

08001b92 <LoopForever>:

LoopForever:
    b LoopForever
 8001b92:	e7fe      	b.n	8001b92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b94:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001b98:	08006e94 	.word	0x08006e94
	ldr	r0, =_sdata
 8001b9c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001ba0:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8001ba4:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8001ba8:	200002f0 	.word	0x200002f0

08001bac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bac:	e7fe      	b.n	8001bac <ADC1_2_IRQHandler>
	...

08001bb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bba:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <HAL_Init+0x3c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a0b      	ldr	r2, [pc, #44]	; (8001bec <HAL_Init+0x3c>)
 8001bc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bc4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bc6:	2003      	movs	r0, #3
 8001bc8:	f001 fa6e 	bl	80030a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bcc:	2000      	movs	r0, #0
 8001bce:	f000 f80f 	bl	8001bf0 <HAL_InitTick>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d002      	beq.n	8001bde <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	71fb      	strb	r3, [r7, #7]
 8001bdc:	e001      	b.n	8001be2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bde:	f7ff fd3f 	bl	8001660 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001be2:	79fb      	ldrb	r3, [r7, #7]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40022000 	.word	0x40022000

08001bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b084      	sub	sp, #16
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001bfc:	4b16      	ldr	r3, [pc, #88]	; (8001c58 <HAL_InitTick+0x68>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d022      	beq.n	8001c4a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c04:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <HAL_InitTick+0x6c>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b13      	ldr	r3, [pc, #76]	; (8001c58 <HAL_InitTick+0x68>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c10:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f001 fa7a 	bl	8003112 <HAL_SYSTICK_Config>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10f      	bne.n	8001c44 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2b0f      	cmp	r3, #15
 8001c28:	d809      	bhi.n	8001c3e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8001c32:	f001 fa44 	bl	80030be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c36:	4a0a      	ldr	r2, [pc, #40]	; (8001c60 <HAL_InitTick+0x70>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6013      	str	r3, [r2, #0]
 8001c3c:	e007      	b.n	8001c4e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	73fb      	strb	r3, [r7, #15]
 8001c42:	e004      	b.n	8001c4e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	73fb      	strb	r3, [r7, #15]
 8001c48:	e001      	b.n	8001c4e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000008 	.word	0x20000008
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000004 	.word	0x20000004

08001c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c68:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <HAL_IncTick+0x1c>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <HAL_IncTick+0x20>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4413      	add	r3, r2
 8001c72:	4a03      	ldr	r2, [pc, #12]	; (8001c80 <HAL_IncTick+0x1c>)
 8001c74:	6013      	str	r3, [r2, #0]
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	200002ec 	.word	0x200002ec
 8001c84:	20000008 	.word	0x20000008

08001c88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <HAL_GetTick+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	200002ec 	.word	0x200002ec

08001ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff ffee 	bl	8001c88 <HAL_GetTick>
 8001cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb8:	d004      	beq.n	8001cc4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cba:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_Delay+0x40>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68fa      	ldr	r2, [r7, #12]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cc4:	bf00      	nop
 8001cc6:	f7ff ffdf 	bl	8001c88 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d8f7      	bhi.n	8001cc6 <HAL_Delay+0x26>
  {
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000008 	.word	0x20000008

08001ce4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
}
 8001cfe:	bf00      	nop
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	609a      	str	r2, [r3, #8]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d4c:	b490      	push	{r4, r7}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	3360      	adds	r3, #96	; 0x60
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4413      	add	r3, r2
 8001d66:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001d68:	6822      	ldr	r2, [r4, #0]
 8001d6a:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <LL_ADC_SetOffset+0x40>)
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001d7e:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001d80:	bf00      	nop
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc90      	pop	{r4, r7}
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	03fff000 	.word	0x03fff000

08001d90 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d90:	b490      	push	{r4, r7}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3360      	adds	r3, #96	; 0x60
 8001d9e:	461a      	mov	r2, r3
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4413      	add	r3, r2
 8001da6:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001da8:	6823      	ldr	r3, [r4, #0]
 8001daa:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc90      	pop	{r4, r7}
 8001db6:	4770      	bx	lr

08001db8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001db8:	b490      	push	{r4, r7}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	3360      	adds	r3, #96	; 0x60
 8001dc8:	461a      	mov	r2, r3
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	4413      	add	r3, r2
 8001dd0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001dd2:	6823      	ldr	r3, [r4, #0]
 8001dd4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc90      	pop	{r4, r7}
 8001de6:	4770      	bx	lr

08001de8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e000      	b.n	8001e02 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e0e:	b490      	push	{r4, r7}
 8001e10:	b084      	sub	sp, #16
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	3330      	adds	r3, #48	; 0x30
 8001e1e:	461a      	mov	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	0a1b      	lsrs	r3, r3, #8
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	f003 030c 	and.w	r3, r3, #12
 8001e2a:	4413      	add	r3, r2
 8001e2c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001e2e:	6822      	ldr	r2, [r4, #0]
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	f003 031f 	and.w	r3, r3, #31
 8001e36:	211f      	movs	r1, #31
 8001e38:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	401a      	ands	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	0e9b      	lsrs	r3, r3, #26
 8001e44:	f003 011f 	and.w	r1, r3, #31
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 031f 	and.w	r3, r3, #31
 8001e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e52:	4313      	orrs	r3, r2
 8001e54:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc90      	pop	{r4, r7}
 8001e5e:	4770      	bx	lr

08001e60 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e60:	b490      	push	{r4, r7}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	3314      	adds	r3, #20
 8001e70:	461a      	mov	r2, r3
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	0e5b      	lsrs	r3, r3, #25
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	f003 0304 	and.w	r3, r3, #4
 8001e7c:	4413      	add	r3, r2
 8001e7e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001e80:	6822      	ldr	r2, [r4, #0]
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	0d1b      	lsrs	r3, r3, #20
 8001e86:	f003 031f 	and.w	r3, r3, #31
 8001e8a:	2107      	movs	r1, #7
 8001e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e90:	43db      	mvns	r3, r3
 8001e92:	401a      	ands	r2, r3
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	0d1b      	lsrs	r3, r3, #20
 8001e98:	f003 031f 	and.w	r3, r3, #31
 8001e9c:	6879      	ldr	r1, [r7, #4]
 8001e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc90      	pop	{r4, r7}
 8001eae:	4770      	bx	lr

08001eb0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	401a      	ands	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f003 0318 	and.w	r3, r3, #24
 8001ed2:	4908      	ldr	r1, [pc, #32]	; (8001ef4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ed4:	40d9      	lsrs	r1, r3
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	400b      	ands	r3, r1
 8001eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ee6:	bf00      	nop
 8001ee8:	3714      	adds	r7, #20
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	0007ffff 	.word	0x0007ffff

08001ef8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f003 031f 	and.w	r3, r3, #31
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001f24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6093      	str	r3, [r2, #8]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f4c:	d101      	bne.n	8001f52 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f52:	2300      	movs	r3, #0
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001f70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f74:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f9c:	d101      	bne.n	8001fa2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e000      	b.n	8001fa4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fc0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fc4:	f043 0201 	orr.w	r2, r3, #1
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d101      	bne.n	8001ff0 <LL_ADC_IsEnabled+0x18>
 8001fec:	2301      	movs	r3, #1
 8001fee:	e000      	b.n	8001ff2 <LL_ADC_IsEnabled+0x1a>
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800200e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002012:	f043 0204 	orr.w	r2, r3, #4
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002026:	b480      	push	{r7}
 8002028:	b083      	sub	sp, #12
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 0304 	and.w	r3, r3, #4
 8002036:	2b04      	cmp	r3, #4
 8002038:	d101      	bne.n	800203e <LL_ADC_REG_IsConversionOngoing+0x18>
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 0308 	and.w	r3, r3, #8
 800205c:	2b08      	cmp	r3, #8
 800205e:	d101      	bne.n	8002064 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002060:	2301      	movs	r3, #1
 8002062:	e000      	b.n	8002066 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b089      	sub	sp, #36	; 0x24
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800207c:	2300      	movs	r3, #0
 800207e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e134      	b.n	80022f8 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002098:	2b00      	cmp	r3, #0
 800209a:	d109      	bne.n	80020b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff fb03 	bl	80016a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ff3f 	bl	8001f38 <LL_ADC_IsDeepPowerDownEnabled>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d004      	beq.n	80020ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ff25 	bl	8001f14 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff ff5a 	bl	8001f88 <LL_ADC_IsInternalRegulatorEnabled>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d113      	bne.n	8002102 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff ff3e 	bl	8001f60 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80020e4:	4b86      	ldr	r3, [pc, #536]	; (8002300 <HAL_ADC_Init+0x28c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	099b      	lsrs	r3, r3, #6
 80020ea:	4a86      	ldr	r2, [pc, #536]	; (8002304 <HAL_ADC_Init+0x290>)
 80020ec:	fba2 2303 	umull	r2, r3, r2, r3
 80020f0:	099b      	lsrs	r3, r3, #6
 80020f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020f4:	e002      	b.n	80020fc <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	3b01      	subs	r3, #1
 80020fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1f9      	bne.n	80020f6 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff ff3e 	bl	8001f88 <LL_ADC_IsInternalRegulatorEnabled>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d10d      	bne.n	800212e <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002116:	f043 0210 	orr.w	r2, r3, #16
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002122:	f043 0201 	orr.w	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff ff77 	bl	8002026 <LL_ADC_REG_IsConversionOngoing>
 8002138:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213e:	f003 0310 	and.w	r3, r3, #16
 8002142:	2b00      	cmp	r3, #0
 8002144:	f040 80cf 	bne.w	80022e6 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b00      	cmp	r3, #0
 800214c:	f040 80cb 	bne.w	80022e6 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002154:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002158:	f043 0202 	orr.w	r2, r3, #2
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff37 	bl	8001fd8 <LL_ADC_IsEnabled>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d115      	bne.n	800219c <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002170:	4865      	ldr	r0, [pc, #404]	; (8002308 <HAL_ADC_Init+0x294>)
 8002172:	f7ff ff31 	bl	8001fd8 <LL_ADC_IsEnabled>
 8002176:	4604      	mov	r4, r0
 8002178:	4864      	ldr	r0, [pc, #400]	; (800230c <HAL_ADC_Init+0x298>)
 800217a:	f7ff ff2d 	bl	8001fd8 <LL_ADC_IsEnabled>
 800217e:	4603      	mov	r3, r0
 8002180:	431c      	orrs	r4, r3
 8002182:	4863      	ldr	r0, [pc, #396]	; (8002310 <HAL_ADC_Init+0x29c>)
 8002184:	f7ff ff28 	bl	8001fd8 <LL_ADC_IsEnabled>
 8002188:	4603      	mov	r3, r0
 800218a:	4323      	orrs	r3, r4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d105      	bne.n	800219c <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4619      	mov	r1, r3
 8002196:	485f      	ldr	r0, [pc, #380]	; (8002314 <HAL_ADC_Init+0x2a0>)
 8002198:	f7ff fda4 	bl	8001ce4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7e5b      	ldrb	r3, [r3, #25]
 80021a0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021a6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80021ac:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80021b2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021ba:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80021bc:	4313      	orrs	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d106      	bne.n	80021d8 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	3b01      	subs	r3, #1
 80021d0:	045b      	lsls	r3, r3, #17
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d009      	beq.n	80021f4 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ec:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021ee:	69ba      	ldr	r2, [r7, #24]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	4b47      	ldr	r3, [pc, #284]	; (8002318 <HAL_ADC_Init+0x2a4>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	69b9      	ldr	r1, [r7, #24]
 8002204:	430b      	orrs	r3, r1
 8002206:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff0a 	bl	8002026 <LL_ADC_REG_IsConversionOngoing>
 8002212:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff ff17 	bl	800204c <LL_ADC_INJ_IsConversionOngoing>
 800221e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d13d      	bne.n	80022a2 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d13a      	bne.n	80022a2 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002230:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002238:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002248:	f023 0302 	bic.w	r3, r3, #2
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	69b9      	ldr	r1, [r7, #24]
 8002252:	430b      	orrs	r3, r1
 8002254:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800225c:	2b01      	cmp	r3, #1
 800225e:	d118      	bne.n	8002292 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800226a:	f023 0304 	bic.w	r3, r3, #4
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002276:	4311      	orrs	r1, r2
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800227c:	4311      	orrs	r1, r2
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002282:	430a      	orrs	r2, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 0201 	orr.w	r2, r2, #1
 800228e:	611a      	str	r2, [r3, #16]
 8002290:	e007      	b.n	80022a2 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f022 0201 	bic.w	r2, r2, #1
 80022a0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d10c      	bne.n	80022c4 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	f023 010f 	bic.w	r1, r3, #15
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	1e5a      	subs	r2, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	430a      	orrs	r2, r1
 80022c0:	631a      	str	r2, [r3, #48]	; 0x30
 80022c2:	e007      	b.n	80022d4 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 020f 	bic.w	r2, r2, #15
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022d8:	f023 0303 	bic.w	r3, r3, #3
 80022dc:	f043 0201 	orr.w	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	655a      	str	r2, [r3, #84]	; 0x54
 80022e4:	e007      	b.n	80022f6 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ea:	f043 0210 	orr.w	r2, r3, #16
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3724      	adds	r7, #36	; 0x24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd90      	pop	{r4, r7, pc}
 8002300:	20000000 	.word	0x20000000
 8002304:	053e2d63 	.word	0x053e2d63
 8002308:	50040000 	.word	0x50040000
 800230c:	50040100 	.word	0x50040100
 8002310:	50040200 	.word	0x50040200
 8002314:	50040300 	.word	0x50040300
 8002318:	fff0c007 	.word	0xfff0c007

0800231c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002328:	4850      	ldr	r0, [pc, #320]	; (800246c <HAL_ADC_Start_DMA+0x150>)
 800232a:	f7ff fde5 	bl	8001ef8 <LL_ADC_GetMultimode>
 800232e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff fe76 	bl	8002026 <LL_ADC_REG_IsConversionOngoing>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	f040 808e 	bne.w	800245e <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_ADC_Start_DMA+0x34>
 800234c:	2302      	movs	r3, #2
 800234e:	e089      	b.n	8002464 <HAL_ADC_Start_DMA+0x148>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d005      	beq.n	800236a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	2b05      	cmp	r3, #5
 8002362:	d002      	beq.n	800236a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	2b09      	cmp	r3, #9
 8002368:	d172      	bne.n	8002450 <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 fc0c 	bl	8002b88 <ADC_Enable>
 8002370:	4603      	mov	r3, r0
 8002372:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002374:	7dfb      	ldrb	r3, [r7, #23]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d165      	bne.n	8002446 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002382:	f023 0301 	bic.w	r3, r3, #1
 8002386:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a37      	ldr	r2, [pc, #220]	; (8002470 <HAL_ADC_Start_DMA+0x154>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d002      	beq.n	800239e <HAL_ADC_Start_DMA+0x82>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	e000      	b.n	80023a0 <HAL_ADC_Start_DMA+0x84>
 800239e:	4b35      	ldr	r3, [pc, #212]	; (8002474 <HAL_ADC_Start_DMA+0x158>)
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d002      	beq.n	80023ae <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d105      	bne.n	80023ba <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d006      	beq.n	80023d4 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ca:	f023 0206 	bic.w	r2, r3, #6
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	659a      	str	r2, [r3, #88]	; 0x58
 80023d2:	e002      	b.n	80023da <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	4a26      	ldr	r2, [pc, #152]	; (8002478 <HAL_ADC_Start_DMA+0x15c>)
 80023e0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e6:	4a25      	ldr	r2, [pc, #148]	; (800247c <HAL_ADC_Start_DMA+0x160>)
 80023e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ee:	4a24      	ldr	r2, [pc, #144]	; (8002480 <HAL_ADC_Start_DMA+0x164>)
 80023f0:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	221c      	movs	r2, #28
 80023f8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f042 0210 	orr.w	r2, r2, #16
 8002410:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f042 0201 	orr.w	r2, r2, #1
 8002420:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	3340      	adds	r3, #64	; 0x40
 800242c:	4619      	mov	r1, r3
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f001 f8e1 	bl	80035f8 <HAL_DMA_Start_IT>
 8002436:	4603      	mov	r3, r0
 8002438:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff fddd 	bl	8001ffe <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002444:	e00d      	b.n	8002462 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800244e:	e008      	b.n	8002462 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800245c:	e001      	b.n	8002462 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800245e:	2302      	movs	r3, #2
 8002460:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002462:	7dfb      	ldrb	r3, [r7, #23]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	50040300 	.word	0x50040300
 8002470:	50040100 	.word	0x50040100
 8002474:	50040000 	.word	0x50040000
 8002478:	08002c3d 	.word	0x08002c3d
 800247c:	08002d15 	.word	0x08002d15
 8002480:	08002d31 	.word	0x08002d31

08002484 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b0a6      	sub	sp, #152	; 0x98
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80024d0:	2300      	movs	r3, #0
 80024d2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_ADC_ConfigChannel+0x22>
 80024de:	2302      	movs	r3, #2
 80024e0:	e348      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x6b4>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff fd99 	bl	8002026 <LL_ADC_REG_IsConversionOngoing>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f040 8329 	bne.w	8002b4e <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b05      	cmp	r3, #5
 8002502:	d824      	bhi.n	800254e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	3b02      	subs	r3, #2
 800250a:	2b03      	cmp	r3, #3
 800250c:	d81b      	bhi.n	8002546 <HAL_ADC_ConfigChannel+0x86>
 800250e:	a201      	add	r2, pc, #4	; (adr r2, 8002514 <HAL_ADC_ConfigChannel+0x54>)
 8002510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002514:	08002525 	.word	0x08002525
 8002518:	0800252d 	.word	0x0800252d
 800251c:	08002535 	.word	0x08002535
 8002520:	0800253d 	.word	0x0800253d
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	220c      	movs	r2, #12
 8002528:	605a      	str	r2, [r3, #4]
 800252a:	e011      	b.n	8002550 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	2212      	movs	r2, #18
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	e00d      	b.n	8002550 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	2218      	movs	r2, #24
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	e009      	b.n	8002550 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	e004      	b.n	8002550 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	2206      	movs	r2, #6
 800254a:	605a      	str	r2, [r3, #4]
 800254c:	e000      	b.n	8002550 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800254e:	bf00      	nop
    #endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6818      	ldr	r0, [r3, #0]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	6859      	ldr	r1, [r3, #4]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	f7ff fc56 	bl	8001e0e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7ff fd5d 	bl	8002026 <LL_ADC_REG_IsConversionOngoing>
 800256c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fd69 	bl	800204c <LL_ADC_INJ_IsConversionOngoing>
 800257a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800257e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002582:	2b00      	cmp	r3, #0
 8002584:	f040 8148 	bne.w	8002818 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002588:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800258c:	2b00      	cmp	r3, #0
 800258e:	f040 8143 	bne.w	8002818 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6818      	ldr	r0, [r3, #0]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	6819      	ldr	r1, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	461a      	mov	r2, r3
 80025a0:	f7ff fc5e 	bl	8001e60 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	695a      	ldr	r2, [r3, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	08db      	lsrs	r3, r3, #3
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	2b04      	cmp	r3, #4
 80025c4:	d00a      	beq.n	80025dc <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6818      	ldr	r0, [r3, #0]
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	6919      	ldr	r1, [r3, #16]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80025d6:	f7ff fbb9 	bl	8001d4c <LL_ADC_SetOffset>
 80025da:	e11d      	b.n	8002818 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2100      	movs	r1, #0
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff fbd4 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025e8:	4603      	mov	r3, r0
 80025ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10a      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x148>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2100      	movs	r1, #0
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fbc9 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80025fe:	4603      	mov	r3, r0
 8002600:	0e9b      	lsrs	r3, r3, #26
 8002602:	f003 021f 	and.w	r2, r3, #31
 8002606:	e012      	b.n	800262e <HAL_ADC_ConfigChannel+0x16e>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2100      	movs	r1, #0
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fbbe 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002614:	4603      	mov	r3, r0
 8002616:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800261e:	fa93 f3a3 	rbit	r3, r3
 8002622:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002624:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
 800262c:	461a      	mov	r2, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002636:	2b00      	cmp	r3, #0
 8002638:	d105      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x186>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	0e9b      	lsrs	r3, r3, #26
 8002640:	f003 031f 	and.w	r3, r3, #31
 8002644:	e00a      	b.n	800265c <HAL_ADC_ConfigChannel+0x19c>
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8002654:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002656:	fab3 f383 	clz	r3, r3
 800265a:	b2db      	uxtb	r3, r3
 800265c:	429a      	cmp	r2, r3
 800265e:	d106      	bne.n	800266e <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2200      	movs	r2, #0
 8002666:	2100      	movs	r1, #0
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff fba5 	bl	8001db8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2101      	movs	r1, #1
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fb8b 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800267a:	4603      	mov	r3, r0
 800267c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10a      	bne.n	800269a <HAL_ADC_ConfigChannel+0x1da>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2101      	movs	r1, #1
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fb80 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002690:	4603      	mov	r3, r0
 8002692:	0e9b      	lsrs	r3, r3, #26
 8002694:	f003 021f 	and.w	r2, r3, #31
 8002698:	e010      	b.n	80026bc <HAL_ADC_ConfigChannel+0x1fc>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2101      	movs	r1, #1
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fb75 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80026a6:	4603      	mov	r3, r0
 80026a8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026ac:	fa93 f3a3 	rbit	r3, r3
 80026b0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80026b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026b4:	fab3 f383 	clz	r3, r3
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	461a      	mov	r2, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d105      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x214>
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	0e9b      	lsrs	r3, r3, #26
 80026ce:	f003 031f 	and.w	r3, r3, #31
 80026d2:	e00a      	b.n	80026ea <HAL_ADC_ConfigChannel+0x22a>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026dc:	fa93 f3a3 	rbit	r3, r3
 80026e0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80026e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026e4:	fab3 f383 	clz	r3, r3
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d106      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2200      	movs	r2, #0
 80026f4:	2101      	movs	r1, #1
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff fb5e 	bl	8001db8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2102      	movs	r1, #2
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff fb44 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002708:	4603      	mov	r3, r0
 800270a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10a      	bne.n	8002728 <HAL_ADC_ConfigChannel+0x268>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2102      	movs	r1, #2
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff fb39 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 800271e:	4603      	mov	r3, r0
 8002720:	0e9b      	lsrs	r3, r3, #26
 8002722:	f003 021f 	and.w	r2, r3, #31
 8002726:	e010      	b.n	800274a <HAL_ADC_ConfigChannel+0x28a>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2102      	movs	r1, #2
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff fb2e 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002734:	4603      	mov	r3, r0
 8002736:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002738:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8002740:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002742:	fab3 f383 	clz	r3, r3
 8002746:	b2db      	uxtb	r3, r3
 8002748:	461a      	mov	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002752:	2b00      	cmp	r3, #0
 8002754:	d105      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x2a2>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	0e9b      	lsrs	r3, r3, #26
 800275c:	f003 031f 	and.w	r3, r3, #31
 8002760:	e00a      	b.n	8002778 <HAL_ADC_ConfigChannel+0x2b8>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800276a:	fa93 f3a3 	rbit	r3, r3
 800276e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002770:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002772:	fab3 f383 	clz	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	429a      	cmp	r2, r3
 800277a:	d106      	bne.n	800278a <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2200      	movs	r2, #0
 8002782:	2102      	movs	r1, #2
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff fb17 	bl	8001db8 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2103      	movs	r1, #3
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fafd 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 8002796:	4603      	mov	r3, r0
 8002798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279c:	2b00      	cmp	r3, #0
 800279e:	d10a      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x2f6>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2103      	movs	r1, #3
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff faf2 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80027ac:	4603      	mov	r3, r0
 80027ae:	0e9b      	lsrs	r3, r3, #26
 80027b0:	f003 021f 	and.w	r2, r3, #31
 80027b4:	e010      	b.n	80027d8 <HAL_ADC_ConfigChannel+0x318>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2103      	movs	r1, #3
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff fae7 	bl	8001d90 <LL_ADC_GetOffsetChannel>
 80027c2:	4603      	mov	r3, r0
 80027c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80027ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027d0:	fab3 f383 	clz	r3, r3
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	461a      	mov	r2, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d105      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x330>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	0e9b      	lsrs	r3, r3, #26
 80027ea:	f003 031f 	and.w	r3, r3, #31
 80027ee:	e00a      	b.n	8002806 <HAL_ADC_ConfigChannel+0x346>
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027f8:	fa93 f3a3 	rbit	r3, r3
 80027fc:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80027fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002800:	fab3 f383 	clz	r3, r3
 8002804:	b2db      	uxtb	r3, r3
 8002806:	429a      	cmp	r2, r3
 8002808:	d106      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2200      	movs	r2, #0
 8002810:	2103      	movs	r1, #3
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff fad0 	bl	8001db8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff fbdb 	bl	8001fd8 <LL_ADC_IsEnabled>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	f040 810c 	bne.w	8002a42 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6818      	ldr	r0, [r3, #0]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	6819      	ldr	r1, [r3, #0]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	461a      	mov	r2, r3
 8002838:	f7ff fb3a 	bl	8001eb0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	4aad      	ldr	r2, [pc, #692]	; (8002af8 <HAL_ADC_ConfigChannel+0x638>)
 8002842:	4293      	cmp	r3, r2
 8002844:	f040 80fd 	bne.w	8002a42 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10b      	bne.n	8002870 <HAL_ADC_ConfigChannel+0x3b0>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0e9b      	lsrs	r3, r3, #26
 800285e:	3301      	adds	r3, #1
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	2b09      	cmp	r3, #9
 8002866:	bf94      	ite	ls
 8002868:	2301      	movls	r3, #1
 800286a:	2300      	movhi	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	e012      	b.n	8002896 <HAL_ADC_ConfigChannel+0x3d6>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002878:	fa93 f3a3 	rbit	r3, r3
 800287c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800287e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002880:	fab3 f383 	clz	r3, r3
 8002884:	b2db      	uxtb	r3, r3
 8002886:	3301      	adds	r3, #1
 8002888:	f003 031f 	and.w	r3, r3, #31
 800288c:	2b09      	cmp	r3, #9
 800288e:	bf94      	ite	ls
 8002890:	2301      	movls	r3, #1
 8002892:	2300      	movhi	r3, #0
 8002894:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002896:	2b00      	cmp	r3, #0
 8002898:	d064      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d107      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x3f6>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	0e9b      	lsrs	r3, r3, #26
 80028ac:	3301      	adds	r3, #1
 80028ae:	069b      	lsls	r3, r3, #26
 80028b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028b4:	e00e      	b.n	80028d4 <HAL_ADC_ConfigChannel+0x414>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028be:	fa93 f3a3 	rbit	r3, r3
 80028c2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80028c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028c6:	fab3 f383 	clz	r3, r3
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	3301      	adds	r3, #1
 80028ce:	069b      	lsls	r3, r3, #26
 80028d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d109      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x434>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	0e9b      	lsrs	r3, r3, #26
 80028e6:	3301      	adds	r3, #1
 80028e8:	f003 031f 	and.w	r3, r3, #31
 80028ec:	2101      	movs	r1, #1
 80028ee:	fa01 f303 	lsl.w	r3, r1, r3
 80028f2:	e010      	b.n	8002916 <HAL_ADC_ConfigChannel+0x456>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	3301      	adds	r3, #1
 800290c:	f003 031f 	and.w	r3, r3, #31
 8002910:	2101      	movs	r1, #1
 8002912:	fa01 f303 	lsl.w	r3, r1, r3
 8002916:	ea42 0103 	orr.w	r1, r2, r3
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10a      	bne.n	800293c <HAL_ADC_ConfigChannel+0x47c>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	0e9b      	lsrs	r3, r3, #26
 800292c:	3301      	adds	r3, #1
 800292e:	f003 021f 	and.w	r2, r3, #31
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	e011      	b.n	8002960 <HAL_ADC_ConfigChannel+0x4a0>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800294a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294c:	fab3 f383 	clz	r3, r3
 8002950:	b2db      	uxtb	r3, r3
 8002952:	3301      	adds	r3, #1
 8002954:	f003 021f 	and.w	r2, r3, #31
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002960:	430b      	orrs	r3, r1
 8002962:	e069      	b.n	8002a38 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800296c:	2b00      	cmp	r3, #0
 800296e:	d107      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x4c0>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	0e9b      	lsrs	r3, r3, #26
 8002976:	3301      	adds	r3, #1
 8002978:	069b      	lsls	r3, r3, #26
 800297a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800297e:	e00e      	b.n	800299e <HAL_ADC_ConfigChannel+0x4de>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002986:	6a3b      	ldr	r3, [r7, #32]
 8002988:	fa93 f3a3 	rbit	r3, r3
 800298c:	61fb      	str	r3, [r7, #28]
  return result;
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	fab3 f383 	clz	r3, r3
 8002994:	b2db      	uxtb	r3, r3
 8002996:	3301      	adds	r3, #1
 8002998:	069b      	lsls	r3, r3, #26
 800299a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d109      	bne.n	80029be <HAL_ADC_ConfigChannel+0x4fe>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	0e9b      	lsrs	r3, r3, #26
 80029b0:	3301      	adds	r3, #1
 80029b2:	f003 031f 	and.w	r3, r3, #31
 80029b6:	2101      	movs	r1, #1
 80029b8:	fa01 f303 	lsl.w	r3, r1, r3
 80029bc:	e010      	b.n	80029e0 <HAL_ADC_ConfigChannel+0x520>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	617b      	str	r3, [r7, #20]
  return result;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	fab3 f383 	clz	r3, r3
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	3301      	adds	r3, #1
 80029d6:	f003 031f 	and.w	r3, r3, #31
 80029da:	2101      	movs	r1, #1
 80029dc:	fa01 f303 	lsl.w	r3, r1, r3
 80029e0:	ea42 0103 	orr.w	r1, r2, r3
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10d      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x54c>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0e9b      	lsrs	r3, r3, #26
 80029f6:	3301      	adds	r3, #1
 80029f8:	f003 021f 	and.w	r2, r3, #31
 80029fc:	4613      	mov	r3, r2
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	3b1e      	subs	r3, #30
 8002a04:	051b      	lsls	r3, r3, #20
 8002a06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a0a:	e014      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x576>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	fa93 f3a3 	rbit	r3, r3
 8002a18:	60fb      	str	r3, [r7, #12]
  return result;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	fab3 f383 	clz	r3, r3
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	3301      	adds	r3, #1
 8002a24:	f003 021f 	and.w	r2, r3, #31
 8002a28:	4613      	mov	r3, r2
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3b1e      	subs	r3, #30
 8002a30:	051b      	lsls	r3, r3, #20
 8002a32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a36:	430b      	orrs	r3, r1
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	6892      	ldr	r2, [r2, #8]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f7ff fa0f 	bl	8001e60 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	4b2d      	ldr	r3, [pc, #180]	; (8002afc <HAL_ADC_ConfigChannel+0x63c>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 808c 	beq.w	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a50:	482b      	ldr	r0, [pc, #172]	; (8002b00 <HAL_ADC_ConfigChannel+0x640>)
 8002a52:	f7ff f96d 	bl	8001d30 <LL_ADC_GetCommonPathInternalCh>
 8002a56:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a29      	ldr	r2, [pc, #164]	; (8002b04 <HAL_ADC_ConfigChannel+0x644>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d12b      	bne.n	8002abc <HAL_ADC_ConfigChannel+0x5fc>
 8002a64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d125      	bne.n	8002abc <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a24      	ldr	r2, [pc, #144]	; (8002b08 <HAL_ADC_ConfigChannel+0x648>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d004      	beq.n	8002a84 <HAL_ADC_ConfigChannel+0x5c4>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a23      	ldr	r2, [pc, #140]	; (8002b0c <HAL_ADC_ConfigChannel+0x64c>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d16e      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002a88:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	481c      	ldr	r0, [pc, #112]	; (8002b00 <HAL_ADC_ConfigChannel+0x640>)
 8002a90:	f7ff f93b 	bl	8001d0a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002a94:	4b1e      	ldr	r3, [pc, #120]	; (8002b10 <HAL_ADC_ConfigChannel+0x650>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	099b      	lsrs	r3, r3, #6
 8002a9a:	4a1e      	ldr	r2, [pc, #120]	; (8002b14 <HAL_ADC_ConfigChannel+0x654>)
 8002a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa0:	099a      	lsrs	r2, r3, #6
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	4413      	add	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002aac:	e002      	b.n	8002ab4 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f9      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aba:	e052      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a15      	ldr	r2, [pc, #84]	; (8002b18 <HAL_ADC_ConfigChannel+0x658>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d12a      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x65c>
 8002ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002aca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d124      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a0c      	ldr	r2, [pc, #48]	; (8002b08 <HAL_ADC_ConfigChannel+0x648>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d004      	beq.n	8002ae6 <HAL_ADC_ConfigChannel+0x626>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a0a      	ldr	r2, [pc, #40]	; (8002b0c <HAL_ADC_ConfigChannel+0x64c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d13f      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ae6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aee:	4619      	mov	r1, r3
 8002af0:	4803      	ldr	r0, [pc, #12]	; (8002b00 <HAL_ADC_ConfigChannel+0x640>)
 8002af2:	f7ff f90a 	bl	8001d0a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002af6:	e036      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x6a6>
 8002af8:	407f0000 	.word	0x407f0000
 8002afc:	80080000 	.word	0x80080000
 8002b00:	50040300 	.word	0x50040300
 8002b04:	c7520000 	.word	0xc7520000
 8002b08:	50040000 	.word	0x50040000
 8002b0c:	50040200 	.word	0x50040200
 8002b10:	20000000 	.word	0x20000000
 8002b14:	053e2d63 	.word	0x053e2d63
 8002b18:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a16      	ldr	r2, [pc, #88]	; (8002b7c <HAL_ADC_ConfigChannel+0x6bc>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d120      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d11a      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a12      	ldr	r2, [pc, #72]	; (8002b80 <HAL_ADC_ConfigChannel+0x6c0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d115      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b44:	4619      	mov	r1, r3
 8002b46:	480f      	ldr	r0, [pc, #60]	; (8002b84 <HAL_ADC_ConfigChannel+0x6c4>)
 8002b48:	f7ff f8df 	bl	8001d0a <LL_ADC_SetCommonPathInternalCh>
 8002b4c:	e00c      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b52:	f043 0220 	orr.w	r2, r3, #32
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002b60:	e002      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b62:	bf00      	nop
 8002b64:	e000      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b66:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002b70:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3798      	adds	r7, #152	; 0x98
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	80000001 	.word	0x80000001
 8002b80:	50040000 	.word	0x50040000
 8002b84:	50040300 	.word	0x50040300

08002b88 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fa1f 	bl	8001fd8 <LL_ADC_IsEnabled>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d146      	bne.n	8002c2e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	4b24      	ldr	r3, [pc, #144]	; (8002c38 <ADC_Enable+0xb0>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00d      	beq.n	8002bca <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb2:	f043 0210 	orr.w	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bbe:	f043 0201 	orr.w	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e032      	b.n	8002c30 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff f9ee 	bl	8001fb0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002bd4:	f7ff f858 	bl	8001c88 <HAL_GetTick>
 8002bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bda:	e021      	b.n	8002c20 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff f9f9 	bl	8001fd8 <LL_ADC_IsEnabled>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d104      	bne.n	8002bf6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff f9dd 	bl	8001fb0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bf6:	f7ff f847 	bl	8001c88 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d90d      	bls.n	8002c20 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c08:	f043 0210 	orr.w	r2, r3, #16
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c14:	f043 0201 	orr.w	r2, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e007      	b.n	8002c30 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d1d6      	bne.n	8002bdc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	8000003f 	.word	0x8000003f

08002c3c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d14b      	bne.n	8002cee <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c5a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0308 	and.w	r3, r3, #8
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d021      	beq.n	8002cb4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff f8b7 	bl	8001de8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d032      	beq.n	8002ce6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d12b      	bne.n	8002ce6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d11f      	bne.n	8002ce6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002caa:	f043 0201 	orr.w	r2, r3, #1
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	655a      	str	r2, [r3, #84]	; 0x54
 8002cb2:	e018      	b.n	8002ce6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d111      	bne.n	8002ce6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d105      	bne.n	8002ce6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cde:	f043 0201 	orr.w	r2, r3, #1
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f7ff fbcc 	bl	8002484 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cec:	e00e      	b.n	8002d0c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f7ff fbd6 	bl	80024ac <HAL_ADC_ErrorCallback>
}
 8002d00:	e004      	b.n	8002d0c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	4798      	blx	r3
}
 8002d0c:	bf00      	nop
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d20:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f7ff fbb8 	bl	8002498 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d28:	bf00      	nop
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d4e:	f043 0204 	orr.w	r2, r3, #4
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f7ff fba8 	bl	80024ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d5c:	bf00      	nop
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <LL_ADC_IsEnabled>:
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d101      	bne.n	8002d7c <LL_ADC_IsEnabled+0x18>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <LL_ADC_IsEnabled+0x1a>
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <LL_ADC_REG_IsConversionOngoing>:
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d101      	bne.n	8002da2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002db0:	b590      	push	{r4, r7, lr}
 8002db2:	b09f      	sub	sp, #124	; 0x7c
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d101      	bne.n	8002dce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e08f      	b.n	8002eee <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a47      	ldr	r2, [pc, #284]	; (8002ef8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d102      	bne.n	8002de6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002de0:	4b46      	ldr	r3, [pc, #280]	; (8002efc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002de2:	60bb      	str	r3, [r7, #8]
 8002de4:	e001      	b.n	8002dea <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d10b      	bne.n	8002e08 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002df4:	f043 0220 	orr.w	r2, r3, #32
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e072      	b.n	8002eee <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff ffbd 	bl	8002d8a <LL_ADC_REG_IsConversionOngoing>
 8002e10:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7ff ffb7 	bl	8002d8a <LL_ADC_REG_IsConversionOngoing>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d154      	bne.n	8002ecc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002e22:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d151      	bne.n	8002ecc <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e28:	4b35      	ldr	r3, [pc, #212]	; (8002f00 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002e2a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d02c      	beq.n	8002e8e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	6859      	ldr	r1, [r3, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002e46:	035b      	lsls	r3, r3, #13
 8002e48:	430b      	orrs	r3, r1
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e4e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e50:	4829      	ldr	r0, [pc, #164]	; (8002ef8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002e52:	f7ff ff87 	bl	8002d64 <LL_ADC_IsEnabled>
 8002e56:	4604      	mov	r4, r0
 8002e58:	4828      	ldr	r0, [pc, #160]	; (8002efc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002e5a:	f7ff ff83 	bl	8002d64 <LL_ADC_IsEnabled>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	431c      	orrs	r4, r3
 8002e62:	4828      	ldr	r0, [pc, #160]	; (8002f04 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002e64:	f7ff ff7e 	bl	8002d64 <LL_ADC_IsEnabled>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	4323      	orrs	r3, r4
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d137      	bne.n	8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002e70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e78:	f023 030f 	bic.w	r3, r3, #15
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	6811      	ldr	r1, [r2, #0]
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	6892      	ldr	r2, [r2, #8]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	431a      	orrs	r2, r3
 8002e88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e8a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e8c:	e028      	b.n	8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e98:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e9a:	4817      	ldr	r0, [pc, #92]	; (8002ef8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002e9c:	f7ff ff62 	bl	8002d64 <LL_ADC_IsEnabled>
 8002ea0:	4604      	mov	r4, r0
 8002ea2:	4816      	ldr	r0, [pc, #88]	; (8002efc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002ea4:	f7ff ff5e 	bl	8002d64 <LL_ADC_IsEnabled>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	431c      	orrs	r4, r3
 8002eac:	4815      	ldr	r0, [pc, #84]	; (8002f04 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002eae:	f7ff ff59 	bl	8002d64 <LL_ADC_IsEnabled>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	4323      	orrs	r3, r4
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d112      	bne.n	8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ec2:	f023 030f 	bic.w	r3, r3, #15
 8002ec6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002ec8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002eca:	e009      	b.n	8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed0:	f043 0220 	orr.w	r2, r3, #32
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002ede:	e000      	b.n	8002ee2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ee0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002eea:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	377c      	adds	r7, #124	; 0x7c
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd90      	pop	{r4, r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	50040000 	.word	0x50040000
 8002efc:	50040100 	.word	0x50040100
 8002f00:	50040300 	.word	0x50040300
 8002f04:	50040200 	.word	0x50040200

08002f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <__NVIC_SetPriorityGrouping+0x44>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f24:	4013      	ands	r3, r2
 8002f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f3a:	4a04      	ldr	r2, [pc, #16]	; (8002f4c <__NVIC_SetPriorityGrouping+0x44>)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	60d3      	str	r3, [r2, #12]
}
 8002f40:	bf00      	nop
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f54:	4b04      	ldr	r3, [pc, #16]	; (8002f68 <__NVIC_GetPriorityGrouping+0x18>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	0a1b      	lsrs	r3, r3, #8
 8002f5a:	f003 0307 	and.w	r3, r3, #7
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	db0b      	blt.n	8002f96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	f003 021f 	and.w	r2, r3, #31
 8002f84:	4907      	ldr	r1, [pc, #28]	; (8002fa4 <__NVIC_EnableIRQ+0x38>)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	095b      	lsrs	r3, r3, #5
 8002f8c:	2001      	movs	r0, #1
 8002f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	e000e100 	.word	0xe000e100

08002fa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	6039      	str	r1, [r7, #0]
 8002fb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	db0a      	blt.n	8002fd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	b2da      	uxtb	r2, r3
 8002fc0:	490c      	ldr	r1, [pc, #48]	; (8002ff4 <__NVIC_SetPriority+0x4c>)
 8002fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc6:	0112      	lsls	r2, r2, #4
 8002fc8:	b2d2      	uxtb	r2, r2
 8002fca:	440b      	add	r3, r1
 8002fcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd0:	e00a      	b.n	8002fe8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	4908      	ldr	r1, [pc, #32]	; (8002ff8 <__NVIC_SetPriority+0x50>)
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	f003 030f 	and.w	r3, r3, #15
 8002fde:	3b04      	subs	r3, #4
 8002fe0:	0112      	lsls	r2, r2, #4
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	761a      	strb	r2, [r3, #24]
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr
 8002ff4:	e000e100 	.word	0xe000e100
 8002ff8:	e000ed00 	.word	0xe000ed00

08002ffc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b089      	sub	sp, #36	; 0x24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f003 0307 	and.w	r3, r3, #7
 800300e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f1c3 0307 	rsb	r3, r3, #7
 8003016:	2b04      	cmp	r3, #4
 8003018:	bf28      	it	cs
 800301a:	2304      	movcs	r3, #4
 800301c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	3304      	adds	r3, #4
 8003022:	2b06      	cmp	r3, #6
 8003024:	d902      	bls.n	800302c <NVIC_EncodePriority+0x30>
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3b03      	subs	r3, #3
 800302a:	e000      	b.n	800302e <NVIC_EncodePriority+0x32>
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003030:	f04f 32ff 	mov.w	r2, #4294967295
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43da      	mvns	r2, r3
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	401a      	ands	r2, r3
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003044:	f04f 31ff 	mov.w	r1, #4294967295
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	fa01 f303 	lsl.w	r3, r1, r3
 800304e:	43d9      	mvns	r1, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003054:	4313      	orrs	r3, r2
         );
}
 8003056:	4618      	mov	r0, r3
 8003058:	3724      	adds	r7, #36	; 0x24
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3b01      	subs	r3, #1
 8003070:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003074:	d301      	bcc.n	800307a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003076:	2301      	movs	r3, #1
 8003078:	e00f      	b.n	800309a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800307a:	4a0a      	ldr	r2, [pc, #40]	; (80030a4 <SysTick_Config+0x40>)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3b01      	subs	r3, #1
 8003080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003082:	210f      	movs	r1, #15
 8003084:	f04f 30ff 	mov.w	r0, #4294967295
 8003088:	f7ff ff8e 	bl	8002fa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800308c:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <SysTick_Config+0x40>)
 800308e:	2200      	movs	r2, #0
 8003090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003092:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <SysTick_Config+0x40>)
 8003094:	2207      	movs	r2, #7
 8003096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	e000e010 	.word	0xe000e010

080030a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7ff ff29 	bl	8002f08 <__NVIC_SetPriorityGrouping>
}
 80030b6:	bf00      	nop
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b086      	sub	sp, #24
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	4603      	mov	r3, r0
 80030c6:	60b9      	str	r1, [r7, #8]
 80030c8:	607a      	str	r2, [r7, #4]
 80030ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030d0:	f7ff ff3e 	bl	8002f50 <__NVIC_GetPriorityGrouping>
 80030d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	6978      	ldr	r0, [r7, #20]
 80030dc:	f7ff ff8e 	bl	8002ffc <NVIC_EncodePriority>
 80030e0:	4602      	mov	r2, r0
 80030e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030e6:	4611      	mov	r1, r2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff5d 	bl	8002fa8 <__NVIC_SetPriority>
}
 80030ee:	bf00      	nop
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	4603      	mov	r3, r0
 80030fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ff31 	bl	8002f6c <__NVIC_EnableIRQ>
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ffa2 	bl	8003064 <SysTick_Config>
 8003120:	4603      	mov	r3, r0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d101      	bne.n	800313c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e014      	b.n	8003166 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	791b      	ldrb	r3, [r3, #4]
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d105      	bne.n	8003152 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7fe fb89 	bl	8001864 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2202      	movs	r2, #2
 8003156:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	795b      	ldrb	r3, [r3, #5]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_DAC_Start+0x16>
 8003180:	2302      	movs	r3, #2
 8003182:	e03b      	b.n	80031fc <HAL_DAC_Start+0x8e>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2202      	movs	r2, #2
 800318e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	f003 0310 	and.w	r3, r3, #16
 800319c:	2201      	movs	r2, #1
 800319e:	409a      	lsls	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10f      	bne.n	80031ce <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d118      	bne.n	80031ee <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0201 	orr.w	r2, r2, #1
 80031ca:	605a      	str	r2, [r3, #4]
 80031cc:	e00f      	b.n	80031ee <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80031d8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031dc:	d107      	bne.n	80031ee <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685a      	ldr	r2, [r3, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0202 	orr.w	r2, r2, #2
 80031ec:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2201      	movs	r2, #1
 80031f2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80031fa:	2300      	movs	r3, #0
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d105      	bne.n	8003232 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4413      	add	r3, r2
 800322c:	3308      	adds	r3, #8
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	e004      	b.n	800323c <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4413      	add	r3, r2
 8003238:	3314      	adds	r3, #20
 800323a:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	461a      	mov	r2, r3
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	371c      	adds	r7, #28
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b088      	sub	sp, #32
 8003256:	af00      	add	r7, sp, #0
 8003258:	60f8      	str	r0, [r7, #12]
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	795b      	ldrb	r3, [r3, #5]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_DAC_ConfigChannel+0x1c>
 800326a:	2302      	movs	r3, #2
 800326c:	e107      	b.n	800347e <HAL_DAC_ConfigChannel+0x22c>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2202      	movs	r2, #2
 8003278:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2b04      	cmp	r3, #4
 8003280:	d174      	bne.n	800336c <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d137      	bne.n	80032f8 <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003288:	f7fe fcfe 	bl	8001c88 <HAL_GetTick>
 800328c:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800328e:	e011      	b.n	80032b4 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003290:	f7fe fcfa 	bl	8001c88 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b01      	cmp	r3, #1
 800329c:	d90a      	bls.n	80032b4 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	f043 0208 	orr.w	r2, r3, #8
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2203      	movs	r2, #3
 80032ae:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e0e4      	b.n	800347e <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1e6      	bne.n	8003290 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80032c2:	2001      	movs	r0, #1
 80032c4:	f7fe fcec 	bl	8001ca0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	6992      	ldr	r2, [r2, #24]
 80032d0:	641a      	str	r2, [r3, #64]	; 0x40
 80032d2:	e01e      	b.n	8003312 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80032d4:	f7fe fcd8 	bl	8001c88 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d90a      	bls.n	80032f8 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f043 0208 	orr.w	r2, r3, #8
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2203      	movs	r2, #3
 80032f2:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e0c2      	b.n	800347e <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032fe:	2b00      	cmp	r3, #0
 8003300:	dbe8      	blt.n	80032d4 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003302:	2001      	movs	r0, #1
 8003304:	f7fe fccc 	bl	8001ca0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	6992      	ldr	r2, [r2, #24]
 8003310:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f003 0310 	and.w	r3, r3, #16
 800331e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003322:	fa01 f303 	lsl.w	r3, r1, r3
 8003326:	43db      	mvns	r3, r3
 8003328:	ea02 0103 	and.w	r1, r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	69da      	ldr	r2, [r3, #28]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f003 0310 	and.w	r3, r3, #16
 8003336:	409a      	lsls	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f003 0310 	and.w	r3, r3, #16
 800334c:	21ff      	movs	r1, #255	; 0xff
 800334e:	fa01 f303 	lsl.w	r3, r1, r3
 8003352:	43db      	mvns	r3, r3
 8003354:	ea02 0103 	and.w	r1, r2, r3
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	6a1a      	ldr	r2, [r3, #32]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f003 0310 	and.w	r3, r3, #16
 8003362:	409a      	lsls	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	430a      	orrs	r2, r1
 800336a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d11d      	bne.n	80033b0 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
  /* Get the DAC CCR value */
  tmpreg1 = hdac->Instance->CCR;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337a:	61bb      	str	r3, [r7, #24]
  /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	221f      	movs	r2, #31
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4013      	ands	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected trimming offset */
  tmpreg2 = sConfig->DAC_TrimmingValue;
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	617b      	str	r3, [r7, #20]
  /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CCR */
  hdac->Instance->CCR = tmpreg1;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033b6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	2207      	movs	r2, #7
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43db      	mvns	r3, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4013      	ands	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	431a      	orrs	r2, r3
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	4313      	orrs	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f003 0310 	and.w	r3, r3, #16
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6819      	ldr	r1, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f003 0310 	and.w	r3, r3, #16
 8003404:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	43da      	mvns	r2, r3
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	400a      	ands	r2, r1
 8003414:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f003 0310 	and.w	r3, r3, #16
 8003424:	f640 72fc 	movw	r2, #4092	; 0xffc
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4013      	ands	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f003 0310 	and.w	r3, r3, #16
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4313      	orrs	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	6819      	ldr	r1, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	22c0      	movs	r2, #192	; 0xc0
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43da      	mvns	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	400a      	ands	r2, r1
 800346e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2201      	movs	r2, #1
 8003474:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003488:	b480      	push	{r7}
 800348a:	b085      	sub	sp, #20
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e098      	b.n	80035cc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	461a      	mov	r2, r3
 80034a0:	4b4d      	ldr	r3, [pc, #308]	; (80035d8 <HAL_DMA_Init+0x150>)
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d80f      	bhi.n	80034c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	461a      	mov	r2, r3
 80034ac:	4b4b      	ldr	r3, [pc, #300]	; (80035dc <HAL_DMA_Init+0x154>)
 80034ae:	4413      	add	r3, r2
 80034b0:	4a4b      	ldr	r2, [pc, #300]	; (80035e0 <HAL_DMA_Init+0x158>)
 80034b2:	fba2 2303 	umull	r2, r3, r2, r3
 80034b6:	091b      	lsrs	r3, r3, #4
 80034b8:	009a      	lsls	r2, r3, #2
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a48      	ldr	r2, [pc, #288]	; (80035e4 <HAL_DMA_Init+0x15c>)
 80034c2:	641a      	str	r2, [r3, #64]	; 0x40
 80034c4:	e00e      	b.n	80034e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	461a      	mov	r2, r3
 80034cc:	4b46      	ldr	r3, [pc, #280]	; (80035e8 <HAL_DMA_Init+0x160>)
 80034ce:	4413      	add	r3, r2
 80034d0:	4a43      	ldr	r2, [pc, #268]	; (80035e0 <HAL_DMA_Init+0x158>)
 80034d2:	fba2 2303 	umull	r2, r3, r2, r3
 80034d6:	091b      	lsrs	r3, r3, #4
 80034d8:	009a      	lsls	r2, r3, #2
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a42      	ldr	r2, [pc, #264]	; (80035ec <HAL_DMA_Init+0x164>)
 80034e2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80034fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003508:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003514:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003520:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800353e:	d039      	beq.n	80035b4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	4a27      	ldr	r2, [pc, #156]	; (80035e4 <HAL_DMA_Init+0x15c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d11a      	bne.n	8003580 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800354a:	4b29      	ldr	r3, [pc, #164]	; (80035f0 <HAL_DMA_Init+0x168>)
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003552:	f003 031c 	and.w	r3, r3, #28
 8003556:	210f      	movs	r1, #15
 8003558:	fa01 f303 	lsl.w	r3, r1, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	4924      	ldr	r1, [pc, #144]	; (80035f0 <HAL_DMA_Init+0x168>)
 8003560:	4013      	ands	r3, r2
 8003562:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003564:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <HAL_DMA_Init+0x168>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003570:	f003 031c 	and.w	r3, r3, #28
 8003574:	fa01 f303 	lsl.w	r3, r1, r3
 8003578:	491d      	ldr	r1, [pc, #116]	; (80035f0 <HAL_DMA_Init+0x168>)
 800357a:	4313      	orrs	r3, r2
 800357c:	600b      	str	r3, [r1, #0]
 800357e:	e019      	b.n	80035b4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003580:	4b1c      	ldr	r3, [pc, #112]	; (80035f4 <HAL_DMA_Init+0x16c>)
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003588:	f003 031c 	and.w	r3, r3, #28
 800358c:	210f      	movs	r1, #15
 800358e:	fa01 f303 	lsl.w	r3, r1, r3
 8003592:	43db      	mvns	r3, r3
 8003594:	4917      	ldr	r1, [pc, #92]	; (80035f4 <HAL_DMA_Init+0x16c>)
 8003596:	4013      	ands	r3, r2
 8003598:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800359a:	4b16      	ldr	r3, [pc, #88]	; (80035f4 <HAL_DMA_Init+0x16c>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a6:	f003 031c 	and.w	r3, r3, #28
 80035aa:	fa01 f303 	lsl.w	r3, r1, r3
 80035ae:	4911      	ldr	r1, [pc, #68]	; (80035f4 <HAL_DMA_Init+0x16c>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	40020407 	.word	0x40020407
 80035dc:	bffdfff8 	.word	0xbffdfff8
 80035e0:	cccccccd 	.word	0xcccccccd
 80035e4:	40020000 	.word	0x40020000
 80035e8:	bffdfbf8 	.word	0xbffdfbf8
 80035ec:	40020400 	.word	0x40020400
 80035f0:	400200a8 	.word	0x400200a8
 80035f4:	400204a8 	.word	0x400204a8

080035f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003610:	2b01      	cmp	r3, #1
 8003612:	d101      	bne.n	8003618 <HAL_DMA_Start_IT+0x20>
 8003614:	2302      	movs	r3, #2
 8003616:	e04b      	b.n	80036b0 <HAL_DMA_Start_IT+0xb8>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b01      	cmp	r3, #1
 800362a:	d13a      	bne.n	80036a2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2202      	movs	r2, #2
 8003630:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	68b9      	ldr	r1, [r7, #8]
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 f8e0 	bl	8003816 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	2b00      	cmp	r3, #0
 800365c:	d008      	beq.n	8003670 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f042 020e 	orr.w	r2, r2, #14
 800366c:	601a      	str	r2, [r3, #0]
 800366e:	e00f      	b.n	8003690 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0204 	bic.w	r2, r2, #4
 800367e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f042 020a 	orr.w	r2, r2, #10
 800368e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0201 	orr.w	r2, r2, #1
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	e005      	b.n	80036ae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80036aa:	2302      	movs	r3, #2
 80036ac:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80036ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3718      	adds	r7, #24
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d4:	f003 031c 	and.w	r3, r3, #28
 80036d8:	2204      	movs	r2, #4
 80036da:	409a      	lsls	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4013      	ands	r3, r2
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d026      	beq.n	8003732 <HAL_DMA_IRQHandler+0x7a>
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f003 0304 	and.w	r3, r3, #4
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d021      	beq.n	8003732 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0320 	and.w	r3, r3, #32
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d107      	bne.n	800370c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0204 	bic.w	r2, r2, #4
 800370a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003710:	f003 021c 	and.w	r2, r3, #28
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003718:	2104      	movs	r1, #4
 800371a:	fa01 f202 	lsl.w	r2, r1, r2
 800371e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003724:	2b00      	cmp	r3, #0
 8003726:	d071      	beq.n	800380c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003730:	e06c      	b.n	800380c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	f003 031c 	and.w	r3, r3, #28
 800373a:	2202      	movs	r2, #2
 800373c:	409a      	lsls	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4013      	ands	r3, r2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d02e      	beq.n	80037a4 <HAL_DMA_IRQHandler+0xec>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d029      	beq.n	80037a4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0320 	and.w	r3, r3, #32
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10b      	bne.n	8003776 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 020a 	bic.w	r2, r2, #10
 800376c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2201      	movs	r2, #1
 8003772:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377a:	f003 021c 	and.w	r2, r3, #28
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	2102      	movs	r1, #2
 8003784:	fa01 f202 	lsl.w	r2, r1, r2
 8003788:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003796:	2b00      	cmp	r3, #0
 8003798:	d038      	beq.n	800380c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80037a2:	e033      	b.n	800380c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a8:	f003 031c 	and.w	r3, r3, #28
 80037ac:	2208      	movs	r2, #8
 80037ae:	409a      	lsls	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d02a      	beq.n	800380e <HAL_DMA_IRQHandler+0x156>
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	f003 0308 	and.w	r3, r3, #8
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d025      	beq.n	800380e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 020e 	bic.w	r2, r2, #14
 80037d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d6:	f003 021c 	and.w	r2, r3, #28
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	2101      	movs	r1, #1
 80037e0:	fa01 f202 	lsl.w	r2, r1, r2
 80037e4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003800:	2b00      	cmp	r3, #0
 8003802:	d004      	beq.n	800380e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800380c:	bf00      	nop
 800380e:	bf00      	nop
}
 8003810:	3710      	adds	r7, #16
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003816:	b480      	push	{r7}
 8003818:	b085      	sub	sp, #20
 800381a:	af00      	add	r7, sp, #0
 800381c:	60f8      	str	r0, [r7, #12]
 800381e:	60b9      	str	r1, [r7, #8]
 8003820:	607a      	str	r2, [r7, #4]
 8003822:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003828:	f003 021c 	and.w	r2, r3, #28
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	2101      	movs	r1, #1
 8003832:	fa01 f202 	lsl.w	r2, r1, r2
 8003836:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2b10      	cmp	r3, #16
 8003846:	d108      	bne.n	800385a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003858:	e007      	b.n	800386a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68ba      	ldr	r2, [r7, #8]
 8003860:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	60da      	str	r2, [r3, #12]
}
 800386a:	bf00      	nop
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003878:	b480      	push	{r7}
 800387a:	b087      	sub	sp, #28
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003882:	2300      	movs	r3, #0
 8003884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003886:	e17f      	b.n	8003b88 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	2101      	movs	r1, #1
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	fa01 f303 	lsl.w	r3, r1, r3
 8003894:	4013      	ands	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 8171 	beq.w	8003b82 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d00b      	beq.n	80038c0 <HAL_GPIO_Init+0x48>
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d007      	beq.n	80038c0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038b4:	2b11      	cmp	r3, #17
 80038b6:	d003      	beq.n	80038c0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b12      	cmp	r3, #18
 80038be:	d130      	bne.n	8003922 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	2203      	movs	r2, #3
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	43db      	mvns	r3, r3
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	4013      	ands	r3, r2
 80038d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038f6:	2201      	movs	r2, #1
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	43db      	mvns	r3, r3
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	4013      	ands	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	091b      	lsrs	r3, r3, #4
 800390c:	f003 0201 	and.w	r2, r3, #1
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	4313      	orrs	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	2b03      	cmp	r3, #3
 800392c:	d118      	bne.n	8003960 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003934:	2201      	movs	r2, #1
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4013      	ands	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	08db      	lsrs	r3, r3, #3
 800394a:	f003 0201 	and.w	r2, r3, #1
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	fa02 f303 	lsl.w	r3, r2, r3
 8003954:	693a      	ldr	r2, [r7, #16]
 8003956:	4313      	orrs	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	2203      	movs	r2, #3
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	43db      	mvns	r3, r3
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4013      	ands	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	2b02      	cmp	r3, #2
 8003996:	d003      	beq.n	80039a0 <HAL_GPIO_Init+0x128>
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b12      	cmp	r3, #18
 800399e:	d123      	bne.n	80039e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	08da      	lsrs	r2, r3, #3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	3208      	adds	r2, #8
 80039a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	220f      	movs	r2, #15
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	43db      	mvns	r3, r3
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	4013      	ands	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	691a      	ldr	r2, [r3, #16]
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	fa02 f303 	lsl.w	r3, r2, r3
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	08da      	lsrs	r2, r3, #3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	3208      	adds	r2, #8
 80039e2:	6939      	ldr	r1, [r7, #16]
 80039e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	2203      	movs	r2, #3
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	43db      	mvns	r3, r3
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4013      	ands	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f003 0203 	and.w	r2, r3, #3
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	693a      	ldr	r2, [r7, #16]
 8003a1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 80ac 	beq.w	8003b82 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a2a:	4b5e      	ldr	r3, [pc, #376]	; (8003ba4 <HAL_GPIO_Init+0x32c>)
 8003a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a2e:	4a5d      	ldr	r2, [pc, #372]	; (8003ba4 <HAL_GPIO_Init+0x32c>)
 8003a30:	f043 0301 	orr.w	r3, r3, #1
 8003a34:	6613      	str	r3, [r2, #96]	; 0x60
 8003a36:	4b5b      	ldr	r3, [pc, #364]	; (8003ba4 <HAL_GPIO_Init+0x32c>)
 8003a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a42:	4a59      	ldr	r2, [pc, #356]	; (8003ba8 <HAL_GPIO_Init+0x330>)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	089b      	lsrs	r3, r3, #2
 8003a48:	3302      	adds	r3, #2
 8003a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	220f      	movs	r2, #15
 8003a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5e:	43db      	mvns	r3, r3
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	4013      	ands	r3, r2
 8003a64:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a6c:	d025      	beq.n	8003aba <HAL_GPIO_Init+0x242>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a4e      	ldr	r2, [pc, #312]	; (8003bac <HAL_GPIO_Init+0x334>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d01f      	beq.n	8003ab6 <HAL_GPIO_Init+0x23e>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a4d      	ldr	r2, [pc, #308]	; (8003bb0 <HAL_GPIO_Init+0x338>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d019      	beq.n	8003ab2 <HAL_GPIO_Init+0x23a>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a4c      	ldr	r2, [pc, #304]	; (8003bb4 <HAL_GPIO_Init+0x33c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d013      	beq.n	8003aae <HAL_GPIO_Init+0x236>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a4b      	ldr	r2, [pc, #300]	; (8003bb8 <HAL_GPIO_Init+0x340>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d00d      	beq.n	8003aaa <HAL_GPIO_Init+0x232>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a4a      	ldr	r2, [pc, #296]	; (8003bbc <HAL_GPIO_Init+0x344>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d007      	beq.n	8003aa6 <HAL_GPIO_Init+0x22e>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a49      	ldr	r2, [pc, #292]	; (8003bc0 <HAL_GPIO_Init+0x348>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d101      	bne.n	8003aa2 <HAL_GPIO_Init+0x22a>
 8003a9e:	2306      	movs	r3, #6
 8003aa0:	e00c      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003aa2:	2307      	movs	r3, #7
 8003aa4:	e00a      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003aa6:	2305      	movs	r3, #5
 8003aa8:	e008      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003aaa:	2304      	movs	r3, #4
 8003aac:	e006      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e004      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	e002      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <HAL_GPIO_Init+0x244>
 8003aba:	2300      	movs	r3, #0
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	f002 0203 	and.w	r2, r2, #3
 8003ac2:	0092      	lsls	r2, r2, #2
 8003ac4:	4093      	lsls	r3, r2
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003acc:	4936      	ldr	r1, [pc, #216]	; (8003ba8 <HAL_GPIO_Init+0x330>)
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	089b      	lsrs	r3, r3, #2
 8003ad2:	3302      	adds	r3, #2
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ada:	4b3a      	ldr	r3, [pc, #232]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003afe:	4a31      	ldr	r2, [pc, #196]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003b04:	4b2f      	ldr	r3, [pc, #188]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	693a      	ldr	r2, [r7, #16]
 8003b10:	4013      	ands	r3, r2
 8003b12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b28:	4a26      	ldr	r2, [pc, #152]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b2e:	4b25      	ldr	r3, [pc, #148]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	43db      	mvns	r3, r3
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b52:	4a1c      	ldr	r2, [pc, #112]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b58:	4b1a      	ldr	r3, [pc, #104]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	43db      	mvns	r3, r3
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4013      	ands	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b7c:	4a11      	ldr	r2, [pc, #68]	; (8003bc4 <HAL_GPIO_Init+0x34c>)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	3301      	adds	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f47f ae78 	bne.w	8003888 <HAL_GPIO_Init+0x10>
  }
}
 8003b98:	bf00      	nop
 8003b9a:	371c      	adds	r7, #28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40010000 	.word	0x40010000
 8003bac:	48000400 	.word	0x48000400
 8003bb0:	48000800 	.word	0x48000800
 8003bb4:	48000c00 	.word	0x48000c00
 8003bb8:	48001000 	.word	0x48001000
 8003bbc:	48001400 	.word	0x48001400
 8003bc0:	48001800 	.word	0x48001800
 8003bc4:	40010400 	.word	0x40010400

08003bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	807b      	strh	r3, [r7, #2]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bd8:	787b      	ldrb	r3, [r7, #1]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d003      	beq.n	8003be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bde:	887a      	ldrh	r2, [r7, #2]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003be4:	e002      	b.n	8003bec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003be6:	887a      	ldrh	r2, [r7, #2]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003bfc:	4b04      	ldr	r3, [pc, #16]	; (8003c10 <HAL_PWREx_GetVoltageRange+0x18>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	40007000 	.word	0x40007000

08003c14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c22:	d130      	bne.n	8003c86 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c24:	4b23      	ldr	r3, [pc, #140]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c30:	d038      	beq.n	8003ca4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c32:	4b20      	ldr	r3, [pc, #128]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c3a:	4a1e      	ldr	r2, [pc, #120]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c40:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c42:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2232      	movs	r2, #50	; 0x32
 8003c48:	fb02 f303 	mul.w	r3, r2, r3
 8003c4c:	4a1b      	ldr	r2, [pc, #108]	; (8003cbc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	0c9b      	lsrs	r3, r3, #18
 8003c54:	3301      	adds	r3, #1
 8003c56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c58:	e002      	b.n	8003c60 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c60:	4b14      	ldr	r3, [pc, #80]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c6c:	d102      	bne.n	8003c74 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1f2      	bne.n	8003c5a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c74:	4b0f      	ldr	r3, [pc, #60]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c80:	d110      	bne.n	8003ca4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e00f      	b.n	8003ca6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c86:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c92:	d007      	beq.n	8003ca4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c94:	4b07      	ldr	r3, [pc, #28]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c9c:	4a05      	ldr	r2, [pc, #20]	; (8003cb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ca2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	40007000 	.word	0x40007000
 8003cb8:	20000000 	.word	0x20000000
 8003cbc:	431bde83 	.word	0x431bde83

08003cc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b088      	sub	sp, #32
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e3d4      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cd2:	4ba1      	ldr	r3, [pc, #644]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f003 030c 	and.w	r3, r3, #12
 8003cda:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cdc:	4b9e      	ldr	r3, [pc, #632]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	f003 0303 	and.w	r3, r3, #3
 8003ce4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0310 	and.w	r3, r3, #16
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 80e4 	beq.w	8003ebc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d007      	beq.n	8003d0a <HAL_RCC_OscConfig+0x4a>
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	2b0c      	cmp	r3, #12
 8003cfe:	f040 808b 	bne.w	8003e18 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	f040 8087 	bne.w	8003e18 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d0a:	4b93      	ldr	r3, [pc, #588]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d005      	beq.n	8003d22 <HAL_RCC_OscConfig+0x62>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	699b      	ldr	r3, [r3, #24]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e3ac      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a1a      	ldr	r2, [r3, #32]
 8003d26:	4b8c      	ldr	r3, [pc, #560]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0308 	and.w	r3, r3, #8
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d004      	beq.n	8003d3c <HAL_RCC_OscConfig+0x7c>
 8003d32:	4b89      	ldr	r3, [pc, #548]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d3a:	e005      	b.n	8003d48 <HAL_RCC_OscConfig+0x88>
 8003d3c:	4b86      	ldr	r3, [pc, #536]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d42:	091b      	lsrs	r3, r3, #4
 8003d44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d223      	bcs.n	8003d94 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 fd3f 	bl	80047d4 <RCC_SetFlashLatencyFromMSIRange>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e38d      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d60:	4b7d      	ldr	r3, [pc, #500]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a7c      	ldr	r2, [pc, #496]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d66:	f043 0308 	orr.w	r3, r3, #8
 8003d6a:	6013      	str	r3, [r2, #0]
 8003d6c:	4b7a      	ldr	r3, [pc, #488]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	4977      	ldr	r1, [pc, #476]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d7e:	4b76      	ldr	r3, [pc, #472]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	69db      	ldr	r3, [r3, #28]
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	4972      	ldr	r1, [pc, #456]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	604b      	str	r3, [r1, #4]
 8003d92:	e025      	b.n	8003de0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d94:	4b70      	ldr	r3, [pc, #448]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a6f      	ldr	r2, [pc, #444]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003d9a:	f043 0308 	orr.w	r3, r3, #8
 8003d9e:	6013      	str	r3, [r2, #0]
 8003da0:	4b6d      	ldr	r3, [pc, #436]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	496a      	ldr	r1, [pc, #424]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003db2:	4b69      	ldr	r3, [pc, #420]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	69db      	ldr	r3, [r3, #28]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	4965      	ldr	r1, [pc, #404]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d109      	bne.n	8003de0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a1b      	ldr	r3, [r3, #32]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 fcff 	bl	80047d4 <RCC_SetFlashLatencyFromMSIRange>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e34d      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003de0:	f000 fc36 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 8003de4:	4601      	mov	r1, r0
 8003de6:	4b5c      	ldr	r3, [pc, #368]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	091b      	lsrs	r3, r3, #4
 8003dec:	f003 030f 	and.w	r3, r3, #15
 8003df0:	4a5a      	ldr	r2, [pc, #360]	; (8003f5c <HAL_RCC_OscConfig+0x29c>)
 8003df2:	5cd3      	ldrb	r3, [r2, r3]
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	fa21 f303 	lsr.w	r3, r1, r3
 8003dfc:	4a58      	ldr	r2, [pc, #352]	; (8003f60 <HAL_RCC_OscConfig+0x2a0>)
 8003dfe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e00:	4b58      	ldr	r3, [pc, #352]	; (8003f64 <HAL_RCC_OscConfig+0x2a4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7fd fef3 	bl	8001bf0 <HAL_InitTick>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d052      	beq.n	8003eba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	e331      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d032      	beq.n	8003e86 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e20:	4b4d      	ldr	r3, [pc, #308]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a4c      	ldr	r2, [pc, #304]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e26:	f043 0301 	orr.w	r3, r3, #1
 8003e2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e2c:	f7fd ff2c 	bl	8001c88 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e32:	e008      	b.n	8003e46 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e34:	f7fd ff28 	bl	8001c88 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e31a      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e46:	4b44      	ldr	r3, [pc, #272]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e52:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a40      	ldr	r2, [pc, #256]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e58:	f043 0308 	orr.w	r3, r3, #8
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	4b3e      	ldr	r3, [pc, #248]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	493b      	ldr	r1, [pc, #236]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e70:	4b39      	ldr	r3, [pc, #228]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	021b      	lsls	r3, r3, #8
 8003e7e:	4936      	ldr	r1, [pc, #216]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	604b      	str	r3, [r1, #4]
 8003e84:	e01a      	b.n	8003ebc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e86:	4b34      	ldr	r3, [pc, #208]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a33      	ldr	r2, [pc, #204]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003e8c:	f023 0301 	bic.w	r3, r3, #1
 8003e90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e92:	f7fd fef9 	bl	8001c88 <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e9a:	f7fd fef5 	bl	8001c88 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e2e7      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003eac:	4b2a      	ldr	r3, [pc, #168]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d1f0      	bne.n	8003e9a <HAL_RCC_OscConfig+0x1da>
 8003eb8:	e000      	b.n	8003ebc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003eba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d074      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	2b08      	cmp	r3, #8
 8003ecc:	d005      	beq.n	8003eda <HAL_RCC_OscConfig+0x21a>
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	2b0c      	cmp	r3, #12
 8003ed2:	d10e      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d10b      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eda:	4b1f      	ldr	r3, [pc, #124]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d064      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x2f0>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d160      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e2c4      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003efa:	d106      	bne.n	8003f0a <HAL_RCC_OscConfig+0x24a>
 8003efc:	4b16      	ldr	r3, [pc, #88]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a15      	ldr	r2, [pc, #84]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f06:	6013      	str	r3, [r2, #0]
 8003f08:	e01d      	b.n	8003f46 <HAL_RCC_OscConfig+0x286>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f12:	d10c      	bne.n	8003f2e <HAL_RCC_OscConfig+0x26e>
 8003f14:	4b10      	ldr	r3, [pc, #64]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a0f      	ldr	r2, [pc, #60]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f1e:	6013      	str	r3, [r2, #0]
 8003f20:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a0c      	ldr	r2, [pc, #48]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f2a:	6013      	str	r3, [r2, #0]
 8003f2c:	e00b      	b.n	8003f46 <HAL_RCC_OscConfig+0x286>
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a09      	ldr	r2, [pc, #36]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	4b07      	ldr	r3, [pc, #28]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a06      	ldr	r2, [pc, #24]	; (8003f58 <HAL_RCC_OscConfig+0x298>)
 8003f40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f44:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d01c      	beq.n	8003f88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4e:	f7fd fe9b 	bl	8001c88 <HAL_GetTick>
 8003f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f54:	e011      	b.n	8003f7a <HAL_RCC_OscConfig+0x2ba>
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	08006e3c 	.word	0x08006e3c
 8003f60:	20000000 	.word	0x20000000
 8003f64:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f68:	f7fd fe8e 	bl	8001c88 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b64      	cmp	r3, #100	; 0x64
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e280      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f7a:	4baf      	ldr	r3, [pc, #700]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x2a8>
 8003f86:	e014      	b.n	8003fb2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f88:	f7fd fe7e 	bl	8001c88 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f90:	f7fd fe7a 	bl	8001c88 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b64      	cmp	r3, #100	; 0x64
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e26c      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fa2:	4ba5      	ldr	r3, [pc, #660]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f0      	bne.n	8003f90 <HAL_RCC_OscConfig+0x2d0>
 8003fae:	e000      	b.n	8003fb2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d060      	beq.n	8004080 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	2b04      	cmp	r3, #4
 8003fc2:	d005      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x310>
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2b0c      	cmp	r3, #12
 8003fc8:	d119      	bne.n	8003ffe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d116      	bne.n	8003ffe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fd0:	4b99      	ldr	r3, [pc, #612]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x328>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e249      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe8:	4b93      	ldr	r3, [pc, #588]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	061b      	lsls	r3, r3, #24
 8003ff6:	4990      	ldr	r1, [pc, #576]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ffc:	e040      	b.n	8004080 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d023      	beq.n	800404e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004006:	4b8c      	ldr	r3, [pc, #560]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a8b      	ldr	r2, [pc, #556]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800400c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004010:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004012:	f7fd fe39 	bl	8001c88 <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004018:	e008      	b.n	800402c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800401a:	f7fd fe35 	bl	8001c88 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d901      	bls.n	800402c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e227      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800402c:	4b82      	ldr	r3, [pc, #520]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004034:	2b00      	cmp	r3, #0
 8004036:	d0f0      	beq.n	800401a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004038:	4b7f      	ldr	r3, [pc, #508]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	061b      	lsls	r3, r3, #24
 8004046:	497c      	ldr	r1, [pc, #496]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004048:	4313      	orrs	r3, r2
 800404a:	604b      	str	r3, [r1, #4]
 800404c:	e018      	b.n	8004080 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800404e:	4b7a      	ldr	r3, [pc, #488]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a79      	ldr	r2, [pc, #484]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405a:	f7fd fe15 	bl	8001c88 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004062:	f7fd fe11 	bl	8001c88 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e203      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004074:	4b70      	ldr	r3, [pc, #448]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1f0      	bne.n	8004062 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d03c      	beq.n	8004106 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d01c      	beq.n	80040ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004094:	4b68      	ldr	r3, [pc, #416]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800409a:	4a67      	ldr	r2, [pc, #412]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800409c:	f043 0301 	orr.w	r3, r3, #1
 80040a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a4:	f7fd fdf0 	bl	8001c88 <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040ac:	f7fd fdec 	bl	8001c88 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e1de      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040be:	4b5e      	ldr	r3, [pc, #376]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80040c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0ef      	beq.n	80040ac <HAL_RCC_OscConfig+0x3ec>
 80040cc:	e01b      	b.n	8004106 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040ce:	4b5a      	ldr	r3, [pc, #360]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80040d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040d4:	4a58      	ldr	r2, [pc, #352]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80040d6:	f023 0301 	bic.w	r3, r3, #1
 80040da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040de:	f7fd fdd3 	bl	8001c88 <HAL_GetTick>
 80040e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040e4:	e008      	b.n	80040f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040e6:	f7fd fdcf 	bl	8001c88 <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e1c1      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040f8:	4b4f      	ldr	r3, [pc, #316]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80040fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1ef      	bne.n	80040e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0304 	and.w	r3, r3, #4
 800410e:	2b00      	cmp	r3, #0
 8004110:	f000 80a6 	beq.w	8004260 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004114:	2300      	movs	r3, #0
 8004116:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004118:	4b47      	ldr	r3, [pc, #284]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10d      	bne.n	8004140 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004124:	4b44      	ldr	r3, [pc, #272]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004128:	4a43      	ldr	r2, [pc, #268]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800412a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800412e:	6593      	str	r3, [r2, #88]	; 0x58
 8004130:	4b41      	ldr	r3, [pc, #260]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004138:	60bb      	str	r3, [r7, #8]
 800413a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800413c:	2301      	movs	r3, #1
 800413e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004140:	4b3e      	ldr	r3, [pc, #248]	; (800423c <HAL_RCC_OscConfig+0x57c>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004148:	2b00      	cmp	r3, #0
 800414a:	d118      	bne.n	800417e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800414c:	4b3b      	ldr	r3, [pc, #236]	; (800423c <HAL_RCC_OscConfig+0x57c>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a3a      	ldr	r2, [pc, #232]	; (800423c <HAL_RCC_OscConfig+0x57c>)
 8004152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004156:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004158:	f7fd fd96 	bl	8001c88 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004160:	f7fd fd92 	bl	8001c88 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e184      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004172:	4b32      	ldr	r3, [pc, #200]	; (800423c <HAL_RCC_OscConfig+0x57c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0f0      	beq.n	8004160 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d108      	bne.n	8004198 <HAL_RCC_OscConfig+0x4d8>
 8004186:	4b2c      	ldr	r3, [pc, #176]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 8004188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418c:	4a2a      	ldr	r2, [pc, #168]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800418e:	f043 0301 	orr.w	r3, r3, #1
 8004192:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004196:	e024      	b.n	80041e2 <HAL_RCC_OscConfig+0x522>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	2b05      	cmp	r3, #5
 800419e:	d110      	bne.n	80041c2 <HAL_RCC_OscConfig+0x502>
 80041a0:	4b25      	ldr	r3, [pc, #148]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041a6:	4a24      	ldr	r2, [pc, #144]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041a8:	f043 0304 	orr.w	r3, r3, #4
 80041ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041b0:	4b21      	ldr	r3, [pc, #132]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b6:	4a20      	ldr	r2, [pc, #128]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041b8:	f043 0301 	orr.w	r3, r3, #1
 80041bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041c0:	e00f      	b.n	80041e2 <HAL_RCC_OscConfig+0x522>
 80041c2:	4b1d      	ldr	r3, [pc, #116]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c8:	4a1b      	ldr	r2, [pc, #108]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041ca:	f023 0301 	bic.w	r3, r3, #1
 80041ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041d2:	4b19      	ldr	r3, [pc, #100]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d8:	4a17      	ldr	r2, [pc, #92]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 80041da:	f023 0304 	bic.w	r3, r3, #4
 80041de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d016      	beq.n	8004218 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ea:	f7fd fd4d 	bl	8001c88 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041f0:	e00a      	b.n	8004208 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f2:	f7fd fd49 	bl	8001c88 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004200:	4293      	cmp	r3, r2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e139      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004208:	4b0b      	ldr	r3, [pc, #44]	; (8004238 <HAL_RCC_OscConfig+0x578>)
 800420a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0ed      	beq.n	80041f2 <HAL_RCC_OscConfig+0x532>
 8004216:	e01a      	b.n	800424e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004218:	f7fd fd36 	bl	8001c88 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800421e:	e00f      	b.n	8004240 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004220:	f7fd fd32 	bl	8001c88 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f241 3288 	movw	r2, #5000	; 0x1388
 800422e:	4293      	cmp	r3, r2
 8004230:	d906      	bls.n	8004240 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e122      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
 8004236:	bf00      	nop
 8004238:	40021000 	.word	0x40021000
 800423c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004240:	4b90      	ldr	r3, [pc, #576]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1e8      	bne.n	8004220 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800424e:	7ffb      	ldrb	r3, [r7, #31]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d105      	bne.n	8004260 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004254:	4b8b      	ldr	r3, [pc, #556]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004258:	4a8a      	ldr	r2, [pc, #552]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 800425a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800425e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 8108 	beq.w	800447a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426e:	2b02      	cmp	r3, #2
 8004270:	f040 80d0 	bne.w	8004414 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004274:	4b83      	ldr	r3, [pc, #524]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f003 0203 	and.w	r2, r3, #3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004284:	429a      	cmp	r2, r3
 8004286:	d130      	bne.n	80042ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004292:	3b01      	subs	r3, #1
 8004294:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004296:	429a      	cmp	r2, r3
 8004298:	d127      	bne.n	80042ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d11f      	bne.n	80042ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042b4:	2a07      	cmp	r2, #7
 80042b6:	bf14      	ite	ne
 80042b8:	2201      	movne	r2, #1
 80042ba:	2200      	moveq	r2, #0
 80042bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80042be:	4293      	cmp	r3, r2
 80042c0:	d113      	bne.n	80042ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042cc:	085b      	lsrs	r3, r3, #1
 80042ce:	3b01      	subs	r3, #1
 80042d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d109      	bne.n	80042ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	085b      	lsrs	r3, r3, #1
 80042e2:	3b01      	subs	r3, #1
 80042e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d06e      	beq.n	80043c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	2b0c      	cmp	r3, #12
 80042ee:	d069      	beq.n	80043c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80042f0:	4b64      	ldr	r3, [pc, #400]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d105      	bne.n	8004308 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80042fc:	4b61      	ldr	r3, [pc, #388]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0b7      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800430c:	4b5d      	ldr	r3, [pc, #372]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a5c      	ldr	r2, [pc, #368]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004312:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004316:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004318:	f7fd fcb6 	bl	8001c88 <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004320:	f7fd fcb2 	bl	8001c88 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e0a4      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004332:	4b54      	ldr	r3, [pc, #336]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1f0      	bne.n	8004320 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800433e:	4b51      	ldr	r3, [pc, #324]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	4b51      	ldr	r3, [pc, #324]	; (8004488 <HAL_RCC_OscConfig+0x7c8>)
 8004344:	4013      	ands	r3, r2
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800434e:	3a01      	subs	r2, #1
 8004350:	0112      	lsls	r2, r2, #4
 8004352:	4311      	orrs	r1, r2
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004358:	0212      	lsls	r2, r2, #8
 800435a:	4311      	orrs	r1, r2
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004360:	0852      	lsrs	r2, r2, #1
 8004362:	3a01      	subs	r2, #1
 8004364:	0552      	lsls	r2, r2, #21
 8004366:	4311      	orrs	r1, r2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800436c:	0852      	lsrs	r2, r2, #1
 800436e:	3a01      	subs	r2, #1
 8004370:	0652      	lsls	r2, r2, #25
 8004372:	4311      	orrs	r1, r2
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004378:	0912      	lsrs	r2, r2, #4
 800437a:	0452      	lsls	r2, r2, #17
 800437c:	430a      	orrs	r2, r1
 800437e:	4941      	ldr	r1, [pc, #260]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004380:	4313      	orrs	r3, r2
 8004382:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004384:	4b3f      	ldr	r3, [pc, #252]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a3e      	ldr	r2, [pc, #248]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 800438a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800438e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004390:	4b3c      	ldr	r3, [pc, #240]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	4a3b      	ldr	r2, [pc, #236]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004396:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800439a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800439c:	f7fd fc74 	bl	8001c88 <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a4:	f7fd fc70 	bl	8001c88 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e062      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043b6:	4b33      	ldr	r3, [pc, #204]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043c2:	e05a      	b.n	800447a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e059      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043c8:	4b2e      	ldr	r3, [pc, #184]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d152      	bne.n	800447a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80043d4:	4b2b      	ldr	r3, [pc, #172]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a2a      	ldr	r2, [pc, #168]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80043da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043e0:	4b28      	ldr	r3, [pc, #160]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	4a27      	ldr	r2, [pc, #156]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 80043e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043ec:	f7fd fc4c 	bl	8001c88 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f4:	f7fd fc48 	bl	8001c88 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e03a      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004406:	4b1f      	ldr	r3, [pc, #124]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d0f0      	beq.n	80043f4 <HAL_RCC_OscConfig+0x734>
 8004412:	e032      	b.n	800447a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	2b0c      	cmp	r3, #12
 8004418:	d02d      	beq.n	8004476 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800441a:	4b1a      	ldr	r3, [pc, #104]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a19      	ldr	r2, [pc, #100]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004420:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004424:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004426:	4b17      	ldr	r3, [pc, #92]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d105      	bne.n	800443e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004432:	4b14      	ldr	r3, [pc, #80]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	4a13      	ldr	r2, [pc, #76]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004438:	f023 0303 	bic.w	r3, r3, #3
 800443c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800443e:	4b11      	ldr	r3, [pc, #68]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	4a10      	ldr	r2, [pc, #64]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 8004444:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004448:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800444c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800444e:	f7fd fc1b 	bl	8001c88 <HAL_GetTick>
 8004452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004454:	e008      	b.n	8004468 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004456:	f7fd fc17 	bl	8001c88 <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e009      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004468:	4b06      	ldr	r3, [pc, #24]	; (8004484 <HAL_RCC_OscConfig+0x7c4>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1f0      	bne.n	8004456 <HAL_RCC_OscConfig+0x796>
 8004474:	e001      	b.n	800447a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3720      	adds	r7, #32
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000
 8004488:	f99d808c 	.word	0xf99d808c

0800448c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0c8      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044a0:	4b66      	ldr	r3, [pc, #408]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d910      	bls.n	80044d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ae:	4b63      	ldr	r3, [pc, #396]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f023 0207 	bic.w	r2, r3, #7
 80044b6:	4961      	ldr	r1, [pc, #388]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044be:	4b5f      	ldr	r3, [pc, #380]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d001      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0b0      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d04c      	beq.n	8004576 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b03      	cmp	r3, #3
 80044e2:	d107      	bne.n	80044f4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e4:	4b56      	ldr	r3, [pc, #344]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d121      	bne.n	8004534 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e09e      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d107      	bne.n	800450c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044fc:	4b50      	ldr	r3, [pc, #320]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d115      	bne.n	8004534 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e092      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d107      	bne.n	8004524 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004514:	4b4a      	ldr	r3, [pc, #296]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d109      	bne.n	8004534 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e086      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004524:	4b46      	ldr	r3, [pc, #280]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e07e      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004534:	4b42      	ldr	r3, [pc, #264]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	f023 0203 	bic.w	r2, r3, #3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	493f      	ldr	r1, [pc, #252]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004542:	4313      	orrs	r3, r2
 8004544:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004546:	f7fd fb9f 	bl	8001c88 <HAL_GetTick>
 800454a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454c:	e00a      	b.n	8004564 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800454e:	f7fd fb9b 	bl	8001c88 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	f241 3288 	movw	r2, #5000	; 0x1388
 800455c:	4293      	cmp	r3, r2
 800455e:	d901      	bls.n	8004564 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e066      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004564:	4b36      	ldr	r3, [pc, #216]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f003 020c 	and.w	r2, r3, #12
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	429a      	cmp	r2, r3
 8004574:	d1eb      	bne.n	800454e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d008      	beq.n	8004594 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004582:	4b2f      	ldr	r3, [pc, #188]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	492c      	ldr	r1, [pc, #176]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 8004590:	4313      	orrs	r3, r2
 8004592:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004594:	4b29      	ldr	r3, [pc, #164]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d210      	bcs.n	80045c4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a2:	4b26      	ldr	r3, [pc, #152]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f023 0207 	bic.w	r2, r3, #7
 80045aa:	4924      	ldr	r1, [pc, #144]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b2:	4b22      	ldr	r3, [pc, #136]	; (800463c <HAL_RCC_ClockConfig+0x1b0>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e036      	b.n	8004632 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d008      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045d0:	4b1b      	ldr	r3, [pc, #108]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	4918      	ldr	r1, [pc, #96]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0308 	and.w	r3, r3, #8
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d009      	beq.n	8004602 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ee:	4b14      	ldr	r3, [pc, #80]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	00db      	lsls	r3, r3, #3
 80045fc:	4910      	ldr	r1, [pc, #64]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004602:	f000 f825 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 8004606:	4601      	mov	r1, r0
 8004608:	4b0d      	ldr	r3, [pc, #52]	; (8004640 <HAL_RCC_ClockConfig+0x1b4>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	091b      	lsrs	r3, r3, #4
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	4a0c      	ldr	r2, [pc, #48]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 8004614:	5cd3      	ldrb	r3, [r2, r3]
 8004616:	f003 031f 	and.w	r3, r3, #31
 800461a:	fa21 f303 	lsr.w	r3, r1, r3
 800461e:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 8004620:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004622:	4b0a      	ldr	r3, [pc, #40]	; (800464c <HAL_RCC_ClockConfig+0x1c0>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4618      	mov	r0, r3
 8004628:	f7fd fae2 	bl	8001bf0 <HAL_InitTick>
 800462c:	4603      	mov	r3, r0
 800462e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004630:	7afb      	ldrb	r3, [r7, #11]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	40022000 	.word	0x40022000
 8004640:	40021000 	.word	0x40021000
 8004644:	08006e3c 	.word	0x08006e3c
 8004648:	20000000 	.word	0x20000000
 800464c:	20000004 	.word	0x20000004

08004650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004650:	b480      	push	{r7}
 8004652:	b089      	sub	sp, #36	; 0x24
 8004654:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	61fb      	str	r3, [r7, #28]
 800465a:	2300      	movs	r3, #0
 800465c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800465e:	4b3d      	ldr	r3, [pc, #244]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f003 030c 	and.w	r3, r3, #12
 8004666:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004668:	4b3a      	ldr	r3, [pc, #232]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f003 0303 	and.w	r3, r3, #3
 8004670:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d005      	beq.n	8004684 <HAL_RCC_GetSysClockFreq+0x34>
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	2b0c      	cmp	r3, #12
 800467c:	d121      	bne.n	80046c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d11e      	bne.n	80046c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004684:	4b33      	ldr	r3, [pc, #204]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b00      	cmp	r3, #0
 800468e:	d107      	bne.n	80046a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004690:	4b30      	ldr	r3, [pc, #192]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 8004692:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004696:	0a1b      	lsrs	r3, r3, #8
 8004698:	f003 030f 	and.w	r3, r3, #15
 800469c:	61fb      	str	r3, [r7, #28]
 800469e:	e005      	b.n	80046ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046a0:	4b2c      	ldr	r3, [pc, #176]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	091b      	lsrs	r3, r3, #4
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046ac:	4a2a      	ldr	r2, [pc, #168]	; (8004758 <HAL_RCC_GetSysClockFreq+0x108>)
 80046ae:	69fb      	ldr	r3, [r7, #28]
 80046b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10d      	bne.n	80046d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046c0:	e00a      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d102      	bne.n	80046ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046c8:	4b24      	ldr	r3, [pc, #144]	; (800475c <HAL_RCC_GetSysClockFreq+0x10c>)
 80046ca:	61bb      	str	r3, [r7, #24]
 80046cc:	e004      	b.n	80046d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d101      	bne.n	80046d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046d4:	4b22      	ldr	r3, [pc, #136]	; (8004760 <HAL_RCC_GetSysClockFreq+0x110>)
 80046d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	2b0c      	cmp	r3, #12
 80046dc:	d133      	bne.n	8004746 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046de:	4b1d      	ldr	r3, [pc, #116]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d002      	beq.n	80046f4 <HAL_RCC_GetSysClockFreq+0xa4>
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d003      	beq.n	80046fa <HAL_RCC_GetSysClockFreq+0xaa>
 80046f2:	e005      	b.n	8004700 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80046f4:	4b19      	ldr	r3, [pc, #100]	; (800475c <HAL_RCC_GetSysClockFreq+0x10c>)
 80046f6:	617b      	str	r3, [r7, #20]
      break;
 80046f8:	e005      	b.n	8004706 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80046fa:	4b19      	ldr	r3, [pc, #100]	; (8004760 <HAL_RCC_GetSysClockFreq+0x110>)
 80046fc:	617b      	str	r3, [r7, #20]
      break;
 80046fe:	e002      	b.n	8004706 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	617b      	str	r3, [r7, #20]
      break;
 8004704:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004706:	4b13      	ldr	r3, [pc, #76]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	091b      	lsrs	r3, r3, #4
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	3301      	adds	r3, #1
 8004712:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004714:	4b0f      	ldr	r3, [pc, #60]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	0a1b      	lsrs	r3, r3, #8
 800471a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	fb02 f203 	mul.w	r2, r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	fbb2 f3f3 	udiv	r3, r2, r3
 800472a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800472c:	4b09      	ldr	r3, [pc, #36]	; (8004754 <HAL_RCC_GetSysClockFreq+0x104>)
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	0e5b      	lsrs	r3, r3, #25
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	3301      	adds	r3, #1
 8004738:	005b      	lsls	r3, r3, #1
 800473a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	fbb2 f3f3 	udiv	r3, r2, r3
 8004744:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004746:	69bb      	ldr	r3, [r7, #24]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3724      	adds	r7, #36	; 0x24
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	40021000 	.word	0x40021000
 8004758:	08006e54 	.word	0x08006e54
 800475c:	00f42400 	.word	0x00f42400
 8004760:	007a1200 	.word	0x007a1200

08004764 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004768:	4b03      	ldr	r3, [pc, #12]	; (8004778 <HAL_RCC_GetHCLKFreq+0x14>)
 800476a:	681b      	ldr	r3, [r3, #0]
}
 800476c:	4618      	mov	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	20000000 	.word	0x20000000

0800477c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004780:	f7ff fff0 	bl	8004764 <HAL_RCC_GetHCLKFreq>
 8004784:	4601      	mov	r1, r0
 8004786:	4b06      	ldr	r3, [pc, #24]	; (80047a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	0a1b      	lsrs	r3, r3, #8
 800478c:	f003 0307 	and.w	r3, r3, #7
 8004790:	4a04      	ldr	r2, [pc, #16]	; (80047a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004792:	5cd3      	ldrb	r3, [r2, r3]
 8004794:	f003 031f 	and.w	r3, r3, #31
 8004798:	fa21 f303 	lsr.w	r3, r1, r3
}
 800479c:	4618      	mov	r0, r3
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	08006e4c 	.word	0x08006e4c

080047a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047ac:	f7ff ffda 	bl	8004764 <HAL_RCC_GetHCLKFreq>
 80047b0:	4601      	mov	r1, r0
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	0adb      	lsrs	r3, r3, #11
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	4a04      	ldr	r2, [pc, #16]	; (80047d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047be:	5cd3      	ldrb	r3, [r2, r3]
 80047c0:	f003 031f 	and.w	r3, r3, #31
 80047c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40021000 	.word	0x40021000
 80047d0:	08006e4c 	.word	0x08006e4c

080047d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80047dc:	2300      	movs	r3, #0
 80047de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80047e0:	4b2a      	ldr	r3, [pc, #168]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d003      	beq.n	80047f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80047ec:	f7ff fa04 	bl	8003bf8 <HAL_PWREx_GetVoltageRange>
 80047f0:	6178      	str	r0, [r7, #20]
 80047f2:	e014      	b.n	800481e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047f4:	4b25      	ldr	r3, [pc, #148]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f8:	4a24      	ldr	r2, [pc, #144]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047fe:	6593      	str	r3, [r2, #88]	; 0x58
 8004800:	4b22      	ldr	r3, [pc, #136]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004808:	60fb      	str	r3, [r7, #12]
 800480a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800480c:	f7ff f9f4 	bl	8003bf8 <HAL_PWREx_GetVoltageRange>
 8004810:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004812:	4b1e      	ldr	r3, [pc, #120]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004816:	4a1d      	ldr	r2, [pc, #116]	; (800488c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004818:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800481c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004824:	d10b      	bne.n	800483e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b80      	cmp	r3, #128	; 0x80
 800482a:	d919      	bls.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2ba0      	cmp	r3, #160	; 0xa0
 8004830:	d902      	bls.n	8004838 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004832:	2302      	movs	r3, #2
 8004834:	613b      	str	r3, [r7, #16]
 8004836:	e013      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004838:	2301      	movs	r3, #1
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	e010      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2b80      	cmp	r3, #128	; 0x80
 8004842:	d902      	bls.n	800484a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004844:	2303      	movs	r3, #3
 8004846:	613b      	str	r3, [r7, #16]
 8004848:	e00a      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2b80      	cmp	r3, #128	; 0x80
 800484e:	d102      	bne.n	8004856 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004850:	2302      	movs	r3, #2
 8004852:	613b      	str	r3, [r7, #16]
 8004854:	e004      	b.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b70      	cmp	r3, #112	; 0x70
 800485a:	d101      	bne.n	8004860 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800485c:	2301      	movs	r3, #1
 800485e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004860:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f023 0207 	bic.w	r2, r3, #7
 8004868:	4909      	ldr	r1, [pc, #36]	; (8004890 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	4313      	orrs	r3, r2
 800486e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004870:	4b07      	ldr	r3, [pc, #28]	; (8004890 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	429a      	cmp	r2, r3
 800487c:	d001      	beq.n	8004882 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e000      	b.n	8004884 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40021000 	.word	0x40021000
 8004890:	40022000 	.word	0x40022000

08004894 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800489c:	2300      	movs	r3, #0
 800489e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048a0:	2300      	movs	r3, #0
 80048a2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d03f      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048b8:	d01c      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80048ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048be:	d802      	bhi.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00e      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80048c4:	e01f      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80048c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048ca:	d003      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80048cc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048d0:	d01c      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x78>
 80048d2:	e018      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048d4:	4b85      	ldr	r3, [pc, #532]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	4a84      	ldr	r2, [pc, #528]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048e0:	e015      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	3304      	adds	r3, #4
 80048e6:	2100      	movs	r1, #0
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fab9 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 80048ee:	4603      	mov	r3, r0
 80048f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048f2:	e00c      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3320      	adds	r3, #32
 80048f8:	2100      	movs	r1, #0
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 fba0 	bl	8005040 <RCCEx_PLLSAI2_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004904:	e003      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	74fb      	strb	r3, [r7, #19]
      break;
 800490a:	e000      	b.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800490c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800490e:	7cfb      	ldrb	r3, [r7, #19]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10b      	bne.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004914:	4b75      	ldr	r3, [pc, #468]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004922:	4972      	ldr	r1, [pc, #456]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800492a:	e001      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492c:	7cfb      	ldrb	r3, [r7, #19]
 800492e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d03f      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004940:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004944:	d01c      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004946:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800494a:	d802      	bhi.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00e      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004950:	e01f      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004952:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004956:	d003      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004958:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800495c:	d01c      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800495e:	e018      	b.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004960:	4b62      	ldr	r3, [pc, #392]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	4a61      	ldr	r2, [pc, #388]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800496a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800496c:	e015      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	3304      	adds	r3, #4
 8004972:	2100      	movs	r1, #0
 8004974:	4618      	mov	r0, r3
 8004976:	f000 fa73 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 800497a:	4603      	mov	r3, r0
 800497c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800497e:	e00c      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	3320      	adds	r3, #32
 8004984:	2100      	movs	r1, #0
 8004986:	4618      	mov	r0, r3
 8004988:	f000 fb5a 	bl	8005040 <RCCEx_PLLSAI2_Config>
 800498c:	4603      	mov	r3, r0
 800498e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004990:	e003      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	74fb      	strb	r3, [r7, #19]
      break;
 8004996:	e000      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004998:	bf00      	nop
    }

    if(ret == HAL_OK)
 800499a:	7cfb      	ldrb	r3, [r7, #19]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10b      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049a0:	4b52      	ldr	r3, [pc, #328]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049ae:	494f      	ldr	r1, [pc, #316]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80049b6:	e001      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b8:	7cfb      	ldrb	r3, [r7, #19]
 80049ba:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 80a0 	beq.w	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ca:	2300      	movs	r3, #0
 80049cc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049ce:	4b47      	ldr	r3, [pc, #284]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80049da:	2301      	movs	r3, #1
 80049dc:	e000      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80049de:	2300      	movs	r3, #0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00d      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049e4:	4b41      	ldr	r3, [pc, #260]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049e8:	4a40      	ldr	r2, [pc, #256]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ee:	6593      	str	r3, [r2, #88]	; 0x58
 80049f0:	4b3e      	ldr	r3, [pc, #248]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f8:	60bb      	str	r3, [r7, #8]
 80049fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049fc:	2301      	movs	r3, #1
 80049fe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a00:	4b3b      	ldr	r3, [pc, #236]	; (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a3a      	ldr	r2, [pc, #232]	; (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a0a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a0c:	f7fd f93c 	bl	8001c88 <HAL_GetTick>
 8004a10:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a12:	e009      	b.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a14:	f7fd f938 	bl	8001c88 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d902      	bls.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	74fb      	strb	r3, [r7, #19]
        break;
 8004a26:	e005      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a28:	4b31      	ldr	r3, [pc, #196]	; (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d0ef      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004a34:	7cfb      	ldrb	r3, [r7, #19]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d15c      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a3a:	4b2c      	ldr	r3, [pc, #176]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a44:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d01f      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a52:	697a      	ldr	r2, [r7, #20]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d019      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a58:	4b24      	ldr	r3, [pc, #144]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a62:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a64:	4b21      	ldr	r3, [pc, #132]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a6a:	4a20      	ldr	r2, [pc, #128]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a74:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7a:	4a1c      	ldr	r2, [pc, #112]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a84:	4a19      	ldr	r2, [pc, #100]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d016      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a96:	f7fd f8f7 	bl	8001c88 <HAL_GetTick>
 8004a9a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a9c:	e00b      	b.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a9e:	f7fd f8f3 	bl	8001c88 <HAL_GetTick>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d902      	bls.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	74fb      	strb	r3, [r7, #19]
            break;
 8004ab4:	e006      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ab6:	4b0d      	ldr	r3, [pc, #52]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d0ec      	beq.n	8004a9e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004ac4:	7cfb      	ldrb	r3, [r7, #19]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10c      	bne.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aca:	4b08      	ldr	r3, [pc, #32]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ad0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ada:	4904      	ldr	r1, [pc, #16]	; (8004aec <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004ae2:	e009      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ae4:	7cfb      	ldrb	r3, [r7, #19]
 8004ae6:	74bb      	strb	r3, [r7, #18]
 8004ae8:	e006      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004aea:	bf00      	nop
 8004aec:	40021000 	.word	0x40021000
 8004af0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af4:	7cfb      	ldrb	r3, [r7, #19]
 8004af6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004af8:	7c7b      	ldrb	r3, [r7, #17]
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d105      	bne.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004afe:	4b9e      	ldr	r3, [pc, #632]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b02:	4a9d      	ldr	r2, [pc, #628]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b08:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00a      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b16:	4b98      	ldr	r3, [pc, #608]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1c:	f023 0203 	bic.w	r2, r3, #3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b24:	4994      	ldr	r1, [pc, #592]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00a      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b38:	4b8f      	ldr	r3, [pc, #572]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3e:	f023 020c 	bic.w	r2, r3, #12
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b46:	498c      	ldr	r1, [pc, #560]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0304 	and.w	r3, r3, #4
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00a      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b5a:	4b87      	ldr	r3, [pc, #540]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b60:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	4983      	ldr	r1, [pc, #524]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0308 	and.w	r3, r3, #8
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00a      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b7c:	4b7e      	ldr	r3, [pc, #504]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b82:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b8a:	497b      	ldr	r1, [pc, #492]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0310 	and.w	r3, r3, #16
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b9e:	4b76      	ldr	r3, [pc, #472]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bac:	4972      	ldr	r1, [pc, #456]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0320 	and.w	r3, r3, #32
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00a      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bc0:	4b6d      	ldr	r3, [pc, #436]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bce:	496a      	ldr	r1, [pc, #424]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004be2:	4b65      	ldr	r3, [pc, #404]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf0:	4961      	ldr	r1, [pc, #388]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d00a      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c04:	4b5c      	ldr	r3, [pc, #368]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c12:	4959      	ldr	r1, [pc, #356]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d00a      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c26:	4b54      	ldr	r3, [pc, #336]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c2c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c34:	4950      	ldr	r1, [pc, #320]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00a      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c48:	4b4b      	ldr	r3, [pc, #300]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c4e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c56:	4948      	ldr	r1, [pc, #288]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00a      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c6a:	4b43      	ldr	r3, [pc, #268]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c70:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c78:	493f      	ldr	r1, [pc, #252]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d028      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c8c:	4b3a      	ldr	r3, [pc, #232]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c92:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c9a:	4937      	ldr	r1, [pc, #220]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ca6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004caa:	d106      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cac:	4b32      	ldr	r3, [pc, #200]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	4a31      	ldr	r2, [pc, #196]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cb6:	60d3      	str	r3, [r2, #12]
 8004cb8:	e011      	b.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cbe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004cc2:	d10c      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	2101      	movs	r1, #1
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 f8c8 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004cd4:	7cfb      	ldrb	r3, [r7, #19]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004cda:	7cfb      	ldrb	r3, [r7, #19]
 8004cdc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d028      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004cea:	4b23      	ldr	r3, [pc, #140]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cf0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf8:	491f      	ldr	r1, [pc, #124]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d04:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d08:	d106      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d0a:	4b1b      	ldr	r3, [pc, #108]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	4a1a      	ldr	r2, [pc, #104]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d14:	60d3      	str	r3, [r2, #12]
 8004d16:	e011      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d20:	d10c      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	3304      	adds	r3, #4
 8004d26:	2101      	movs	r1, #1
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 f899 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d32:	7cfb      	ldrb	r3, [r7, #19]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004d38:	7cfb      	ldrb	r3, [r7, #19]
 8004d3a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d02b      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d48:	4b0b      	ldr	r3, [pc, #44]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d4e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d56:	4908      	ldr	r1, [pc, #32]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d62:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d66:	d109      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d68:	4b03      	ldr	r3, [pc, #12]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	4a02      	ldr	r2, [pc, #8]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d72:	60d3      	str	r3, [r2, #12]
 8004d74:	e014      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004d76:	bf00      	nop
 8004d78:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d84:	d10c      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	3304      	adds	r3, #4
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 f867 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004d92:	4603      	mov	r3, r0
 8004d94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d96:	7cfb      	ldrb	r3, [r7, #19]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004d9c:	7cfb      	ldrb	r3, [r7, #19]
 8004d9e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d02f      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004dac:	4b2b      	ldr	r3, [pc, #172]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dba:	4928      	ldr	r1, [pc, #160]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004dca:	d10d      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3304      	adds	r3, #4
 8004dd0:	2102      	movs	r1, #2
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 f844 	bl	8004e60 <RCCEx_PLLSAI1_Config>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ddc:	7cfb      	ldrb	r3, [r7, #19]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d014      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004de2:	7cfb      	ldrb	r3, [r7, #19]
 8004de4:	74bb      	strb	r3, [r7, #18]
 8004de6:	e011      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004df0:	d10c      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	3320      	adds	r3, #32
 8004df6:	2102      	movs	r1, #2
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f000 f921 	bl	8005040 <RCCEx_PLLSAI2_Config>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e02:	7cfb      	ldrb	r3, [r7, #19]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004e08:	7cfb      	ldrb	r3, [r7, #19]
 8004e0a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00a      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004e18:	4b10      	ldr	r3, [pc, #64]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e1e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e26:	490d      	ldr	r1, [pc, #52]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00b      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e3a:	4b08      	ldr	r3, [pc, #32]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e4a:	4904      	ldr	r1, [pc, #16]	; (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004e52:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3718      	adds	r7, #24
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000

08004e60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e6e:	4b73      	ldr	r3, [pc, #460]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d018      	beq.n	8004eac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004e7a:	4b70      	ldr	r3, [pc, #448]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f003 0203 	and.w	r2, r3, #3
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d10d      	bne.n	8004ea6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004e92:	4b6a      	ldr	r3, [pc, #424]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	091b      	lsrs	r3, r3, #4
 8004e98:	f003 0307 	and.w	r3, r3, #7
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d044      	beq.n	8004f30 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	73fb      	strb	r3, [r7, #15]
 8004eaa:	e041      	b.n	8004f30 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d00c      	beq.n	8004ece <RCCEx_PLLSAI1_Config+0x6e>
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d013      	beq.n	8004ee0 <RCCEx_PLLSAI1_Config+0x80>
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d120      	bne.n	8004efe <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ebc:	4b5f      	ldr	r3, [pc, #380]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d11d      	bne.n	8004f04 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ecc:	e01a      	b.n	8004f04 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ece:	4b5b      	ldr	r3, [pc, #364]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d116      	bne.n	8004f08 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ede:	e013      	b.n	8004f08 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ee0:	4b56      	ldr	r3, [pc, #344]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10f      	bne.n	8004f0c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004eec:	4b53      	ldr	r3, [pc, #332]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d109      	bne.n	8004f0c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004efc:	e006      	b.n	8004f0c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	73fb      	strb	r3, [r7, #15]
      break;
 8004f02:	e004      	b.n	8004f0e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004f04:	bf00      	nop
 8004f06:	e002      	b.n	8004f0e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004f08:	bf00      	nop
 8004f0a:	e000      	b.n	8004f0e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004f0c:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10d      	bne.n	8004f30 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004f14:	4b49      	ldr	r3, [pc, #292]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6819      	ldr	r1, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	3b01      	subs	r3, #1
 8004f26:	011b      	lsls	r3, r3, #4
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	4944      	ldr	r1, [pc, #272]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004f30:	7bfb      	ldrb	r3, [r7, #15]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d17d      	bne.n	8005032 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004f36:	4b41      	ldr	r3, [pc, #260]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a40      	ldr	r2, [pc, #256]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f3c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f42:	f7fc fea1 	bl	8001c88 <HAL_GetTick>
 8004f46:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f48:	e009      	b.n	8004f5e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f4a:	f7fc fe9d 	bl	8001c88 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d902      	bls.n	8004f5e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	73fb      	strb	r3, [r7, #15]
        break;
 8004f5c:	e005      	b.n	8004f6a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f5e:	4b37      	ldr	r3, [pc, #220]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d1ef      	bne.n	8004f4a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d160      	bne.n	8005032 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d111      	bne.n	8004f9a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f76:	4b31      	ldr	r3, [pc, #196]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004f7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	6892      	ldr	r2, [r2, #8]
 8004f86:	0211      	lsls	r1, r2, #8
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	68d2      	ldr	r2, [r2, #12]
 8004f8c:	0912      	lsrs	r2, r2, #4
 8004f8e:	0452      	lsls	r2, r2, #17
 8004f90:	430a      	orrs	r2, r1
 8004f92:	492a      	ldr	r1, [pc, #168]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	610b      	str	r3, [r1, #16]
 8004f98:	e027      	b.n	8004fea <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d112      	bne.n	8004fc6 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fa0:	4b26      	ldr	r3, [pc, #152]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004fa8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6892      	ldr	r2, [r2, #8]
 8004fb0:	0211      	lsls	r1, r2, #8
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6912      	ldr	r2, [r2, #16]
 8004fb6:	0852      	lsrs	r2, r2, #1
 8004fb8:	3a01      	subs	r2, #1
 8004fba:	0552      	lsls	r2, r2, #21
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	491f      	ldr	r1, [pc, #124]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	610b      	str	r3, [r1, #16]
 8004fc4:	e011      	b.n	8004fea <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fc6:	4b1d      	ldr	r3, [pc, #116]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004fce:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	6892      	ldr	r2, [r2, #8]
 8004fd6:	0211      	lsls	r1, r2, #8
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6952      	ldr	r2, [r2, #20]
 8004fdc:	0852      	lsrs	r2, r2, #1
 8004fde:	3a01      	subs	r2, #1
 8004fe0:	0652      	lsls	r2, r2, #25
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	4915      	ldr	r1, [pc, #84]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004fea:	4b14      	ldr	r3, [pc, #80]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a13      	ldr	r2, [pc, #76]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ff0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ff4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ff6:	f7fc fe47 	bl	8001c88 <HAL_GetTick>
 8004ffa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ffc:	e009      	b.n	8005012 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ffe:	f7fc fe43 	bl	8001c88 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d902      	bls.n	8005012 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	73fb      	strb	r3, [r7, #15]
          break;
 8005010:	e005      	b.n	800501e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005012:	4b0a      	ldr	r3, [pc, #40]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d0ef      	beq.n	8004ffe <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800501e:	7bfb      	ldrb	r3, [r7, #15]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d106      	bne.n	8005032 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005024:	4b05      	ldr	r3, [pc, #20]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	4903      	ldr	r1, [pc, #12]	; (800503c <RCCEx_PLLSAI1_Config+0x1dc>)
 800502e:	4313      	orrs	r3, r2
 8005030:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005032:	7bfb      	ldrb	r3, [r7, #15]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	40021000 	.word	0x40021000

08005040 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800504e:	4b68      	ldr	r3, [pc, #416]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d018      	beq.n	800508c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800505a:	4b65      	ldr	r3, [pc, #404]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f003 0203 	and.w	r2, r3, #3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	429a      	cmp	r2, r3
 8005068:	d10d      	bne.n	8005086 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
       ||
 800506e:	2b00      	cmp	r3, #0
 8005070:	d009      	beq.n	8005086 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005072:	4b5f      	ldr	r3, [pc, #380]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	091b      	lsrs	r3, r3, #4
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	1c5a      	adds	r2, r3, #1
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
       ||
 8005082:	429a      	cmp	r2, r3
 8005084:	d044      	beq.n	8005110 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	73fb      	strb	r3, [r7, #15]
 800508a:	e041      	b.n	8005110 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2b02      	cmp	r3, #2
 8005092:	d00c      	beq.n	80050ae <RCCEx_PLLSAI2_Config+0x6e>
 8005094:	2b03      	cmp	r3, #3
 8005096:	d013      	beq.n	80050c0 <RCCEx_PLLSAI2_Config+0x80>
 8005098:	2b01      	cmp	r3, #1
 800509a:	d120      	bne.n	80050de <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800509c:	4b54      	ldr	r3, [pc, #336]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d11d      	bne.n	80050e4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050ac:	e01a      	b.n	80050e4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050ae:	4b50      	ldr	r3, [pc, #320]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d116      	bne.n	80050e8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050be:	e013      	b.n	80050e8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80050c0:	4b4b      	ldr	r3, [pc, #300]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10f      	bne.n	80050ec <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80050cc:	4b48      	ldr	r3, [pc, #288]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d109      	bne.n	80050ec <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80050dc:	e006      	b.n	80050ec <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	73fb      	strb	r3, [r7, #15]
      break;
 80050e2:	e004      	b.n	80050ee <RCCEx_PLLSAI2_Config+0xae>
      break;
 80050e4:	bf00      	nop
 80050e6:	e002      	b.n	80050ee <RCCEx_PLLSAI2_Config+0xae>
      break;
 80050e8:	bf00      	nop
 80050ea:	e000      	b.n	80050ee <RCCEx_PLLSAI2_Config+0xae>
      break;
 80050ec:	bf00      	nop
    }

    if(status == HAL_OK)
 80050ee:	7bfb      	ldrb	r3, [r7, #15]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10d      	bne.n	8005110 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80050f4:	4b3e      	ldr	r3, [pc, #248]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6819      	ldr	r1, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	3b01      	subs	r3, #1
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	430b      	orrs	r3, r1
 800510a:	4939      	ldr	r1, [pc, #228]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800510c:	4313      	orrs	r3, r2
 800510e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005110:	7bfb      	ldrb	r3, [r7, #15]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d167      	bne.n	80051e6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005116:	4b36      	ldr	r3, [pc, #216]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a35      	ldr	r2, [pc, #212]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800511c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005120:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005122:	f7fc fdb1 	bl	8001c88 <HAL_GetTick>
 8005126:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005128:	e009      	b.n	800513e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800512a:	f7fc fdad 	bl	8001c88 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b02      	cmp	r3, #2
 8005136:	d902      	bls.n	800513e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	73fb      	strb	r3, [r7, #15]
        break;
 800513c:	e005      	b.n	800514a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800513e:	4b2c      	ldr	r3, [pc, #176]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1ef      	bne.n	800512a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800514a:	7bfb      	ldrb	r3, [r7, #15]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d14a      	bne.n	80051e6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d111      	bne.n	800517a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005156:	4b26      	ldr	r3, [pc, #152]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800515e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	6892      	ldr	r2, [r2, #8]
 8005166:	0211      	lsls	r1, r2, #8
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	68d2      	ldr	r2, [r2, #12]
 800516c:	0912      	lsrs	r2, r2, #4
 800516e:	0452      	lsls	r2, r2, #17
 8005170:	430a      	orrs	r2, r1
 8005172:	491f      	ldr	r1, [pc, #124]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005174:	4313      	orrs	r3, r2
 8005176:	614b      	str	r3, [r1, #20]
 8005178:	e011      	b.n	800519e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800517a:	4b1d      	ldr	r3, [pc, #116]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005182:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6892      	ldr	r2, [r2, #8]
 800518a:	0211      	lsls	r1, r2, #8
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6912      	ldr	r2, [r2, #16]
 8005190:	0852      	lsrs	r2, r2, #1
 8005192:	3a01      	subs	r2, #1
 8005194:	0652      	lsls	r2, r2, #25
 8005196:	430a      	orrs	r2, r1
 8005198:	4915      	ldr	r1, [pc, #84]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800519a:	4313      	orrs	r3, r2
 800519c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800519e:	4b14      	ldr	r3, [pc, #80]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a13      	ldr	r2, [pc, #76]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051a8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051aa:	f7fc fd6d 	bl	8001c88 <HAL_GetTick>
 80051ae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80051b0:	e009      	b.n	80051c6 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051b2:	f7fc fd69 	bl	8001c88 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d902      	bls.n	80051c6 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	73fb      	strb	r3, [r7, #15]
          break;
 80051c4:	e005      	b.n	80051d2 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80051c6:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d0ef      	beq.n	80051b2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d106      	bne.n	80051e6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80051d8:	4b05      	ldr	r3, [pc, #20]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051da:	695a      	ldr	r2, [r3, #20]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	4903      	ldr	r1, [pc, #12]	; (80051f0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80051e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	40021000 	.word	0x40021000

080051f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e01d      	b.n	8005242 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d106      	bne.n	8005220 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fc fb7e 	bl	800191c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2202      	movs	r2, #2
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3304      	adds	r3, #4
 8005230:	4619      	mov	r1, r3
 8005232:	4610      	mov	r0, r2
 8005234:	f000 fbd2 	bl	80059dc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3708      	adds	r7, #8
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
	...

0800524c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68da      	ldr	r2, [r3, #12]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0201 	orr.w	r2, r2, #1
 8005262:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	4b0c      	ldr	r3, [pc, #48]	; (800529c <HAL_TIM_Base_Start_IT+0x50>)
 800526c:	4013      	ands	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b06      	cmp	r3, #6
 8005274:	d00b      	beq.n	800528e <HAL_TIM_Base_Start_IT+0x42>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800527c:	d007      	beq.n	800528e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f042 0201 	orr.w	r2, r2, #1
 800528c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr
 800529c:	00010007 	.word	0x00010007

080052a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e01d      	b.n	80052ee <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d106      	bne.n	80052cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f7fc fb0a 	bl	80018e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	3304      	adds	r3, #4
 80052dc:	4619      	mov	r1, r3
 80052de:	4610      	mov	r0, r2
 80052e0:	f000 fb7c 	bl	80059dc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3708      	adds	r7, #8
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2201      	movs	r2, #1
 8005308:	6839      	ldr	r1, [r7, #0]
 800530a:	4618      	mov	r0, r3
 800530c:	f000 ff70 	bl	80061f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <HAL_TIM_PWM_Start+0x98>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d013      	beq.n	8005342 <HAL_TIM_PWM_Start+0x4a>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a1d      	ldr	r2, [pc, #116]	; (8005394 <HAL_TIM_PWM_Start+0x9c>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d00e      	beq.n	8005342 <HAL_TIM_PWM_Start+0x4a>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a1b      	ldr	r2, [pc, #108]	; (8005398 <HAL_TIM_PWM_Start+0xa0>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d009      	beq.n	8005342 <HAL_TIM_PWM_Start+0x4a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a1a      	ldr	r2, [pc, #104]	; (800539c <HAL_TIM_PWM_Start+0xa4>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d004      	beq.n	8005342 <HAL_TIM_PWM_Start+0x4a>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a18      	ldr	r2, [pc, #96]	; (80053a0 <HAL_TIM_PWM_Start+0xa8>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d101      	bne.n	8005346 <HAL_TIM_PWM_Start+0x4e>
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <HAL_TIM_PWM_Start+0x50>
 8005346:	2300      	movs	r3, #0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d007      	beq.n	800535c <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800535a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	4b10      	ldr	r3, [pc, #64]	; (80053a4 <HAL_TIM_PWM_Start+0xac>)
 8005364:	4013      	ands	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b06      	cmp	r3, #6
 800536c:	d00b      	beq.n	8005386 <HAL_TIM_PWM_Start+0x8e>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005374:	d007      	beq.n	8005386 <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f042 0201 	orr.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40012c00 	.word	0x40012c00
 8005394:	40013400 	.word	0x40013400
 8005398:	40014000 	.word	0x40014000
 800539c:	40014400 	.word	0x40014400
 80053a0:	40014800 	.word	0x40014800
 80053a4:	00010007 	.word	0x00010007

080053a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d122      	bne.n	8005404 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f003 0302 	and.w	r3, r3, #2
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d11b      	bne.n	8005404 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f06f 0202 	mvn.w	r2, #2
 80053d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	f003 0303 	and.w	r3, r3, #3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fad7 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 80053f0:	e005      	b.n	80053fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fac9 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 fada 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2200      	movs	r2, #0
 8005402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f003 0304 	and.w	r3, r3, #4
 800540e:	2b04      	cmp	r3, #4
 8005410:	d122      	bne.n	8005458 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f003 0304 	and.w	r3, r3, #4
 800541c:	2b04      	cmp	r3, #4
 800541e:	d11b      	bne.n	8005458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0204 	mvn.w	r2, #4
 8005428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2202      	movs	r2, #2
 800542e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 faad 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 8005444:	e005      	b.n	8005452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fa9f 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 fab0 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b08      	cmp	r3, #8
 8005464:	d122      	bne.n	80054ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0308 	and.w	r3, r3, #8
 8005470:	2b08      	cmp	r3, #8
 8005472:	d11b      	bne.n	80054ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0208 	mvn.w	r2, #8
 800547c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2204      	movs	r2, #4
 8005482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 fa83 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 8005498:	e005      	b.n	80054a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 fa75 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fa86 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0310 	and.w	r3, r3, #16
 80054b6:	2b10      	cmp	r3, #16
 80054b8:	d122      	bne.n	8005500 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0310 	and.w	r3, r3, #16
 80054c4:	2b10      	cmp	r3, #16
 80054c6:	d11b      	bne.n	8005500 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0210 	mvn.w	r2, #16
 80054d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2208      	movs	r2, #8
 80054d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	69db      	ldr	r3, [r3, #28]
 80054de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 fa59 	bl	800599e <HAL_TIM_IC_CaptureCallback>
 80054ec:	e005      	b.n	80054fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 fa4b 	bl	800598a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 fa5c 	bl	80059b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b01      	cmp	r3, #1
 800550c:	d10e      	bne.n	800552c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b01      	cmp	r3, #1
 800551a:	d107      	bne.n	800552c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f06f 0201 	mvn.w	r2, #1
 8005524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7fb f85a 	bl	80005e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005536:	2b80      	cmp	r3, #128	; 0x80
 8005538:	d10e      	bne.n	8005558 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005544:	2b80      	cmp	r3, #128	; 0x80
 8005546:	d107      	bne.n	8005558 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 ff04 	bl	8006360 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005566:	d10e      	bne.n	8005586 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005572:	2b80      	cmp	r3, #128	; 0x80
 8005574:	d107      	bne.n	8005586 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800557e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 fef7 	bl	8006374 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005590:	2b40      	cmp	r3, #64	; 0x40
 8005592:	d10e      	bne.n	80055b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800559e:	2b40      	cmp	r3, #64	; 0x40
 80055a0:	d107      	bne.n	80055b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f000 fa0a 	bl	80059c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	f003 0320 	and.w	r3, r3, #32
 80055bc:	2b20      	cmp	r3, #32
 80055be:	d10e      	bne.n	80055de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f003 0320 	and.w	r3, r3, #32
 80055ca:	2b20      	cmp	r3, #32
 80055cc:	d107      	bne.n	80055de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f06f 0220 	mvn.w	r2, #32
 80055d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f000 feb7 	bl	800634c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055de:	bf00      	nop
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
	...

080055e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d101      	bne.n	8005602 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80055fe:	2302      	movs	r3, #2
 8005600:	e105      	b.n	800580e <HAL_TIM_PWM_ConfigChannel+0x226>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2202      	movs	r2, #2
 800560e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b14      	cmp	r3, #20
 8005616:	f200 80f0 	bhi.w	80057fa <HAL_TIM_PWM_ConfigChannel+0x212>
 800561a:	a201      	add	r2, pc, #4	; (adr r2, 8005620 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800561c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005620:	08005675 	.word	0x08005675
 8005624:	080057fb 	.word	0x080057fb
 8005628:	080057fb 	.word	0x080057fb
 800562c:	080057fb 	.word	0x080057fb
 8005630:	080056b5 	.word	0x080056b5
 8005634:	080057fb 	.word	0x080057fb
 8005638:	080057fb 	.word	0x080057fb
 800563c:	080057fb 	.word	0x080057fb
 8005640:	080056f7 	.word	0x080056f7
 8005644:	080057fb 	.word	0x080057fb
 8005648:	080057fb 	.word	0x080057fb
 800564c:	080057fb 	.word	0x080057fb
 8005650:	08005737 	.word	0x08005737
 8005654:	080057fb 	.word	0x080057fb
 8005658:	080057fb 	.word	0x080057fb
 800565c:	080057fb 	.word	0x080057fb
 8005660:	08005779 	.word	0x08005779
 8005664:	080057fb 	.word	0x080057fb
 8005668:	080057fb 	.word	0x080057fb
 800566c:	080057fb 	.word	0x080057fb
 8005670:	080057b9 	.word	0x080057b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68b9      	ldr	r1, [r7, #8]
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fa48 	bl	8005b10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699a      	ldr	r2, [r3, #24]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0208 	orr.w	r2, r2, #8
 800568e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	699a      	ldr	r2, [r3, #24]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f022 0204 	bic.w	r2, r2, #4
 800569e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	6999      	ldr	r1, [r3, #24]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	691a      	ldr	r2, [r3, #16]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	619a      	str	r2, [r3, #24]
      break;
 80056b2:	e0a3      	b.n	80057fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68b9      	ldr	r1, [r7, #8]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f000 fab8 	bl	8005c30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	699a      	ldr	r2, [r3, #24]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	699a      	ldr	r2, [r3, #24]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6999      	ldr	r1, [r3, #24]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	021a      	lsls	r2, r3, #8
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	619a      	str	r2, [r3, #24]
      break;
 80056f4:	e082      	b.n	80057fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68b9      	ldr	r1, [r7, #8]
 80056fc:	4618      	mov	r0, r3
 80056fe:	f000 fb21 	bl	8005d44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f042 0208 	orr.w	r2, r2, #8
 8005710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0204 	bic.w	r2, r2, #4
 8005720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	69d9      	ldr	r1, [r3, #28]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	691a      	ldr	r2, [r3, #16]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	430a      	orrs	r2, r1
 8005732:	61da      	str	r2, [r3, #28]
      break;
 8005734:	e062      	b.n	80057fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68b9      	ldr	r1, [r7, #8]
 800573c:	4618      	mov	r0, r3
 800573e:	f000 fb89 	bl	8005e54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69da      	ldr	r2, [r3, #28]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005750:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	69da      	ldr	r2, [r3, #28]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005760:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	69d9      	ldr	r1, [r3, #28]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	691b      	ldr	r3, [r3, #16]
 800576c:	021a      	lsls	r2, r3, #8
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	61da      	str	r2, [r3, #28]
      break;
 8005776:	e041      	b.n	80057fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68b9      	ldr	r1, [r7, #8]
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fbd2 	bl	8005f28 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f042 0208 	orr.w	r2, r2, #8
 8005792:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0204 	bic.w	r2, r2, #4
 80057a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	691a      	ldr	r2, [r3, #16]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80057b6:	e021      	b.n	80057fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 fc16 	bl	8005ff0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80057d2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	021a      	lsls	r2, r3, #8
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	430a      	orrs	r2, r1
 80057f6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80057f8:	e000      	b.n	80057fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80057fa:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop

08005818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005828:	2b01      	cmp	r3, #1
 800582a:	d101      	bne.n	8005830 <HAL_TIM_ConfigClockSource+0x18>
 800582c:	2302      	movs	r3, #2
 800582e:	e0a8      	b.n	8005982 <HAL_TIM_ConfigClockSource+0x16a>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800584e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005852:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800585a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b40      	cmp	r3, #64	; 0x40
 800586a:	d067      	beq.n	800593c <HAL_TIM_ConfigClockSource+0x124>
 800586c:	2b40      	cmp	r3, #64	; 0x40
 800586e:	d80b      	bhi.n	8005888 <HAL_TIM_ConfigClockSource+0x70>
 8005870:	2b10      	cmp	r3, #16
 8005872:	d073      	beq.n	800595c <HAL_TIM_ConfigClockSource+0x144>
 8005874:	2b10      	cmp	r3, #16
 8005876:	d802      	bhi.n	800587e <HAL_TIM_ConfigClockSource+0x66>
 8005878:	2b00      	cmp	r3, #0
 800587a:	d06f      	beq.n	800595c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800587c:	e078      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800587e:	2b20      	cmp	r3, #32
 8005880:	d06c      	beq.n	800595c <HAL_TIM_ConfigClockSource+0x144>
 8005882:	2b30      	cmp	r3, #48	; 0x30
 8005884:	d06a      	beq.n	800595c <HAL_TIM_ConfigClockSource+0x144>
      break;
 8005886:	e073      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005888:	2b70      	cmp	r3, #112	; 0x70
 800588a:	d00d      	beq.n	80058a8 <HAL_TIM_ConfigClockSource+0x90>
 800588c:	2b70      	cmp	r3, #112	; 0x70
 800588e:	d804      	bhi.n	800589a <HAL_TIM_ConfigClockSource+0x82>
 8005890:	2b50      	cmp	r3, #80	; 0x50
 8005892:	d033      	beq.n	80058fc <HAL_TIM_ConfigClockSource+0xe4>
 8005894:	2b60      	cmp	r3, #96	; 0x60
 8005896:	d041      	beq.n	800591c <HAL_TIM_ConfigClockSource+0x104>
      break;
 8005898:	e06a      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800589a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800589e:	d066      	beq.n	800596e <HAL_TIM_ConfigClockSource+0x156>
 80058a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058a4:	d017      	beq.n	80058d6 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80058a6:	e063      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6818      	ldr	r0, [r3, #0]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	6899      	ldr	r1, [r3, #8]
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f000 fc7a 	bl	80061b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058ca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	609a      	str	r2, [r3, #8]
      break;
 80058d4:	e04c      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6818      	ldr	r0, [r3, #0]
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	6899      	ldr	r1, [r3, #8]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	f000 fc63 	bl	80061b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689a      	ldr	r2, [r3, #8]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058f8:	609a      	str	r2, [r3, #8]
      break;
 80058fa:	e039      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6818      	ldr	r0, [r3, #0]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	6859      	ldr	r1, [r3, #4]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	461a      	mov	r2, r3
 800590a:	f000 fbd7 	bl	80060bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2150      	movs	r1, #80	; 0x50
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fc30 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800591a:	e029      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6818      	ldr	r0, [r3, #0]
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	6859      	ldr	r1, [r3, #4]
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	461a      	mov	r2, r3
 800592a:	f000 fbf6 	bl	800611a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2160      	movs	r1, #96	; 0x60
 8005934:	4618      	mov	r0, r3
 8005936:	f000 fc20 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800593a:	e019      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6818      	ldr	r0, [r3, #0]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	6859      	ldr	r1, [r3, #4]
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	461a      	mov	r2, r3
 800594a:	f000 fbb7 	bl	80060bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2140      	movs	r1, #64	; 0x40
 8005954:	4618      	mov	r0, r3
 8005956:	f000 fc10 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800595a:	e009      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4619      	mov	r1, r3
 8005966:	4610      	mov	r0, r2
 8005968:	f000 fc07 	bl	800617a <TIM_ITRx_SetConfig>
      break;
 800596c:	e000      	b.n	8005970 <HAL_TIM_ConfigClockSource+0x158>
      break;
 800596e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800599e:	b480      	push	{r7}
 80059a0:	b083      	sub	sp, #12
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059ba:	bf00      	nop
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059ce:	bf00      	nop
 80059d0:	370c      	adds	r7, #12
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
	...

080059dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059dc:	b480      	push	{r7}
 80059de:	b085      	sub	sp, #20
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a40      	ldr	r2, [pc, #256]	; (8005af0 <TIM_Base_SetConfig+0x114>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d013      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059fa:	d00f      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	4a3d      	ldr	r2, [pc, #244]	; (8005af4 <TIM_Base_SetConfig+0x118>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d00b      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	4a3c      	ldr	r2, [pc, #240]	; (8005af8 <TIM_Base_SetConfig+0x11c>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d007      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	4a3b      	ldr	r2, [pc, #236]	; (8005afc <TIM_Base_SetConfig+0x120>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d003      	beq.n	8005a1c <TIM_Base_SetConfig+0x40>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a3a      	ldr	r2, [pc, #232]	; (8005b00 <TIM_Base_SetConfig+0x124>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d108      	bne.n	8005a2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2f      	ldr	r2, [pc, #188]	; (8005af0 <TIM_Base_SetConfig+0x114>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d01f      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a3c:	d01b      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a2c      	ldr	r2, [pc, #176]	; (8005af4 <TIM_Base_SetConfig+0x118>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d017      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a2b      	ldr	r2, [pc, #172]	; (8005af8 <TIM_Base_SetConfig+0x11c>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d013      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a2a      	ldr	r2, [pc, #168]	; (8005afc <TIM_Base_SetConfig+0x120>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d00f      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a29      	ldr	r2, [pc, #164]	; (8005b00 <TIM_Base_SetConfig+0x124>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d00b      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a28      	ldr	r2, [pc, #160]	; (8005b04 <TIM_Base_SetConfig+0x128>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d007      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a27      	ldr	r2, [pc, #156]	; (8005b08 <TIM_Base_SetConfig+0x12c>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d003      	beq.n	8005a76 <TIM_Base_SetConfig+0x9a>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	4a26      	ldr	r2, [pc, #152]	; (8005b0c <TIM_Base_SetConfig+0x130>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d108      	bne.n	8005a88 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	689a      	ldr	r2, [r3, #8]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a10      	ldr	r2, [pc, #64]	; (8005af0 <TIM_Base_SetConfig+0x114>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d00f      	beq.n	8005ad4 <TIM_Base_SetConfig+0xf8>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a12      	ldr	r2, [pc, #72]	; (8005b00 <TIM_Base_SetConfig+0x124>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00b      	beq.n	8005ad4 <TIM_Base_SetConfig+0xf8>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a11      	ldr	r2, [pc, #68]	; (8005b04 <TIM_Base_SetConfig+0x128>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d007      	beq.n	8005ad4 <TIM_Base_SetConfig+0xf8>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a10      	ldr	r2, [pc, #64]	; (8005b08 <TIM_Base_SetConfig+0x12c>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d003      	beq.n	8005ad4 <TIM_Base_SetConfig+0xf8>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a0f      	ldr	r2, [pc, #60]	; (8005b0c <TIM_Base_SetConfig+0x130>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d103      	bne.n	8005adc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	691a      	ldr	r2, [r3, #16]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	615a      	str	r2, [r3, #20]
}
 8005ae2:	bf00      	nop
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800
 8005afc:	40000c00 	.word	0x40000c00
 8005b00:	40013400 	.word	0x40013400
 8005b04:	40014000 	.word	0x40014000
 8005b08:	40014400 	.word	0x40014400
 8005b0c:	40014800 	.word	0x40014800

08005b10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	f023 0201 	bic.w	r2, r3, #1
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f023 0303 	bic.w	r3, r3, #3
 8005b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f023 0302 	bic.w	r3, r3, #2
 8005b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a2c      	ldr	r2, [pc, #176]	; (8005c1c <TIM_OC1_SetConfig+0x10c>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00f      	beq.n	8005b90 <TIM_OC1_SetConfig+0x80>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a2b      	ldr	r2, [pc, #172]	; (8005c20 <TIM_OC1_SetConfig+0x110>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d00b      	beq.n	8005b90 <TIM_OC1_SetConfig+0x80>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a2a      	ldr	r2, [pc, #168]	; (8005c24 <TIM_OC1_SetConfig+0x114>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d007      	beq.n	8005b90 <TIM_OC1_SetConfig+0x80>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a29      	ldr	r2, [pc, #164]	; (8005c28 <TIM_OC1_SetConfig+0x118>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d003      	beq.n	8005b90 <TIM_OC1_SetConfig+0x80>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a28      	ldr	r2, [pc, #160]	; (8005c2c <TIM_OC1_SetConfig+0x11c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d10c      	bne.n	8005baa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f023 0308 	bic.w	r3, r3, #8
 8005b96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	f023 0304 	bic.w	r3, r3, #4
 8005ba8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a1b      	ldr	r2, [pc, #108]	; (8005c1c <TIM_OC1_SetConfig+0x10c>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d00f      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xc2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a1a      	ldr	r2, [pc, #104]	; (8005c20 <TIM_OC1_SetConfig+0x110>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00b      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xc2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a19      	ldr	r2, [pc, #100]	; (8005c24 <TIM_OC1_SetConfig+0x114>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d007      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xc2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a18      	ldr	r2, [pc, #96]	; (8005c28 <TIM_OC1_SetConfig+0x118>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d003      	beq.n	8005bd2 <TIM_OC1_SetConfig+0xc2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a17      	ldr	r2, [pc, #92]	; (8005c2c <TIM_OC1_SetConfig+0x11c>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d111      	bne.n	8005bf6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005be0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	621a      	str	r2, [r3, #32]
}
 8005c10:	bf00      	nop
 8005c12:	371c      	adds	r7, #28
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	40012c00 	.word	0x40012c00
 8005c20:	40013400 	.word	0x40013400
 8005c24:	40014000 	.word	0x40014000
 8005c28:	40014400 	.word	0x40014400
 8005c2c:	40014800 	.word	0x40014800

08005c30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b087      	sub	sp, #28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	f023 0210 	bic.w	r2, r3, #16
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005c5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	021b      	lsls	r3, r3, #8
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 0320 	bic.w	r3, r3, #32
 8005c7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a28      	ldr	r2, [pc, #160]	; (8005d30 <TIM_OC2_SetConfig+0x100>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d003      	beq.n	8005c9c <TIM_OC2_SetConfig+0x6c>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a27      	ldr	r2, [pc, #156]	; (8005d34 <TIM_OC2_SetConfig+0x104>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d10d      	bne.n	8005cb8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	011b      	lsls	r3, r3, #4
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a1d      	ldr	r2, [pc, #116]	; (8005d30 <TIM_OC2_SetConfig+0x100>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d00f      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xb0>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a1c      	ldr	r2, [pc, #112]	; (8005d34 <TIM_OC2_SetConfig+0x104>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00b      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xb0>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a1b      	ldr	r2, [pc, #108]	; (8005d38 <TIM_OC2_SetConfig+0x108>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d007      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xb0>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a1a      	ldr	r2, [pc, #104]	; (8005d3c <TIM_OC2_SetConfig+0x10c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d003      	beq.n	8005ce0 <TIM_OC2_SetConfig+0xb0>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a19      	ldr	r2, [pc, #100]	; (8005d40 <TIM_OC2_SetConfig+0x110>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d113      	bne.n	8005d08 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ce6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005cee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	695b      	ldr	r3, [r3, #20]
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685a      	ldr	r2, [r3, #4]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	621a      	str	r2, [r3, #32]
}
 8005d22:	bf00      	nop
 8005d24:	371c      	adds	r7, #28
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	40012c00 	.word	0x40012c00
 8005d34:	40013400 	.word	0x40013400
 8005d38:	40014000 	.word	0x40014000
 8005d3c:	40014400 	.word	0x40014400
 8005d40:	40014800 	.word	0x40014800

08005d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b087      	sub	sp, #28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0303 	bic.w	r3, r3, #3
 8005d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	021b      	lsls	r3, r3, #8
 8005d98:	697a      	ldr	r2, [r7, #20]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a27      	ldr	r2, [pc, #156]	; (8005e40 <TIM_OC3_SetConfig+0xfc>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d003      	beq.n	8005dae <TIM_OC3_SetConfig+0x6a>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a26      	ldr	r2, [pc, #152]	; (8005e44 <TIM_OC3_SetConfig+0x100>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d10d      	bne.n	8005dca <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	021b      	lsls	r3, r3, #8
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a1c      	ldr	r2, [pc, #112]	; (8005e40 <TIM_OC3_SetConfig+0xfc>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d00f      	beq.n	8005df2 <TIM_OC3_SetConfig+0xae>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a1b      	ldr	r2, [pc, #108]	; (8005e44 <TIM_OC3_SetConfig+0x100>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d00b      	beq.n	8005df2 <TIM_OC3_SetConfig+0xae>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a1a      	ldr	r2, [pc, #104]	; (8005e48 <TIM_OC3_SetConfig+0x104>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d007      	beq.n	8005df2 <TIM_OC3_SetConfig+0xae>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a19      	ldr	r2, [pc, #100]	; (8005e4c <TIM_OC3_SetConfig+0x108>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d003      	beq.n	8005df2 <TIM_OC3_SetConfig+0xae>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a18      	ldr	r2, [pc, #96]	; (8005e50 <TIM_OC3_SetConfig+0x10c>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d113      	bne.n	8005e1a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005df8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	011b      	lsls	r3, r3, #4
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	699b      	ldr	r3, [r3, #24]
 8005e12:	011b      	lsls	r3, r3, #4
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	621a      	str	r2, [r3, #32]
}
 8005e34:	bf00      	nop
 8005e36:	371c      	adds	r7, #28
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	40012c00 	.word	0x40012c00
 8005e44:	40013400 	.word	0x40013400
 8005e48:	40014000 	.word	0x40014000
 8005e4c:	40014400 	.word	0x40014400
 8005e50:	40014800 	.word	0x40014800

08005e54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	021b      	lsls	r3, r3, #8
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ea2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	031b      	lsls	r3, r3, #12
 8005eaa:	693a      	ldr	r2, [r7, #16]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a18      	ldr	r2, [pc, #96]	; (8005f14 <TIM_OC4_SetConfig+0xc0>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d00f      	beq.n	8005ed8 <TIM_OC4_SetConfig+0x84>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a17      	ldr	r2, [pc, #92]	; (8005f18 <TIM_OC4_SetConfig+0xc4>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00b      	beq.n	8005ed8 <TIM_OC4_SetConfig+0x84>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a16      	ldr	r2, [pc, #88]	; (8005f1c <TIM_OC4_SetConfig+0xc8>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d007      	beq.n	8005ed8 <TIM_OC4_SetConfig+0x84>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a15      	ldr	r2, [pc, #84]	; (8005f20 <TIM_OC4_SetConfig+0xcc>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d003      	beq.n	8005ed8 <TIM_OC4_SetConfig+0x84>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a14      	ldr	r2, [pc, #80]	; (8005f24 <TIM_OC4_SetConfig+0xd0>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d109      	bne.n	8005eec <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	019b      	lsls	r3, r3, #6
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	621a      	str	r2, [r3, #32]
}
 8005f06:	bf00      	nop
 8005f08:	371c      	adds	r7, #28
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	40012c00 	.word	0x40012c00
 8005f18:	40013400 	.word	0x40013400
 8005f1c:	40014000 	.word	0x40014000
 8005f20:	40014400 	.word	0x40014400
 8005f24:	40014800 	.word	0x40014800

08005f28 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b087      	sub	sp, #28
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005f6c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	041b      	lsls	r3, r3, #16
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a17      	ldr	r2, [pc, #92]	; (8005fdc <TIM_OC5_SetConfig+0xb4>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00f      	beq.n	8005fa2 <TIM_OC5_SetConfig+0x7a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a16      	ldr	r2, [pc, #88]	; (8005fe0 <TIM_OC5_SetConfig+0xb8>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00b      	beq.n	8005fa2 <TIM_OC5_SetConfig+0x7a>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a15      	ldr	r2, [pc, #84]	; (8005fe4 <TIM_OC5_SetConfig+0xbc>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d007      	beq.n	8005fa2 <TIM_OC5_SetConfig+0x7a>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a14      	ldr	r2, [pc, #80]	; (8005fe8 <TIM_OC5_SetConfig+0xc0>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d003      	beq.n	8005fa2 <TIM_OC5_SetConfig+0x7a>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a13      	ldr	r2, [pc, #76]	; (8005fec <TIM_OC5_SetConfig+0xc4>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d109      	bne.n	8005fb6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fa8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	021b      	lsls	r3, r3, #8
 8005fb0:	697a      	ldr	r2, [r7, #20]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	621a      	str	r2, [r3, #32]
}
 8005fd0:	bf00      	nop
 8005fd2:	371c      	adds	r7, #28
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	40012c00 	.word	0x40012c00
 8005fe0:	40013400 	.word	0x40013400
 8005fe4:	40014000 	.word	0x40014000
 8005fe8:	40014400 	.word	0x40014400
 8005fec:	40014800 	.word	0x40014800

08005ff0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b087      	sub	sp, #28
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800601e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	021b      	lsls	r3, r3, #8
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	051b      	lsls	r3, r3, #20
 800603e:	693a      	ldr	r2, [r7, #16]
 8006040:	4313      	orrs	r3, r2
 8006042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a18      	ldr	r2, [pc, #96]	; (80060a8 <TIM_OC6_SetConfig+0xb8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d00f      	beq.n	800606c <TIM_OC6_SetConfig+0x7c>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a17      	ldr	r2, [pc, #92]	; (80060ac <TIM_OC6_SetConfig+0xbc>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d00b      	beq.n	800606c <TIM_OC6_SetConfig+0x7c>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a16      	ldr	r2, [pc, #88]	; (80060b0 <TIM_OC6_SetConfig+0xc0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d007      	beq.n	800606c <TIM_OC6_SetConfig+0x7c>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a15      	ldr	r2, [pc, #84]	; (80060b4 <TIM_OC6_SetConfig+0xc4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d003      	beq.n	800606c <TIM_OC6_SetConfig+0x7c>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a14      	ldr	r2, [pc, #80]	; (80060b8 <TIM_OC6_SetConfig+0xc8>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d109      	bne.n	8006080 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006072:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	695b      	ldr	r3, [r3, #20]
 8006078:	029b      	lsls	r3, r3, #10
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4313      	orrs	r3, r2
 800607e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	621a      	str	r2, [r3, #32]
}
 800609a:	bf00      	nop
 800609c:	371c      	adds	r7, #28
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	40012c00 	.word	0x40012c00
 80060ac:	40013400 	.word	0x40013400
 80060b0:	40014000 	.word	0x40014000
 80060b4:	40014400 	.word	0x40014400
 80060b8:	40014800 	.word	0x40014800

080060bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060bc:	b480      	push	{r7}
 80060be:	b087      	sub	sp, #28
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	f023 0201 	bic.w	r2, r3, #1
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	011b      	lsls	r3, r3, #4
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	f023 030a 	bic.w	r3, r3, #10
 80060f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	4313      	orrs	r3, r2
 8006100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	621a      	str	r2, [r3, #32]
}
 800610e:	bf00      	nop
 8006110:	371c      	adds	r7, #28
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr

0800611a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800611a:	b480      	push	{r7}
 800611c:	b087      	sub	sp, #28
 800611e:	af00      	add	r7, sp, #0
 8006120:	60f8      	str	r0, [r7, #12]
 8006122:	60b9      	str	r1, [r7, #8]
 8006124:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	f023 0210 	bic.w	r2, r3, #16
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006144:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	031b      	lsls	r3, r3, #12
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	4313      	orrs	r3, r2
 800614e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006156:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	011b      	lsls	r3, r3, #4
 800615c:	693a      	ldr	r2, [r7, #16]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	621a      	str	r2, [r3, #32]
}
 800616e:	bf00      	nop
 8006170:	371c      	adds	r7, #28
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr

0800617a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800617a:	b480      	push	{r7}
 800617c:	b085      	sub	sp, #20
 800617e:	af00      	add	r7, sp, #0
 8006180:	6078      	str	r0, [r7, #4]
 8006182:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006190:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006192:	683a      	ldr	r2, [r7, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4313      	orrs	r3, r2
 8006198:	f043 0307 	orr.w	r3, r3, #7
 800619c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	609a      	str	r2, [r3, #8]
}
 80061a4:	bf00      	nop
 80061a6:	3714      	adds	r7, #20
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
 80061bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	021a      	lsls	r2, r3, #8
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	431a      	orrs	r2, r3
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	4313      	orrs	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	697a      	ldr	r2, [r7, #20]
 80061e2:	609a      	str	r2, [r3, #8]
}
 80061e4:	bf00      	nop
 80061e6:	371c      	adds	r7, #28
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	f003 031f 	and.w	r3, r3, #31
 8006202:	2201      	movs	r2, #1
 8006204:	fa02 f303 	lsl.w	r3, r2, r3
 8006208:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6a1a      	ldr	r2, [r3, #32]
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	43db      	mvns	r3, r3
 8006212:	401a      	ands	r2, r3
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6a1a      	ldr	r2, [r3, #32]
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	f003 031f 	and.w	r3, r3, #31
 8006222:	6879      	ldr	r1, [r7, #4]
 8006224:	fa01 f303 	lsl.w	r3, r1, r3
 8006228:	431a      	orrs	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	621a      	str	r2, [r3, #32]
}
 800622e:	bf00      	nop
 8006230:	371c      	adds	r7, #28
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
	...

0800623c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006250:	2302      	movs	r3, #2
 8006252:	e068      	b.n	8006326 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a2e      	ldr	r2, [pc, #184]	; (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d004      	beq.n	8006288 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a2d      	ldr	r2, [pc, #180]	; (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d108      	bne.n	800629a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800628e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	4313      	orrs	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a1e      	ldr	r2, [pc, #120]	; (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d01d      	beq.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062c6:	d018      	beq.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a1b      	ldr	r2, [pc, #108]	; (800633c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d013      	beq.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a1a      	ldr	r2, [pc, #104]	; (8006340 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d00e      	beq.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a18      	ldr	r2, [pc, #96]	; (8006344 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d009      	beq.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a13      	ldr	r2, [pc, #76]	; (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d004      	beq.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a14      	ldr	r2, [pc, #80]	; (8006348 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d10c      	bne.n	8006314 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006300:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	68ba      	ldr	r2, [r7, #8]
 8006308:	4313      	orrs	r3, r2
 800630a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	40012c00 	.word	0x40012c00
 8006338:	40013400 	.word	0x40013400
 800633c:	40000400 	.word	0x40000400
 8006340:	40000800 	.word	0x40000800
 8006344:	40000c00 	.word	0x40000c00
 8006348:	40014000 	.word	0x40014000

0800634c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800637c:	bf00      	nop
 800637e:	370c      	adds	r7, #12
 8006380:	46bd      	mov	sp, r7
 8006382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006386:	4770      	bx	lr

08006388 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e040      	b.n	800641c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d106      	bne.n	80063b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7fb fb12 	bl	80019d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2224      	movs	r2, #36	; 0x24
 80063b4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0201 	bic.w	r2, r2, #1
 80063c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 f82c 	bl	8006424 <UART_SetConfig>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d101      	bne.n	80063d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e022      	b.n	800641c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d002      	beq.n	80063e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fb92 	bl	8006b08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	685a      	ldr	r2, [r3, #4]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006402:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f042 0201 	orr.w	r2, r2, #1
 8006412:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 fc19 	bl	8006c4c <UART_CheckIdleState>
 800641a:	4603      	mov	r3, r0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3708      	adds	r7, #8
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006424:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006428:	b08a      	sub	sp, #40	; 0x28
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800642e:	2300      	movs	r3, #0
 8006430:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006432:	2300      	movs	r3, #0
 8006434:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006436:	2300      	movs	r3, #0
 8006438:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689a      	ldr	r2, [r3, #8]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	431a      	orrs	r2, r3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	69db      	ldr	r3, [r3, #28]
 800644e:	4313      	orrs	r3, r2
 8006450:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	4bb8      	ldr	r3, [pc, #736]	; (800673c <UART_SetConfig+0x318>)
 800645a:	4013      	ands	r3, r2
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6812      	ldr	r2, [r2, #0]
 8006460:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006462:	430b      	orrs	r3, r1
 8006464:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4aae      	ldr	r2, [pc, #696]	; (8006740 <UART_SetConfig+0x31c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d004      	beq.n	8006496 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a1b      	ldr	r3, [r3, #32]
 8006490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006492:	4313      	orrs	r3, r2
 8006494:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064a6:	430a      	orrs	r2, r1
 80064a8:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4aa5      	ldr	r2, [pc, #660]	; (8006744 <UART_SetConfig+0x320>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d126      	bne.n	8006502 <UART_SetConfig+0xde>
 80064b4:	4ba4      	ldr	r3, [pc, #656]	; (8006748 <UART_SetConfig+0x324>)
 80064b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ba:	f003 0303 	and.w	r3, r3, #3
 80064be:	2b03      	cmp	r3, #3
 80064c0:	d81a      	bhi.n	80064f8 <UART_SetConfig+0xd4>
 80064c2:	a201      	add	r2, pc, #4	; (adr r2, 80064c8 <UART_SetConfig+0xa4>)
 80064c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c8:	080064d9 	.word	0x080064d9
 80064cc:	080064e9 	.word	0x080064e9
 80064d0:	080064e1 	.word	0x080064e1
 80064d4:	080064f1 	.word	0x080064f1
 80064d8:	2301      	movs	r3, #1
 80064da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064de:	e105      	b.n	80066ec <UART_SetConfig+0x2c8>
 80064e0:	2302      	movs	r3, #2
 80064e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064e6:	e101      	b.n	80066ec <UART_SetConfig+0x2c8>
 80064e8:	2304      	movs	r3, #4
 80064ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ee:	e0fd      	b.n	80066ec <UART_SetConfig+0x2c8>
 80064f0:	2308      	movs	r3, #8
 80064f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064f6:	e0f9      	b.n	80066ec <UART_SetConfig+0x2c8>
 80064f8:	2310      	movs	r3, #16
 80064fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064fe:	bf00      	nop
 8006500:	e0f4      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a91      	ldr	r2, [pc, #580]	; (800674c <UART_SetConfig+0x328>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d138      	bne.n	800657e <UART_SetConfig+0x15a>
 800650c:	4b8e      	ldr	r3, [pc, #568]	; (8006748 <UART_SetConfig+0x324>)
 800650e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006512:	f003 030c 	and.w	r3, r3, #12
 8006516:	2b0c      	cmp	r3, #12
 8006518:	d82c      	bhi.n	8006574 <UART_SetConfig+0x150>
 800651a:	a201      	add	r2, pc, #4	; (adr r2, 8006520 <UART_SetConfig+0xfc>)
 800651c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006520:	08006555 	.word	0x08006555
 8006524:	08006575 	.word	0x08006575
 8006528:	08006575 	.word	0x08006575
 800652c:	08006575 	.word	0x08006575
 8006530:	08006565 	.word	0x08006565
 8006534:	08006575 	.word	0x08006575
 8006538:	08006575 	.word	0x08006575
 800653c:	08006575 	.word	0x08006575
 8006540:	0800655d 	.word	0x0800655d
 8006544:	08006575 	.word	0x08006575
 8006548:	08006575 	.word	0x08006575
 800654c:	08006575 	.word	0x08006575
 8006550:	0800656d 	.word	0x0800656d
 8006554:	2300      	movs	r3, #0
 8006556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800655a:	e0c7      	b.n	80066ec <UART_SetConfig+0x2c8>
 800655c:	2302      	movs	r3, #2
 800655e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006562:	e0c3      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006564:	2304      	movs	r3, #4
 8006566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800656a:	e0bf      	b.n	80066ec <UART_SetConfig+0x2c8>
 800656c:	2308      	movs	r3, #8
 800656e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006572:	e0bb      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006574:	2310      	movs	r3, #16
 8006576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800657a:	bf00      	nop
 800657c:	e0b6      	b.n	80066ec <UART_SetConfig+0x2c8>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a73      	ldr	r2, [pc, #460]	; (8006750 <UART_SetConfig+0x32c>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d125      	bne.n	80065d4 <UART_SetConfig+0x1b0>
 8006588:	4b6f      	ldr	r3, [pc, #444]	; (8006748 <UART_SetConfig+0x324>)
 800658a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006592:	2b10      	cmp	r3, #16
 8006594:	d011      	beq.n	80065ba <UART_SetConfig+0x196>
 8006596:	2b10      	cmp	r3, #16
 8006598:	d802      	bhi.n	80065a0 <UART_SetConfig+0x17c>
 800659a:	2b00      	cmp	r3, #0
 800659c:	d005      	beq.n	80065aa <UART_SetConfig+0x186>
 800659e:	e014      	b.n	80065ca <UART_SetConfig+0x1a6>
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	d006      	beq.n	80065b2 <UART_SetConfig+0x18e>
 80065a4:	2b30      	cmp	r3, #48	; 0x30
 80065a6:	d00c      	beq.n	80065c2 <UART_SetConfig+0x19e>
 80065a8:	e00f      	b.n	80065ca <UART_SetConfig+0x1a6>
 80065aa:	2300      	movs	r3, #0
 80065ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065b0:	e09c      	b.n	80066ec <UART_SetConfig+0x2c8>
 80065b2:	2302      	movs	r3, #2
 80065b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065b8:	e098      	b.n	80066ec <UART_SetConfig+0x2c8>
 80065ba:	2304      	movs	r3, #4
 80065bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065c0:	e094      	b.n	80066ec <UART_SetConfig+0x2c8>
 80065c2:	2308      	movs	r3, #8
 80065c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065c8:	e090      	b.n	80066ec <UART_SetConfig+0x2c8>
 80065ca:	2310      	movs	r3, #16
 80065cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065d0:	bf00      	nop
 80065d2:	e08b      	b.n	80066ec <UART_SetConfig+0x2c8>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a5e      	ldr	r2, [pc, #376]	; (8006754 <UART_SetConfig+0x330>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d125      	bne.n	800662a <UART_SetConfig+0x206>
 80065de:	4b5a      	ldr	r3, [pc, #360]	; (8006748 <UART_SetConfig+0x324>)
 80065e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80065e8:	2b40      	cmp	r3, #64	; 0x40
 80065ea:	d011      	beq.n	8006610 <UART_SetConfig+0x1ec>
 80065ec:	2b40      	cmp	r3, #64	; 0x40
 80065ee:	d802      	bhi.n	80065f6 <UART_SetConfig+0x1d2>
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d005      	beq.n	8006600 <UART_SetConfig+0x1dc>
 80065f4:	e014      	b.n	8006620 <UART_SetConfig+0x1fc>
 80065f6:	2b80      	cmp	r3, #128	; 0x80
 80065f8:	d006      	beq.n	8006608 <UART_SetConfig+0x1e4>
 80065fa:	2bc0      	cmp	r3, #192	; 0xc0
 80065fc:	d00c      	beq.n	8006618 <UART_SetConfig+0x1f4>
 80065fe:	e00f      	b.n	8006620 <UART_SetConfig+0x1fc>
 8006600:	2300      	movs	r3, #0
 8006602:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006606:	e071      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006608:	2302      	movs	r3, #2
 800660a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800660e:	e06d      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006610:	2304      	movs	r3, #4
 8006612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006616:	e069      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006618:	2308      	movs	r3, #8
 800661a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800661e:	e065      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006620:	2310      	movs	r3, #16
 8006622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006626:	bf00      	nop
 8006628:	e060      	b.n	80066ec <UART_SetConfig+0x2c8>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a4a      	ldr	r2, [pc, #296]	; (8006758 <UART_SetConfig+0x334>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d129      	bne.n	8006688 <UART_SetConfig+0x264>
 8006634:	4b44      	ldr	r3, [pc, #272]	; (8006748 <UART_SetConfig+0x324>)
 8006636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800663a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800663e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006642:	d014      	beq.n	800666e <UART_SetConfig+0x24a>
 8006644:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006648:	d802      	bhi.n	8006650 <UART_SetConfig+0x22c>
 800664a:	2b00      	cmp	r3, #0
 800664c:	d007      	beq.n	800665e <UART_SetConfig+0x23a>
 800664e:	e016      	b.n	800667e <UART_SetConfig+0x25a>
 8006650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006654:	d007      	beq.n	8006666 <UART_SetConfig+0x242>
 8006656:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800665a:	d00c      	beq.n	8006676 <UART_SetConfig+0x252>
 800665c:	e00f      	b.n	800667e <UART_SetConfig+0x25a>
 800665e:	2300      	movs	r3, #0
 8006660:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006664:	e042      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006666:	2302      	movs	r3, #2
 8006668:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800666c:	e03e      	b.n	80066ec <UART_SetConfig+0x2c8>
 800666e:	2304      	movs	r3, #4
 8006670:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006674:	e03a      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006676:	2308      	movs	r3, #8
 8006678:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800667c:	e036      	b.n	80066ec <UART_SetConfig+0x2c8>
 800667e:	2310      	movs	r3, #16
 8006680:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006684:	bf00      	nop
 8006686:	e031      	b.n	80066ec <UART_SetConfig+0x2c8>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a2c      	ldr	r2, [pc, #176]	; (8006740 <UART_SetConfig+0x31c>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d129      	bne.n	80066e6 <UART_SetConfig+0x2c2>
 8006692:	4b2d      	ldr	r3, [pc, #180]	; (8006748 <UART_SetConfig+0x324>)
 8006694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006698:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800669c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a0:	d014      	beq.n	80066cc <UART_SetConfig+0x2a8>
 80066a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a6:	d802      	bhi.n	80066ae <UART_SetConfig+0x28a>
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d007      	beq.n	80066bc <UART_SetConfig+0x298>
 80066ac:	e016      	b.n	80066dc <UART_SetConfig+0x2b8>
 80066ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066b2:	d007      	beq.n	80066c4 <UART_SetConfig+0x2a0>
 80066b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066b8:	d00c      	beq.n	80066d4 <UART_SetConfig+0x2b0>
 80066ba:	e00f      	b.n	80066dc <UART_SetConfig+0x2b8>
 80066bc:	2300      	movs	r3, #0
 80066be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066c2:	e013      	b.n	80066ec <UART_SetConfig+0x2c8>
 80066c4:	2302      	movs	r3, #2
 80066c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ca:	e00f      	b.n	80066ec <UART_SetConfig+0x2c8>
 80066cc:	2304      	movs	r3, #4
 80066ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066d2:	e00b      	b.n	80066ec <UART_SetConfig+0x2c8>
 80066d4:	2308      	movs	r3, #8
 80066d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066da:	e007      	b.n	80066ec <UART_SetConfig+0x2c8>
 80066dc:	2310      	movs	r3, #16
 80066de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066e2:	bf00      	nop
 80066e4:	e002      	b.n	80066ec <UART_SetConfig+0x2c8>
 80066e6:	2310      	movs	r3, #16
 80066e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a13      	ldr	r2, [pc, #76]	; (8006740 <UART_SetConfig+0x31c>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	f040 80fe 	bne.w	80068f4 <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d837      	bhi.n	8006770 <UART_SetConfig+0x34c>
 8006700:	a201      	add	r2, pc, #4	; (adr r2, 8006708 <UART_SetConfig+0x2e4>)
 8006702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006706:	bf00      	nop
 8006708:	0800672d 	.word	0x0800672d
 800670c:	08006771 	.word	0x08006771
 8006710:	08006735 	.word	0x08006735
 8006714:	08006771 	.word	0x08006771
 8006718:	08006761 	.word	0x08006761
 800671c:	08006771 	.word	0x08006771
 8006720:	08006771 	.word	0x08006771
 8006724:	08006771 	.word	0x08006771
 8006728:	08006769 	.word	0x08006769
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800672c:	f7fe f826 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8006730:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006732:	e020      	b.n	8006776 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8006734:	4b09      	ldr	r3, [pc, #36]	; (800675c <UART_SetConfig+0x338>)
 8006736:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006738:	e01d      	b.n	8006776 <UART_SetConfig+0x352>
 800673a:	bf00      	nop
 800673c:	efff69f3 	.word	0xefff69f3
 8006740:	40008000 	.word	0x40008000
 8006744:	40013800 	.word	0x40013800
 8006748:	40021000 	.word	0x40021000
 800674c:	40004400 	.word	0x40004400
 8006750:	40004800 	.word	0x40004800
 8006754:	40004c00 	.word	0x40004c00
 8006758:	40005000 	.word	0x40005000
 800675c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8006760:	f7fd ff76 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 8006764:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006766:	e006      	b.n	8006776 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8006768:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800676c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800676e:	e002      	b.n	8006776 <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	76fb      	strb	r3, [r7, #27]
        break;
 8006774:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 81b9 	beq.w	8006af0 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	4613      	mov	r3, r2
 8006784:	005b      	lsls	r3, r3, #1
 8006786:	4413      	add	r3, r2
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	429a      	cmp	r2, r3
 800678c:	d305      	bcc.n	800679a <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	429a      	cmp	r2, r3
 8006798:	d902      	bls.n	80067a0 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	76fb      	strb	r3, [r7, #27]
 800679e:	e1a7      	b.n	8006af0 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 80067a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80067a4:	2b08      	cmp	r3, #8
 80067a6:	f200 8092 	bhi.w	80068ce <UART_SetConfig+0x4aa>
 80067aa:	a201      	add	r2, pc, #4	; (adr r2, 80067b0 <UART_SetConfig+0x38c>)
 80067ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b0:	080067d5 	.word	0x080067d5
 80067b4:	080068cf 	.word	0x080068cf
 80067b8:	08006823 	.word	0x08006823
 80067bc:	080068cf 	.word	0x080068cf
 80067c0:	08006857 	.word	0x08006857
 80067c4:	080068cf 	.word	0x080068cf
 80067c8:	080068cf 	.word	0x080068cf
 80067cc:	080068cf 	.word	0x080068cf
 80067d0:	080068a5 	.word	0x080068a5
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80067d4:	f7fd ffd2 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 80067d8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	4619      	mov	r1, r3
 80067de:	f04f 0200 	mov.w	r2, #0
 80067e2:	f04f 0300 	mov.w	r3, #0
 80067e6:	f04f 0400 	mov.w	r4, #0
 80067ea:	0214      	lsls	r4, r2, #8
 80067ec:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80067f0:	020b      	lsls	r3, r1, #8
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	6852      	ldr	r2, [r2, #4]
 80067f6:	0852      	lsrs	r2, r2, #1
 80067f8:	4611      	mov	r1, r2
 80067fa:	f04f 0200 	mov.w	r2, #0
 80067fe:	eb13 0b01 	adds.w	fp, r3, r1
 8006802:	eb44 0c02 	adc.w	ip, r4, r2
 8006806:	4658      	mov	r0, fp
 8006808:	4661      	mov	r1, ip
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	f04f 0400 	mov.w	r4, #0
 8006812:	461a      	mov	r2, r3
 8006814:	4623      	mov	r3, r4
 8006816:	f7f9 fcd7 	bl	80001c8 <__aeabi_uldivmod>
 800681a:	4603      	mov	r3, r0
 800681c:	460c      	mov	r4, r1
 800681e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006820:	e058      	b.n	80068d4 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	085b      	lsrs	r3, r3, #1
 8006828:	f04f 0400 	mov.w	r4, #0
 800682c:	49ae      	ldr	r1, [pc, #696]	; (8006ae8 <UART_SetConfig+0x6c4>)
 800682e:	f04f 0200 	mov.w	r2, #0
 8006832:	eb13 0b01 	adds.w	fp, r3, r1
 8006836:	eb44 0c02 	adc.w	ip, r4, r2
 800683a:	4658      	mov	r0, fp
 800683c:	4661      	mov	r1, ip
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f04f 0400 	mov.w	r4, #0
 8006846:	461a      	mov	r2, r3
 8006848:	4623      	mov	r3, r4
 800684a:	f7f9 fcbd 	bl	80001c8 <__aeabi_uldivmod>
 800684e:	4603      	mov	r3, r0
 8006850:	460c      	mov	r4, r1
 8006852:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8006854:	e03e      	b.n	80068d4 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8006856:	f7fd fefb 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 800685a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	4619      	mov	r1, r3
 8006860:	f04f 0200 	mov.w	r2, #0
 8006864:	f04f 0300 	mov.w	r3, #0
 8006868:	f04f 0400 	mov.w	r4, #0
 800686c:	0214      	lsls	r4, r2, #8
 800686e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006872:	020b      	lsls	r3, r1, #8
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	6852      	ldr	r2, [r2, #4]
 8006878:	0852      	lsrs	r2, r2, #1
 800687a:	4611      	mov	r1, r2
 800687c:	f04f 0200 	mov.w	r2, #0
 8006880:	eb13 0b01 	adds.w	fp, r3, r1
 8006884:	eb44 0c02 	adc.w	ip, r4, r2
 8006888:	4658      	mov	r0, fp
 800688a:	4661      	mov	r1, ip
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f04f 0400 	mov.w	r4, #0
 8006894:	461a      	mov	r2, r3
 8006896:	4623      	mov	r3, r4
 8006898:	f7f9 fc96 	bl	80001c8 <__aeabi_uldivmod>
 800689c:	4603      	mov	r3, r0
 800689e:	460c      	mov	r4, r1
 80068a0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80068a2:	e017      	b.n	80068d4 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	085b      	lsrs	r3, r3, #1
 80068aa:	f04f 0400 	mov.w	r4, #0
 80068ae:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80068b2:	f144 0100 	adc.w	r1, r4, #0
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f04f 0400 	mov.w	r4, #0
 80068be:	461a      	mov	r2, r3
 80068c0:	4623      	mov	r3, r4
 80068c2:	f7f9 fc81 	bl	80001c8 <__aeabi_uldivmod>
 80068c6:	4603      	mov	r3, r0
 80068c8:	460c      	mov	r4, r1
 80068ca:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80068cc:	e002      	b.n	80068d4 <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	76fb      	strb	r3, [r7, #27]
            break;
 80068d2:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068da:	d308      	bcc.n	80068ee <UART_SetConfig+0x4ca>
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068e2:	d204      	bcs.n	80068ee <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	69fa      	ldr	r2, [r7, #28]
 80068ea:	60da      	str	r2, [r3, #12]
 80068ec:	e100      	b.n	8006af0 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	76fb      	strb	r3, [r7, #27]
 80068f2:	e0fd      	b.n	8006af0 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	69db      	ldr	r3, [r3, #28]
 80068f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068fc:	f040 8084 	bne.w	8006a08 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8006900:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006904:	2b08      	cmp	r3, #8
 8006906:	d85f      	bhi.n	80069c8 <UART_SetConfig+0x5a4>
 8006908:	a201      	add	r2, pc, #4	; (adr r2, 8006910 <UART_SetConfig+0x4ec>)
 800690a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690e:	bf00      	nop
 8006910:	08006935 	.word	0x08006935
 8006914:	08006955 	.word	0x08006955
 8006918:	08006975 	.word	0x08006975
 800691c:	080069c9 	.word	0x080069c9
 8006920:	08006991 	.word	0x08006991
 8006924:	080069c9 	.word	0x080069c9
 8006928:	080069c9 	.word	0x080069c9
 800692c:	080069c9 	.word	0x080069c9
 8006930:	080069b1 	.word	0x080069b1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006934:	f7fd ff22 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8006938:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	005a      	lsls	r2, r3, #1
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	085b      	lsrs	r3, r3, #1
 8006944:	441a      	add	r2, r3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	fbb2 f3f3 	udiv	r3, r2, r3
 800694e:	b29b      	uxth	r3, r3
 8006950:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006952:	e03c      	b.n	80069ce <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006954:	f7fd ff28 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 8006958:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	005a      	lsls	r2, r3, #1
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	085b      	lsrs	r3, r3, #1
 8006964:	441a      	add	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	fbb2 f3f3 	udiv	r3, r2, r3
 800696e:	b29b      	uxth	r3, r3
 8006970:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006972:	e02c      	b.n	80069ce <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	085b      	lsrs	r3, r3, #1
 800697a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800697e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	6852      	ldr	r2, [r2, #4]
 8006986:	fbb3 f3f2 	udiv	r3, r3, r2
 800698a:	b29b      	uxth	r3, r3
 800698c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800698e:	e01e      	b.n	80069ce <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006990:	f7fd fe5e 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 8006994:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	005a      	lsls	r2, r3, #1
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	085b      	lsrs	r3, r3, #1
 80069a0:	441a      	add	r2, r3
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80069ae:	e00e      	b.n	80069ce <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	085b      	lsrs	r3, r3, #1
 80069b6:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	fbb2 f3f3 	udiv	r3, r2, r3
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80069c6:	e002      	b.n	80069ce <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	76fb      	strb	r3, [r7, #27]
        break;
 80069cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	2b0f      	cmp	r3, #15
 80069d2:	d916      	bls.n	8006a02 <UART_SetConfig+0x5de>
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069da:	d212      	bcs.n	8006a02 <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	b29b      	uxth	r3, r3
 80069e0:	f023 030f 	bic.w	r3, r3, #15
 80069e4:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069e6:	69fb      	ldr	r3, [r7, #28]
 80069e8:	085b      	lsrs	r3, r3, #1
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	f003 0307 	and.w	r3, r3, #7
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	89fb      	ldrh	r3, [r7, #14]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	89fa      	ldrh	r2, [r7, #14]
 80069fe:	60da      	str	r2, [r3, #12]
 8006a00:	e076      	b.n	8006af0 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	76fb      	strb	r3, [r7, #27]
 8006a06:	e073      	b.n	8006af0 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8006a08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a0c:	2b08      	cmp	r3, #8
 8006a0e:	d85c      	bhi.n	8006aca <UART_SetConfig+0x6a6>
 8006a10:	a201      	add	r2, pc, #4	; (adr r2, 8006a18 <UART_SetConfig+0x5f4>)
 8006a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a16:	bf00      	nop
 8006a18:	08006a3d 	.word	0x08006a3d
 8006a1c:	08006a5b 	.word	0x08006a5b
 8006a20:	08006a79 	.word	0x08006a79
 8006a24:	08006acb 	.word	0x08006acb
 8006a28:	08006a95 	.word	0x08006a95
 8006a2c:	08006acb 	.word	0x08006acb
 8006a30:	08006acb 	.word	0x08006acb
 8006a34:	08006acb 	.word	0x08006acb
 8006a38:	08006ab3 	.word	0x08006ab3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a3c:	f7fd fe9e 	bl	800477c <HAL_RCC_GetPCLK1Freq>
 8006a40:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	085a      	lsrs	r2, r3, #1
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	441a      	add	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006a58:	e03a      	b.n	8006ad0 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a5a:	f7fd fea5 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 8006a5e:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	085a      	lsrs	r2, r3, #1
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	441a      	add	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006a76:	e02b      	b.n	8006ad0 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	085b      	lsrs	r3, r3, #1
 8006a7e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8006a82:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	6852      	ldr	r2, [r2, #4]
 8006a8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006a92:	e01d      	b.n	8006ad0 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a94:	f7fd fddc 	bl	8004650 <HAL_RCC_GetSysClockFreq>
 8006a98:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	085a      	lsrs	r2, r3, #1
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	441a      	add	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006ab0:	e00e      	b.n	8006ad0 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	085b      	lsrs	r3, r3, #1
 8006ab8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006ac8:	e002      	b.n	8006ad0 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	76fb      	strb	r3, [r7, #27]
        break;
 8006ace:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	2b0f      	cmp	r3, #15
 8006ad4:	d90a      	bls.n	8006aec <UART_SetConfig+0x6c8>
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006adc:	d206      	bcs.n	8006aec <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69fa      	ldr	r2, [r7, #28]
 8006ae4:	60da      	str	r2, [r3, #12]
 8006ae6:	e003      	b.n	8006af0 <UART_SetConfig+0x6cc>
 8006ae8:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006afc:	7efb      	ldrb	r3, [r7, #27]
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3728      	adds	r7, #40	; 0x28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08006b08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b14:	f003 0301 	and.w	r3, r3, #1
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00a      	beq.n	8006b32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00a      	beq.n	8006b54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	f003 0304 	and.w	r3, r3, #4
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00a      	beq.n	8006b76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	430a      	orrs	r2, r1
 8006b74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	f003 0308 	and.w	r3, r3, #8
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00a      	beq.n	8006b98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	430a      	orrs	r2, r1
 8006b96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9c:	f003 0310 	and.w	r3, r3, #16
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00a      	beq.n	8006bba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbe:	f003 0320 	and.w	r3, r3, #32
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d01a      	beq.n	8006c1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	430a      	orrs	r2, r1
 8006bfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c06:	d10a      	bne.n	8006c1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d00a      	beq.n	8006c40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	605a      	str	r2, [r3, #4]
  }
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr

08006c4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af02      	add	r7, sp, #8
 8006c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006c5a:	f7fb f815 	bl	8001c88 <HAL_GetTick>
 8006c5e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 0308 	and.w	r3, r3, #8
 8006c6a:	2b08      	cmp	r3, #8
 8006c6c:	d10e      	bne.n	8006c8c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c6e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	2200      	movs	r2, #0
 8006c78:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f000 f82a 	bl	8006cd6 <UART_WaitOnFlagUntilTimeout>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d001      	beq.n	8006c8c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e020      	b.n	8006cce <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0304 	and.w	r3, r3, #4
 8006c96:	2b04      	cmp	r3, #4
 8006c98:	d10e      	bne.n	8006cb8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c9a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 f814 	bl	8006cd6 <UART_WaitOnFlagUntilTimeout>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d001      	beq.n	8006cb8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e00a      	b.n	8006cce <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2220      	movs	r2, #32
 8006cc2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b084      	sub	sp, #16
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	60f8      	str	r0, [r7, #12]
 8006cde:	60b9      	str	r1, [r7, #8]
 8006ce0:	603b      	str	r3, [r7, #0]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce6:	e05d      	b.n	8006da4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cee:	d059      	beq.n	8006da4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cf0:	f7fa ffca 	bl	8001c88 <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	69ba      	ldr	r2, [r7, #24]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d302      	bcc.n	8006d06 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d11b      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006d14:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	689a      	ldr	r2, [r3, #8]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0201 	bic.w	r2, r2, #1
 8006d24:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2220      	movs	r2, #32
 8006d2a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2220      	movs	r2, #32
 8006d30:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e042      	b.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0304 	and.w	r3, r3, #4
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d02b      	beq.n	8006da4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d5a:	d123      	bne.n	8006da4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d64:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006d74:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0201 	bic.w	r2, r2, #1
 8006d84:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2220      	movs	r2, #32
 8006d90:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2220      	movs	r2, #32
 8006d96:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e00f      	b.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	69da      	ldr	r2, [r3, #28]
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	4013      	ands	r3, r2
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	bf0c      	ite	eq
 8006db4:	2301      	moveq	r3, #1
 8006db6:	2300      	movne	r3, #0
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	461a      	mov	r2, r3
 8006dbc:	79fb      	ldrb	r3, [r7, #7]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d092      	beq.n	8006ce8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006dc2:	2300      	movs	r3, #0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3710      	adds	r7, #16
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <__libc_init_array>:
 8006dcc:	b570      	push	{r4, r5, r6, lr}
 8006dce:	4e0d      	ldr	r6, [pc, #52]	; (8006e04 <__libc_init_array+0x38>)
 8006dd0:	4c0d      	ldr	r4, [pc, #52]	; (8006e08 <__libc_init_array+0x3c>)
 8006dd2:	1ba4      	subs	r4, r4, r6
 8006dd4:	10a4      	asrs	r4, r4, #2
 8006dd6:	2500      	movs	r5, #0
 8006dd8:	42a5      	cmp	r5, r4
 8006dda:	d109      	bne.n	8006df0 <__libc_init_array+0x24>
 8006ddc:	4e0b      	ldr	r6, [pc, #44]	; (8006e0c <__libc_init_array+0x40>)
 8006dde:	4c0c      	ldr	r4, [pc, #48]	; (8006e10 <__libc_init_array+0x44>)
 8006de0:	f000 f820 	bl	8006e24 <_init>
 8006de4:	1ba4      	subs	r4, r4, r6
 8006de6:	10a4      	asrs	r4, r4, #2
 8006de8:	2500      	movs	r5, #0
 8006dea:	42a5      	cmp	r5, r4
 8006dec:	d105      	bne.n	8006dfa <__libc_init_array+0x2e>
 8006dee:	bd70      	pop	{r4, r5, r6, pc}
 8006df0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006df4:	4798      	blx	r3
 8006df6:	3501      	adds	r5, #1
 8006df8:	e7ee      	b.n	8006dd8 <__libc_init_array+0xc>
 8006dfa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006dfe:	4798      	blx	r3
 8006e00:	3501      	adds	r5, #1
 8006e02:	e7f2      	b.n	8006dea <__libc_init_array+0x1e>
 8006e04:	08006e8c 	.word	0x08006e8c
 8006e08:	08006e8c 	.word	0x08006e8c
 8006e0c:	08006e8c 	.word	0x08006e8c
 8006e10:	08006e90 	.word	0x08006e90

08006e14 <memset>:
 8006e14:	4402      	add	r2, r0
 8006e16:	4603      	mov	r3, r0
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d100      	bne.n	8006e1e <memset+0xa>
 8006e1c:	4770      	bx	lr
 8006e1e:	f803 1b01 	strb.w	r1, [r3], #1
 8006e22:	e7f9      	b.n	8006e18 <memset+0x4>

08006e24 <_init>:
 8006e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e26:	bf00      	nop
 8006e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e2a:	bc08      	pop	{r3}
 8006e2c:	469e      	mov	lr, r3
 8006e2e:	4770      	bx	lr

08006e30 <_fini>:
 8006e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e32:	bf00      	nop
 8006e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e36:	bc08      	pop	{r3}
 8006e38:	469e      	mov	lr, r3
 8006e3a:	4770      	bx	lr
