 
set ::env(PROJECT_NAME) btc_dsha256
set ::env(DESIGN_TOP) sync_fifo_infer
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/btc_dsha256/rtl/vhdl/sha256core/sync_fifo_infer
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/btc_dsha256/rtl/vhdl/sha256core/sync_fifo_infer/sync_fifo_infer.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
