{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621534484357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621534484366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 21:14:44 2021 " "Processing started: Thu May 20 21:14:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621534484366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534484366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534484367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621534484871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621534484872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-RTL " "Found design unit 1: InstructionRegister-RTL" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494086 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/instructionregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/instructionregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister_tb-testbench " "Found design unit 1: InstructionRegister_tb-testbench" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494088 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister_tb " "Found entity 1: InstructionRegister_tb" {  } { { "TestBench_files/InstructionRegister_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpreg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpreg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File-RTL " "Found design unit 1: GPReg_File-RTL" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494090 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File " "Found entity 1: GPReg_File" {  } { { "GPReg_File.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/gpreg_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/gpreg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPReg_File_tb-testbench " "Found design unit 1: GPReg_File_tb-testbench" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494093 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPReg_File_tb " "Found entity 1: GPReg_File_tb" {  } { { "TestBench_files/GPReg_File_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-RTL " "Found design unit 1: ControlUnit-RTL" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_library " "Found design unit 1: CPU_library" {  } { { "CPU_library.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder-RTL " "Found design unit 1: OpcodeDecoder-RTL" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494098 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder " "Found entity 1: OpcodeDecoder" {  } { { "OpcodeDecoder.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494098 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TestBench_files/OpcodeDecoder.vhd " "Can't analyze file -- file TestBench_files/OpcodeDecoder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1621534494100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_files/opcodedecoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_files/opcodedecoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpcodeDecoder_tb-testbench " "Found design unit 1: OpcodeDecoder_tb-testbench" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494102 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpcodeDecoder_tb " "Found entity 1: OpcodeDecoder_tb" {  } { { "TestBench_files/OpcodeDecoder_tb.vhd" "" { Text "C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621534494102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534494102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OpcodeDecoder " "Elaborating entity \"OpcodeDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621534494139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621534494659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621534494964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621534494964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621534494998 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621534494998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621534494998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621534494998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621534495011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 21:14:55 2021 " "Processing ended: Thu May 20 21:14:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621534495011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621534495011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621534495011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621534495011 ""}
