{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433488417990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433488417996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 10:13:37 2015 " "Processing started: Fri Jun 05 10:13:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433488417996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433488417996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dipole -c dipole " "Command: quartus_map --read_settings_files=on --write_settings_files=off dipole -c dipole" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433488417996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433488418541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dipole.v 1 1 " "Found 1 design units, including 1 entities, in source file dipole.v" { { "Info" "ISGN_ENTITY_NAME" "1 dipole " "Found entity 1: dipole" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488427972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488427972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dipole " "Elaborating entity \"dipole\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433488428006 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zeroT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object zeroT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433488428008 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tenT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object tenT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433488428008 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "elevenT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object elevenT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433488428008 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "twentyT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object twentyT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433488428008 "|dipole"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "thirdteenT dipole.v(602) " "Verilog HDL warning at dipole.v(602): object thirdteenT used but never assigned" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433488428008 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(116) " "Verilog HDL assignment warning at dipole.v(116): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428009 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(121) " "Verilog HDL assignment warning at dipole.v(121): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428009 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(134) " "Verilog HDL assignment warning at dipole.v(134): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428009 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(136) " "Verilog HDL assignment warning at dipole.v(136): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428009 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(138) " "Verilog HDL assignment warning at dipole.v(138): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428009 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dipole.v(140) " "Verilog HDL assignment warning at dipole.v(140): truncated value with size 32 to match size of target (1)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428009 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(887) " "Verilog HDL assignment warning at dipole.v(887): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428020 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(888) " "Verilog HDL assignment warning at dipole.v(888): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428020 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(889) " "Verilog HDL assignment warning at dipole.v(889): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428020 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(890) " "Verilog HDL assignment warning at dipole.v(890): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428020 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dipole.v(927) " "Verilog HDL assignment warning at dipole.v(927): truncated value with size 32 to match size of target (12)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428021 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(941) " "Verilog HDL assignment warning at dipole.v(941): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428021 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(954) " "Verilog HDL assignment warning at dipole.v(954): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428021 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dipole.v(969) " "Verilog HDL assignment warning at dipole.v(969): truncated value with size 32 to match size of target (4)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428021 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dipole.v(970) " "Verilog HDL assignment warning at dipole.v(970): truncated value with size 32 to match size of target (5)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428022 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1131) " "Verilog HDL assignment warning at dipole.v(1131): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428025 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1132) " "Verilog HDL assignment warning at dipole.v(1132): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428025 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1133) " "Verilog HDL assignment warning at dipole.v(1133): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428026 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1236) " "Verilog HDL assignment warning at dipole.v(1236): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428029 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1237) " "Verilog HDL assignment warning at dipole.v(1237): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428029 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1238) " "Verilog HDL assignment warning at dipole.v(1238): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428029 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1239) " "Verilog HDL assignment warning at dipole.v(1239): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428030 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1240) " "Verilog HDL assignment warning at dipole.v(1240): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428030 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1241) " "Verilog HDL assignment warning at dipole.v(1241): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428030 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1242) " "Verilog HDL assignment warning at dipole.v(1242): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428030 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1243) " "Verilog HDL assignment warning at dipole.v(1243): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428030 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1244) " "Verilog HDL assignment warning at dipole.v(1244): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428030 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1245) " "Verilog HDL assignment warning at dipole.v(1245): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428031 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1246) " "Verilog HDL assignment warning at dipole.v(1246): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428031 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1247) " "Verilog HDL assignment warning at dipole.v(1247): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428031 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1248) " "Verilog HDL assignment warning at dipole.v(1248): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428031 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1259) " "Verilog HDL assignment warning at dipole.v(1259): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428031 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1260) " "Verilog HDL assignment warning at dipole.v(1260): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428032 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1261) " "Verilog HDL assignment warning at dipole.v(1261): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428032 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1262) " "Verilog HDL assignment warning at dipole.v(1262): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428032 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1263) " "Verilog HDL assignment warning at dipole.v(1263): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428032 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1264) " "Verilog HDL assignment warning at dipole.v(1264): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428032 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1265) " "Verilog HDL assignment warning at dipole.v(1265): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428033 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1266) " "Verilog HDL assignment warning at dipole.v(1266): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428033 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1267) " "Verilog HDL assignment warning at dipole.v(1267): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428033 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1268) " "Verilog HDL assignment warning at dipole.v(1268): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428033 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1269) " "Verilog HDL assignment warning at dipole.v(1269): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428033 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1270) " "Verilog HDL assignment warning at dipole.v(1270): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428034 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1271) " "Verilog HDL assignment warning at dipole.v(1271): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428034 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1305) " "Verilog HDL assignment warning at dipole.v(1305): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428037 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1306) " "Verilog HDL assignment warning at dipole.v(1306): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428038 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1307) " "Verilog HDL assignment warning at dipole.v(1307): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428039 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1308) " "Verilog HDL assignment warning at dipole.v(1308): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428039 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1309) " "Verilog HDL assignment warning at dipole.v(1309): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428040 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1310) " "Verilog HDL assignment warning at dipole.v(1310): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428040 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1311) " "Verilog HDL assignment warning at dipole.v(1311): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428040 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1312) " "Verilog HDL assignment warning at dipole.v(1312): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428040 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1313) " "Verilog HDL assignment warning at dipole.v(1313): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428040 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1314) " "Verilog HDL assignment warning at dipole.v(1314): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428041 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1315) " "Verilog HDL assignment warning at dipole.v(1315): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428041 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1316) " "Verilog HDL assignment warning at dipole.v(1316): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428041 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1317) " "Verilog HDL assignment warning at dipole.v(1317): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428041 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dipole.v(1328) " "Verilog HDL assignment warning at dipole.v(1328): truncated value with size 32 to match size of target (9)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428041 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dipole.v(1329) " "Verilog HDL assignment warning at dipole.v(1329): truncated value with size 32 to match size of target (13)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428042 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dipole.v(1330) " "Verilog HDL assignment warning at dipole.v(1330): truncated value with size 32 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428042 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1331) " "Verilog HDL assignment warning at dipole.v(1331): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428042 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1332) " "Verilog HDL assignment warning at dipole.v(1332): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428042 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1333) " "Verilog HDL assignment warning at dipole.v(1333): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428042 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1334) " "Verilog HDL assignment warning at dipole.v(1334): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428043 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1335) " "Verilog HDL assignment warning at dipole.v(1335): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428043 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 dipole.v(1336) " "Verilog HDL assignment warning at dipole.v(1336): truncated value with size 13 to match size of target (8)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428043 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1337) " "Verilog HDL assignment warning at dipole.v(1337): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428043 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1338) " "Verilog HDL assignment warning at dipole.v(1338): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428043 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1339) " "Verilog HDL assignment warning at dipole.v(1339): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428044 "|dipole"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 dipole.v(1340) " "Verilog HDL assignment warning at dipole.v(1340): truncated value with size 32 to match size of target (10)" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433488428044 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zeroT 0 dipole.v(602) " "Net \"zeroT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433488428076 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tenT 0 dipole.v(602) " "Net \"tenT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433488428076 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "elevenT 0 dipole.v(602) " "Net \"elevenT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433488428076 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twentyT 0 dipole.v(602) " "Net \"twentyT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433488428076 "|dipole"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "thirdteenT 0 dipole.v(602) " "Net \"thirdteenT\" at dipole.v(602) has no driver or initial value, using a default initial value '0'" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433488428076 "|dipole"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div31\"" {  } { { "dipole.v" "Div31" { Text "D:/verilog_projects/dipole/dipole.v" 1337 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "dipole.v" "Div7" { Text "D:/verilog_projects/dipole/dipole.v" 1245 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div23\"" {  } { { "dipole.v" "Div23" { Text "D:/verilog_projects/dipole/dipole.v" 1314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "dipole.v" "Div15" { Text "D:/verilog_projects/dipole/dipole.v" 1268 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div30\"" {  } { { "dipole.v" "Div30" { Text "D:/verilog_projects/dipole/dipole.v" 1336 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "dipole.v" "Div6" { Text "D:/verilog_projects/dipole/dipole.v" 1244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div22\"" {  } { { "dipole.v" "Div22" { Text "D:/verilog_projects/dipole/dipole.v" 1313 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "dipole.v" "Div14" { Text "D:/verilog_projects/dipole/dipole.v" 1267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div29\"" {  } { { "dipole.v" "Div29" { Text "D:/verilog_projects/dipole/dipole.v" 1335 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "dipole.v" "Div5" { Text "D:/verilog_projects/dipole/dipole.v" 1243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "dipole.v" "Div21" { Text "D:/verilog_projects/dipole/dipole.v" 1312 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "dipole.v" "Div13" { Text "D:/verilog_projects/dipole/dipole.v" 1266 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div28\"" {  } { { "dipole.v" "Div28" { Text "D:/verilog_projects/dipole/dipole.v" 1334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "dipole.v" "Div4" { Text "D:/verilog_projects/dipole/dipole.v" 1242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div20\"" {  } { { "dipole.v" "Div20" { Text "D:/verilog_projects/dipole/dipole.v" 1311 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "dipole.v" "Div12" { Text "D:/verilog_projects/dipole/dipole.v" 1265 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div27\"" {  } { { "dipole.v" "Div27" { Text "D:/verilog_projects/dipole/dipole.v" 1333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "dipole.v" "Div3" { Text "D:/verilog_projects/dipole/dipole.v" 1241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "dipole.v" "Div19" { Text "D:/verilog_projects/dipole/dipole.v" 1310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "dipole.v" "Div11" { Text "D:/verilog_projects/dipole/dipole.v" 1264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div26\"" {  } { { "dipole.v" "Div26" { Text "D:/verilog_projects/dipole/dipole.v" 1332 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "dipole.v" "Div2" { Text "D:/verilog_projects/dipole/dipole.v" 1240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "dipole.v" "Div18" { Text "D:/verilog_projects/dipole/dipole.v" 1309 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "dipole.v" "Div10" { Text "D:/verilog_projects/dipole/dipole.v" 1263 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div25\"" {  } { { "dipole.v" "Div25" { Text "D:/verilog_projects/dipole/dipole.v" 1331 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "dipole.v" "Div1" { Text "D:/verilog_projects/dipole/dipole.v" 1239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "dipole.v" "Div17" { Text "D:/verilog_projects/dipole/dipole.v" 1308 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "dipole.v" "Div9" { Text "D:/verilog_projects/dipole/dipole.v" 1262 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div24\"" {  } { { "dipole.v" "Div24" { Text "D:/verilog_projects/dipole/dipole.v" 1330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "dipole.v" "Div0" { Text "D:/verilog_projects/dipole/dipole.v" 1238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "dipole.v" "Div16" { Text "D:/verilog_projects/dipole/dipole.v" 1307 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "dipole.v" "Div8" { Text "D:/verilog_projects/dipole/dipole.v" 1261 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429392 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433488429392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div31 " "Elaborated megafunction instantiation \"lpm_divide:Div31\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1337 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div31 " "Instantiated megafunction \"lpm_divide:Div31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429433 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1337 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433488429433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "D:/verilog_projects/dipole/db/lpm_divide_nbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/verilog_projects/dipole/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/verilog_projects/dipole/db/alt_u_div_00f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div30 " "Elaborated megafunction instantiation \"lpm_divide:Div30\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1336 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div30 " "Instantiated megafunction \"lpm_divide:Div30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429555 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1336 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433488429555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_obm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_obm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_obm " "Found entity 1: lpm_divide_obm" {  } { { "db/lpm_divide_obm.tdf" "" { Text "D:/verilog_projects/dipole/db/lpm_divide_obm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/verilog_projects/dipole/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vve " "Found entity 1: alt_u_div_vve" {  } { { "db/alt_u_div_vve.tdf" "" { Text "D:/verilog_projects/dipole/db/alt_u_div_vve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div29 " "Elaborated megafunction instantiation \"lpm_divide:Div29\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1335 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div29 " "Instantiated megafunction \"lpm_divide:Div29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429638 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1335 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433488429638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div24 " "Elaborated megafunction instantiation \"lpm_divide:Div24\"" {  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488429742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div24 " "Instantiated megafunction \"lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433488429742 ""}  } { { "dipole.v" "" { Text "D:/verilog_projects/dipole/dipole.v" 1330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433488429742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "D:/verilog_projects/dipole/db/lpm_divide_mbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/verilog_projects/dipole/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/verilog_projects/dipole/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433488429826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433488429826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1433488437978 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433488444579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433488445822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433488445822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10438 " "Implemented 10438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433488446395 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433488446395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10336 " "Implemented 10336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433488446395 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1433488446395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433488446395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433488446536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 10:14:06 2015 " "Processing ended: Fri Jun 05 10:14:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433488446536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433488446536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433488446536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433488446536 ""}
