/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of APOLLO
 *
 *  ----------------------------------------------------------------
 */

#ifndef __APOLLO_REG_STRUCT_H__
#define __APOLLO_REG_STRUCT_H__

#include <hal/chipdef/allreg.h>

typedef enum rtk_reg_list_e
{
#if defined(CONFIG_SDK_APOLLO)
    /* Interface */
    DIGITAL_INTERFACE_SELECTr = 0,
    SKIP_MII_RXERr,
    EXT_RGMXFr,
    I2C_CLOCK_DIVr,
    MDX_MDC_DIVr,
    EXT_TXC_DLYr,
    GPHY_IND_WDr,
    GPHY_IND_CMDr,
    GPHY_IND_RDr,
    EFUSE_IND_WDr,
    EFUSE_IND_CMDr = 10,
    EFUSE_IND_RDr,
    I2C_IND_WDr,
    I2C_IND_CMDr,
    I2C_IND_RDr,
    TAB_IND_WDr,
    TAB_IND_CMDr,
    TAB_IND_RDr,
    REGCTRL_GLBr,
    IOPAD_CFGr,
    IO_GPIO_EN2r = 20,
    IO_GPIO_EN1r,
    IO_GPIO_EN0r,
    IO_LED_ENr,
    IO_MODE_ENr,
    CFG_PCSXFr,
    CFG_PHY_CTRLr,
    CFG_PHY_POLL_CMDr,
    CFG_PHY_POLL_ADR_0r,
    CFG_PHY_POLL_ADR_1r,
    CFG_PHY_POLL_INV_0r = 30,
    CFG_PHY_POLL_INV_1r,
    CFG_PHY_POLL_WD_0r,
    CFG_PHY_POLL_WD_1r,
    CHIP_DEBUG_OUTr,

    /* Reset */
    CHIP_RSTr,

    /* Interrupt */
    INTR_CTRLr,
    INTR_IMRr,
    INTR_IMSr,
    INTR_STATr,

    /* BIST & BISR */
    BIST_CFG19r = 40,
    BIST_CFG18r,
    BIST_CFG17r,
    BIST_CFG16r,
    BIST_CFG15r,
    BIST_CFG14r,
    BIST_CFG13r,
    BIST_CFG12r,
    BIST_CFG9r,
    BIST_CFG8r,
    BIST_CFG7r = 50,
    BIST_CFG4r,
    BIST_CFG3r,
    BIST_CFG2r,
    BIST_CFG1r,
    BIST_CFG0r,
    DIAG_MODEr,
    DFR_TEST_RESUMEr,
    BIST_CFGr,
    RAM_DVS_CFG2r,
    RAM_DVS_CFG3r = 60,
    PON_INTEGRATIONr,

    /* CPU relative */

    /* LED */
    LED_LEDr,
    DATA_LED_CFGr,
    LED_ACTIVE_LOW_CFGr,
    SERI_LED_ACTIVE_LOW_CFGr,
    PWR_ON_LIGHT_ENr,
    LED_FORCE_VALUE_CFGr,
    LED_BLINK_RATE_CFGr,
    LOW_RATE_BLINK_CFGr,
    LED_ENr = 70,

    /* HW Misc. */
    FORCE_P_DMPr,
    EN_FORCE_P_DMPr,
    GLB_MAC_MISCr,
    WRAP_GPHY_MISCr,

    /* Chp Information */
    MODEL_NAME_INFOr,
    CHIP_INFOr,
    BOND_INFOr,
    EFUSE_CFGr,
    MISCELLANEOUS_CONFIGURE0r,
    PHY_ADr = 80,
    FORCE_P_ABLTYr,
    MDX_PHY_REG0r,
    MDX_PHY_REG1r,
    UPS_CTRL2r,
    GATING_CLK_1r,
    UPS_CTRL6r,
    EEE_CFGr,
    EEE_PAGEr,
    EEE_EXT_PAGEr,
    EEE_EN_SPD1000r = 90,
    EEE_EN_SPD100r,
    EEE_LP_SPD1000r,
    EEE_LP_SPD100r,
    ROUTER_UPS_CFGr,
    P_ABLTYr,
    GPIO_CTRL_0r,
    GPIO_CTRL_1r,
    GPIO_CTRL_2r,
    GPIO_CTRL_3r,
    RTL_OUI_CFGr = 100,
    REVISON_CFGr,
    MODEL_CFGr,
    WAKELPI_SLOT_PRDr,
    WAKELPI_SLOT_PG0r,
    WAKELPI_SLOT_PG1r,
    WAKELPI_SLOT_PG2r,
    WAKELPI_SLOT_PG3r,
    RGM_EEEr,
    ABLTY_FORCE_MODEr,
    DEBUG_SELr = 110,
    RST_SYNC_FIFOr,
    SDS_CFGr,
    MAC_ACT_CFGr,
    UTP_FIB_DET_CFGr,
    CHIP_CFGr,
    BYPS_ABLTY_LOCKr,
    FIFO_ERR_STSr,
    SDS_AN_RX_CFGr,
    SDS_FIB_STATUSr,
    EXT_STSr = 120,
    AFE_VERr,
    SOFTWARE_RSTr,
    PON_MODE_CFGr,
    PARSER_FIELD_SELTOR_CTRL_14_15r,
    PARSER_FIELD_SELTOR_CTRL_12_13r,
    PARSER_FIELD_SELTOR_CTRL_10_11r,
    PARSER_FIELD_SELTOR_CTRL_8_9r,
    PARSER_FIELD_SELTOR_CTRL_6_7r,
    PARSER_FIELD_SELTOR_CTRL_4_5r,
    PARSER_FIELD_SELTOR_CTRL_2_3r = 130,
    PARSER_FIELD_SELTOR_CTRL_0_1r,
    HTRAM_DVS_CFGr,
    RAM_DVS_CFG0r,
    RAM_DVS_CFG1r,
    HWPKT_GEN_STAr,
    ALL_PORT_LKDN_TIMEr,
    MODE_EXTr,
    GPHY_AFE_DBG_CFGr,
    AD5_CTRLr,
    PWM_CTRL1r = 140,
    PWM_CTRL2r,
    TM_DLYr,
    TM_CTRLr,
    TM_STSr,
    AD5_ALARMr,
    AD5_DATAr,
    TM_ALARMr,
    CHIP_INF_SELr,
    AUTODET_CTRLr,
    AUTODET_STSr = 150,
    SLIC_INSEL_CTRLr,
    GPIO_CTRL_4r,
    SYS_PKT_BUF_CTRLr,
    DYNGASP_CTRLr,
    BOND_STRAP_STS0r,
    BOND_STRAP_STS1r,
    BOND_STRAP_STS2r,

    /* MAC Control */
    FPGA_VER_MACr,
    MAC_CPU_TAG_CTRLr,
    MAC_CPU_TAG_AWARE_CTRLr = 160,
    ACCEPT_MAX_LEN_CTRLr,
    MAX_LENGTH_CFG1r,
    MAX_LENGTH_CFG0r,
    MAX_LENGTH_LIMINT_IPGr,
    IOL_RXDROP_CFGr,
    CFG_BACKPRESSUREr,
    CFG_UNHIOLr,
    SWITCH_MACr,
    SWITCH_CTRLr,
    INBW_BOUNDr = 170,
    MAX_FIFO_SIZEr,
    P_TX_ERR_CNTr,
    P_CGSTTIMERr,
    P_MISCr,
    P_CFG_FRC_RATEr,
    P0_CUR_RATEr,

    /* PHY & Serdes */
    WSDS_ANA_00r,
    WSDS_ANA_01r,
    WSDS_ANA_02r,
    WSDS_ANA_03r = 180,
    WSDS_ANA_04r,
    WSDS_ANA_05r,
    WSDS_ANA_06r,
    WSDS_ANA_07r,
    WSDS_ANA_08r,
    WSDS_ANA_09r,
    WSDS_ANA_0Ar,
    WSDS_ANA_0Br,
    WSDS_ANA_0Cr,
    WSDS_ANA_0Dr = 190,
    WSDS_ANA_0Er,
    WSDS_ANA_0Fr,
    WSDS_ANA_10r,
    WSDS_ANA_11r,
    WSDS_ANA_12r,
    WSDS_ANA_13r,
    WSDS_ANA_14r,
    WSDS_ANA_15r,
    WSDS_ANA_16r,
    WSDS_ANA_17r = 200,
    WSDS_ANA_18r,
    WSDS_ANA_19r,
    WSDS_ANA_1Ar,
    WSDS_ANA_1Br,
    WSDS_ANA_1Cr,
    WSDS_ANA_1Dr,
    WSDS_ANA_1Er,
    WSDS_ANA_1Fr,
    WSDS_ANA_20r,
    WSDS_ANA_21r = 210,
    WSDS_ANA_22r,
    WSDS_ANA_23r,
    WSDS_ANA_24r,
    WSDS_ANA_25r,
    WSDS_DIG_00r,
    WSDS_DIG_01r,
    WSDS_DIG_02r,
    WSDS_DIG_03r,
    WSDS_DIG_04r,
    WSDS_DIG_05r = 220,
    WSDS_DIG_06r,
    WSDS_DIG_07r,
    WSDS_DIG_08r,
    WSDS_DIG_09r,
    WSDS_DIG_0Ar,
    WSDS_DIG_0Br,
    WSDS_DIG_0Cr,
    WSDS_DIG_0Dr,
    WSDS_DIG_0Er,
    WSDS_DIG_0Fr = 230,
    WSDS_DIG_10r,
    WSDS_DIG_11r,
    WSDS_DIG_12r,
    WSDS_DIG_13r,
    WSDS_DIG_14r,
    WSDS_DIG_15r,
    WSDS_DIG_16r,
    WSDS_DIG_17r,
    WSDS_DIG_18r,
    WSDS_DIG_19r = 240,
    WSDS_DIG_1Ar,
    WSDS_DIG_1Br,
    WSDS_DIG_1Cr,
    WSDS_DIG_1Dr,
    WSDS_DIG_1Er,
    WSDS_DIG_1Fr,
    WSDS_DIG_20r,
    WSDS_DIG_21r,
    WSDS_DIG_22r,
    WSDS_DIG_23r = 250,
    WSDS_DIG_24r,
    WSDS_DIG_25r,
    WSDS_DIG_26r,
    WSDS_DIG_27r,
    SDS_REG0r,
    SDS_REG1r,
    SDS_REG2r,
    SDS_REG3r,
    SDS_REG4r,
    SDS_REG5r = 260,
    SDS_REG6r,
    SDS_REG7r,
    SDS_REG8r,
    SDS_REG9r,
    SDS_REG10r,
    SDS_REG11r,
    SDS_REG12r,
    SDS_REG13r,
    SDS_REG14r,
    SDS_REG15r = 270,
    SDS_REG16r,
    SDS_REG17r,
    SDS_REG18r,
    SDS_REG19r,
    SDS_REG20r,
    SDS_REG21r,
    SDS_REG22r,
    SDS_REG23r,
    SDS_REG24r,
    SDS_REG25r = 280,
    SDS_REG26r,
    SDS_REG27r,
    SDS_REG28r,
    SDS_REG29r,
    SDS_EXT_REG0r,
    SDS_EXT_REG1r,
    SDS_EXT_REG2r,
    SDS_EXT_REG3r,
    SDS_EXT_REG4r,
    SDS_EXT_REG5r = 290,
    SDS_EXT_REG6r,
    SDS_EXT_REG7r,
    SDS_EXT_REG8r,
    SDS_EXT_REG9r,
    SDS_EXT_REG10r,
    SDS_EXT_REG11r,
    SDS_EXT_REG12r,
    SDS_EXT_REG13r,
    SDS_EXT_REG14r,
    SDS_EXT_REG15r = 300,
    SDS_EXT_REG16r,
    SDS_EXT_REG24r,
    SDS_EXT_REG25r,
    SDS_EXT_REG26r,
    SDS_EXT_REG27r,
    SDS_EXT_REG28r,
    SDS_EXT_REG29r,
    SDS_EXT_REG30r,
    FIB_REG0r,
    FIB_REG1r = 310,
    FIB_REG2r,
    FIB_REG4r,
    FIB_REG5r,
    FIB_REG6r,
    FIB_REG7r,
    FIB_REG8r,
    FIB_REG13r,
    FIB_REG14r,
    FIB_REG16r,
    FIB_REG17r = 320,
    FIB_REG18r,
    FIB_REG19r,
    FIB_REG20r,
    FIB_REG21r,
    FIB_REG22r,
    FIB_REG23r,
    FIB_REG28r,
    FIB_REG29r,
    FIB_REG30r,
    FIB_EXT_REG0r = 330,
    FIB_EXT_REG1r,
    FIB_EXT_REG2r,
    FIB_EXT_REG4r,
    FIB_EXT_REG5r,
    FIB_EXT_REG6r,
    FIB_EXT_REG7r,
    FIB_EXT_REG8r,
    FIB_EXT_REG13r,
    FIB_EXT_REG14r,
    FIB_EXT_REG16r = 340,
    FIB_EXT_REG17r,
    FIB_EXT_REG18r,
    FIB_EXT_REG19r,
    FIB_EXT_REG20r,
    FIB_EXT_REG21r,
    FIB_EXT_REG22r,
    FIB_EXT_REG23r,
    FIB_EXT_REG24r,
    FIB_EXT_REG25r,
    FIB_EXT_REG26r = 350,
    FIB_EXT_REG27r,
    FIB_EXT_REG28r,
    FIB_EXT_REG29r,
    FIB_EXT_REG30r,

    /* RTCT */

    /* Power Saving */
    EEE_TX_SEL_CTRLr,
    EEE_TX_TIMER_100M_CTRLr,
    EEE_TX_THR_100M_CTRLr,
    EEE_TX_TIMER_GIGA_CTRLr,
    EEE_TX_THR_GIGA_CTRLr,
    EEE_PORT_CFGr = 360,
    EEEP_TIMER_UNIT_CTRLr,
    EEEP_TX_100M_CTRLr,
    EEEP_TX_GIGA_CTRLr,
    EEEP_RX_RATE_100M_CTRLr,
    EEEP_RX_RATE_GIGA_CTRLr,
    EEEP_RX_SLEEP_STEP_CTRLr,
    EEEP_RX_TIMER_100M_CTRLr,
    EEEP_RX_TIMER_GIGA_CTRLr,
    PS_GATCLK_SLCLK_CTRLr,
    PS_LINKID_GATCLK_CTRLr = 370,
    PS_EEE_GATCLK_CTRLr,
    P_EEECFGr,
    P_EEETXMTRr,
    P_EEERXMTRr,
    P_EEEPTXMTRr,
    P_EEEPRXMTRr,
    EEE_TX_THR_GIGAr,
    EEE_TX_THR_FEr,
    EEE_RX_FC_REGr,
    EEE_MISCr = 380,
    EEE_GIGA_CTRL0r,
    EEE_GIGA_CTRL1r,
    EEE_100M_CTRL0r,
    EEE_100M_CTRL1r,
    EEEP_TX_RATE_GIGAr,
    EEEP_TX_RATE_100Mr,
    EEEP_RX_RATE_GIGAr,
    EEEP_RX_RATE_100Mr,
    EEEP_GIGA_CTRL0r,
    EEEP_GIGA_CTRL1r = 390,
    EEEP_GIGA_CTRL2r,
    EEEP_100M_CTRL0r,
    EEEP_100M_CTr,
    EEEP_100M_CTRL2r,
    EEEP_CTRL0r,
    EEEP_CTRL1r,
    EEE_BURSTSIZEr,
    EEE_IFG_CFGr,

    /* Auto Fallback */
    FB_CTRLr,
    FB_P0_1_CFGr = 400,
    FB_P0_1_ERR_CNTr,
    FB_P0_1_MONITOR_CNTr,
    FB_P3_5_CFGr,
    FB_P3_5_ERR_CNTr,
    FB_P3_5_MONITOR_CNTr,

    /* Address Table Lookup */
    LUT_UNMATCHED_SA_CTRLr,
    LUT_UNKN_SA_CTRLr,
    LUT_UNKN_UC_DA_CTRLr,
    LUT_LEARN_OVER_CTRLr,
    LUT_CFGr = 410,
    LUT_DIS_AGEr,
    LUT_LRN_LIMITNOr,
    L2_LRN_CNTr,
    L2_LRN_OVER_STSr,
    LUT_SYS_LRN_LIMITNOr,
    L2_SYS_LRN_OVER_STSr,
    L2_SYS_LRN_CNTr,
    UNKN_L2_MCr,
    UNKN_IP4_MCr,
    UNKN_IP6_MCr = 420,
    UNKN_MC_PRIr,
    LUT_BC_FLOODr,
    LUT_UNKN_MC_FLOODr,
    LUT_UNKN_UC_FLOODr,
    L2_EFIDr,
    LUT_SYS_LRN_OVER_CTRLr,

    /* Address Learning & Flush */
    L2_TBL_FLUSH_CTRLr,
    L2_TBL_FLUSH_ENr,

    /* L2 &IP Multicast */
    L2_IPMC_VLAN_LEAKYr,
    L2_IPMC_ISO_LEAKYr = 430,

    /* (IEEE802.1Q) VLAN */
    VLAN_PORT_ACCEPT_FRAME_TYPEr,
    VLAN_INGRESSr,
    VLAN_EGRESS_TAGr,
    VLAN_MBR_CFGr,
    VLAN_CTRLr,
    VLAN_PB_EFIDr,
    VLAN_PB_EFIDENr,
    VLAN_PB_PRIr,
    VLAN_PB_VIDXr,
    VLAN_EGRESS_KEEPr = 440,
    VLAN_VC_VIDXr,
    VLAN_EXT_VIDXr,

    /* (IEEE802.1ad) Provider Bridges/Q-in-Q */
    SVLAN_UPLINK_PMSKr,
    SVLAN_LOOK_UP_TYPEr,
    SVLAN_MC2Sr,
    SVLAN_C2Sr,
    SVLAN_SP2Cr,
    SVLAN_EP_DMAC_CTRLr,
    SVLAN_P_SVIDXr,
    SVLAN_CTRLr = 450,
    SVLAN_CFGr,
    SVLAN_MBRCFGr,

    /* (IEEE802.1v) Protocol-based VLAN */
    VLAN_PPB_VLAN_VALr,
    VLAN_PORT_PPB_VLANr,

    /* Link Aggregation */
    PORT_TRUNK_GROUP_ENr,
    PORT_TRUNK_CTRLr,
    PORT_TRUNK_HASH_MAPPINGr,

    /* Spanning Tree */
    MSTI_CTRLr,

    /* Port Isolation */
    PISO_P_CTRLr,
    PISO_P_L34_CTRLr = 460,
    PISO_EXT_CTRLr,
    PISO_EXT_L34_CTRLr,
    PISO_VC_CTRLr,

    /* RMA */
    RMA_CTRL00r,
    RMA_CTRL01r,
    RMA_CTRL02r,
    RMA_CTRL03r,
    RMA_CTRL04r,
    RMA_CTRL08r,
    RMA_CTRL0Dr = 470,
    RMA_CTRL0Er,
    RMA_CTRL10r,
    RMA_CTRL11r,
    RMA_CTRL12r,
    RMA_CTRL13r,
    RMA_CTRL18r,
    RMA_CTRL1Ar,
    RMA_CTRL20r,
    RMA_CTRL21r,
    RMA_CTRL22r = 480,
    RMA_CTRL_CDPr,
    RMA_CTRL_SSTPr,
    RMA_CFGr,
    EEELLDP_CTRL_0r,
    EEELLDP_CTRL_1r,

    /* L2 Misc. */
    L2_SRC_PORT_PERMITr,
    L2_SRC_VC_PERMITr,
    L2_SRC_EXT_PERMITr,

    /* NIC & DMA */
    NIC_ID_CRTL0r,
    NIC_ID_CRTL1r = 490,
    NIC_MC_CRTL0r,
    NIC_MC_CRTL1r,
    NIC_MIB0r,
    NIC_MIB1r,
    NIC_MIB2r,
    NIC_MIB3r,
    NIC_MIB4r,
    NIC_MIB5r,
    NIC_MIB6r,
    NIC_STSr = 500,
    NIC_COMr,
    NIC_INTRr,
    NIC_TCr,
    NIC_RCr,
    NIC_CPUTAGr,
    NIC_CONFIGr,
    NIC_CPUTAG1r,
    NIC_MSr,
    NIC_MIIAr,
    NIC_SWINTr = 510,
    NIC_VLANr,
    NIC_LED_CRr,
    NIC_TXFPD1r,
    NIC_TXCDO1r,
    NIC_TXFDP2r,
    NIC_TXCDO2r,
    NIC_TXFDP3r,
    NIC_TXCDO3r,
    NIC_TXFDP4r,
    NIC_TXCDO4r = 520,
    NIC_TXFDP5r,
    NIC_TXCDO5r,
    NIC_RRING_ROUTING1r,
    NIC_RRING_ROUTING2r,
    NIC_RRING_ROUTING3r,
    NIC_RRING_ROUTING4r,
    NIC_RRING_ROUTING5r,
    NIC_RRING_ROUTING6r,
    NIC_RXFDP2r,
    NIC_RXCDORINGRS2r = 530,
    NIC_RX_CPU_DESN2r,
    NIC_RX_DES_THRES2r,
    NIC_RXFDP3r,
    NIC_RXCDORINGRS3r,
    NIC_RX_CPU_DESN3r,
    NIC_RX_DES_THRES3r,
    NIC_RXFDP4r,
    NIC_RXCDORINGRS4r,
    NIC_RX_CPU_DESN4r,
    NIC_RX_DES_THRES4r = 540,
    NIC_RXFDP5r,
    NIC_RXCDORINGRS5r,
    NIC_RX_CPU_DESN5r,
    NIC_RX_DES_THRES5r,
    NIC_RXFDP6r,
    NIC_RXCDORINGRS6r,
    NIC_RX_CPU_DESN6r,
    NIC_RX_DES_THRES6r,
    NIC_RXFDP1r,
    NIC_RXCDORINGRS1r = 550,
    NIC_SMSAr,
    NIC_PROBE_SELECTr,
    NIC_DIAGNOSE1r,
    NIC_RX_PSE1_TXC_OUT_SEL1r,
    NIC_ETNRXCPU1r,
    NIC_ETN_IO_CMDr,
    NIC_ETN_IO_CMD1r,
    NIC_WOLr,

    /* Storm Control (B/M/UM/DLF) */
    STORM_CTRL_UM_CTRLr,
    STORM_CTRL_UC_CTRLr = 560,
    STORM_CTRL_MC_CTRLr,
    STORM_CTRL_BC_CTRLr,
    STORM_CTRL_UM_METER_IDXr,
    STORM_CTRL_UC_METER_IDXr,
    STORM_CTRL_MC_METER_IDXr,
    STORM_CTRL_BC_METER_IDXr,
    STORM_CTRL_ALT_TYPE_SELr,

    /* Bandwidth Control (Ingress/Egress) */
    IGR_BWCTRL_P_CTRLr,
    IGR_BWCTRL_GLB_CTRLr,

    /* Meter Marker */
    METER_TB_CTRLr = 570,
    METER_GLB_CTRLr,
    METER_LB_EXCEED_STSr,
    PON_TB_CTRLr,

    /* 802.1X */
    DOT1X_CFG_0r,
    DOT1X_CFG_1r,
    DOT1X_P_CTRLr,

    /* Denial-of-service attack prevention */
    DOS_ENr,
    DOS_DSL_ENr,
    DOS_CFGr,
    DOS_SYNFLOOD_THr = 580,
    DOS_FINFLOOD_THr,
    DOS_ICMPFLOOD_THr,

    /* Mirroring */
    MIR_CTRLr,

    /* sFlow */

    /* Statistic Counters */
    STAT_PRVTE_DROP_COUNTERr,
    STAT_PORT_TX_MIBr,
    STAT_PORT_RX_MIBr,
    STAT_PORT_OAM_MIBr,
    STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDSr,
    STAT_ACL_CNTr,
    STAT_CTRLr = 590,
    STAT_ACL_CNT_MODEr,
    STAT_ACL_CNT_TYPEr,
    STAT_ACL_CNT_RSTr,
    STAT_PORT_RSTr,
    STAT_RSTr,
    EPON_STAT_RSTr,
    DOT3_Q_TX_FRAMESr,
    DOT3_MPCP_RX_DISCr,
    DOT3_EPON_FEC_CORRECTED_BLOCKSr,
    DOT3_EPON_FEC_UNCORRECTED_BLOCKSr = 600,
    DOT3_EPON_FEC_CODING_VIOr,
    DOT3_NOT_BROADCAST_BIT_NOT_ONU_LLIDr,
    DOT3_BROADCAST_BIT_PLUS_ONU_LLIDr,
    DOT3_BROADCAST_NOT_ONUIDr,
    DOT3_CRC8_ERRORSr,
    DOT3_LLID_RX_BROADCAST_DROP_FRAMESr,
    DOT3_MPCP_TX_REPORTr,
    DOT3_MPCP_EX_GATEr,
    DOT3_ONUID_NOT_BROADCASTr,
    STAT_DOT3_LLIDRXFRAMESDROPr = 610,
    DOT3_MPCP_TX_REG_REQr,

    /* Flowcontrol & Backpressure Threshold */
    FC_CTRLr,
    FC_DROP_ALL_THr,
    FC_PAUSE_ALL_THr,
    FC_GLB_FCOFF_HI_THr,
    FC_GLB_FCOFF_LO_THr,
    FC_GLB_HI_THr,
    FC_GLB_LO_THr,
    FC_P_HI_THr,
    FC_P_LO_THr = 620,
    FC_P_FCOFF_HI_THr,
    FC_P_FCOFF_LO_THr,
    FC_JUMBO_GLB_HI_THr,
    FC_JUMBO_GLB_LO_THr,
    FC_JUMBO_P_HI_THr,
    FC_JUMBO_P_LO_THr,
    FC_Q_EGR_DROP_THr,
    FC_P_EGR_DROP_THr,
    FC_Q_EGR_GAP_THr,
    FC_P_EGR_GAP_THr = 630,
    FC_P_Q_EGR_DROP_ENr,
    FC_DBG_CTRLr,
    CLR_MAX_USED_PAGE_CNTr,
    FC_TOTAL_PAGE_CNTr,
    FC_PE_USED_PAGE_CNTr,
    FC_Q_USED_PAGE_CNTr,
    FC_TL_USED_PAGE_CNTr,
    FC_PUB_USED_PAGE_CNTr,
    FC_PUB_FCOFF_USED_PAGE_CNTr,
    FC_PUB_JUMBO_USED_PAGE_CNTr = 640,
    FC_P_USED_PAGE_CNTr,
    FC_P_DBG_PKT_PAGE_CNTr,
    FC_PON_GLB_HI_THr,
    FC_PON_GLB_LO_THr,
    FC_PON_P_HI_THr,
    FC_PON_P_LO_THr,
    FC_PON_Q_EGR_DROP_IDXr,
    FC_PON_Q_EGR_DROP_THr,
    FC_PON_Q_EGR_GAP_THr,
    FC_PON_Q_USED_PAGE_CTRLr = 650,
    FC_PON_Q_USED_PAGE_CNTr,
    TH_TX_PREFETr,
    LOW_QUEUE_THr,
    HIGH_QUEUE_MSKr,

    /* Congestion Avoidance */
    SC_P_CTRL_0r,
    SC_P_CTRL_1r,

    /* Packet Aging */

    /* (IEEE802.1p) Priority */

    /* Queue Management */
    QOS_INTPRI_TO_QIDr,
    QOS_PORT_QMAP_CTRLr,
    QOS_PRI_REMAP_IN_CPUr,

    /* Ingress Priority Decision */
    QOS_1Q_PRI_REMAPr = 660,
    QOS_DSCP_REMAPr,
    QOS_PB_PRIr,
    PRI_SEL_TBL_CTRLr,
    PRI_SEL_TBL_CTRL2r,

    /* Remarking */
    RMK_DOT1Q_RMK_EN_CTRLr,
    RMK_1Q_CTRLr,
    RMK_DSCP_RMK_EN_CTRLr,
    RMK_DSCP_CTRLr,
    RMK_DSCP_INT_PRI_CTRLr,
    RMK_P_DSCP_SELr = 670,

    /* Scheduling */
    WFQ_CTRLr,
    EGR_BWCTRL_P_CTRLr,
    LINE_RATE_1Gr,
    LINE_RATE_100Mr,
    LINE_RATE_10Mr,
    WFQ_P02_CFG0r,
    WFQ_P02_CFG1_7r,
    WFQ_P46_CFG0r,
    WFQ_P46_CFG1_7r,
    WFQ_TYPE_P02_CFGr = 680,
    WFQ_TYPE_P46_CFGr,
    APR_EN_P02_CFGr,
    APR_EN_P46_CFGr,
    CPU_PORT_RATE_CFGr,
    APR_METER_P02_CFGr,
    APR_METER_P46_CFGr,
    P_QUEUE_EMPTYr,

    /* PIE Template */
    ACL_TEMPLATE_CTRLr,

    /* Flow Classification (Flow Table) */
    CF_OP_DSr,
    CF_OP_USr = 690,
    CF_VALIDr,
    CF_CFGr,

    /* Ingress ACL */
    ACL_ENr,
    ACL_PERMITr,
    ACL_ACTIONr,
    ACL_CFGr,

    /* Range Check (port/vlan/ip/L4port) */
    RNG_CHK_VID_RNGr,
    RNG_CHK_IP_RNGr,
    RNG_CHK_L4PORT_RNGr,
    RNG_CHK_PKTLEN_RNGr = 700,

    /* OAM */
    OAM_P_CTRL_0r,
    OAM_P_CTRL_1r,
    OAM_CTRL_0r,
    OAM_CTRL_1r,

    /* UDLD */

    /* RLDP & RLPP */
    RLDP_CTRL_0r,
    RLDP_CTRL_1r,
    RLDP_CHK_STS_CTRLr,
    RLDP_LP_STS_CTRLr,
    RLDP_RNDM_NUMr,
    RLDP_MAGIC_NUMr = 710,
    RLDP_P1_0_TX_ENr,
    RLDP_P1_0_LP_ENTER_STSr,
    RLDP_P1_0_LP_LEAVE_STSr,
    RLDP_P1_0_LP_STSr,
    RLDP_P1_0_CPU_LP_STSr,
    RLDP_P1_0_LP_PNUMr,
    RLDP_P3_5_TX_ENr,
    RLDP_P3_5_LP_ENTER_STSr,
    RLDP_P3_5_LP_LEAVE_STSr,
    RLDP_P3_5_LP_STSr = 720,
    RLDP_P3_5_CPU_LP_STSr,
    RLDP_P3_5_LP_PNUMr,
    RLPP_CTRLr,

    /* Code Protection */

    /* Parser HSB */
    HSB_CTRLr,
    HSB_DATAr,

    /* HSM */

    /* Modifier HSA */
    HSA_DATAr,

    /* Debugging (ALE, Loopback, Drop Mechanism, FC and QM) */
    DBG_BLK_SELr,
    PORT_VM_ENr,
    PORT_VM_RXr,
    PORT_VM_TXr = 730,

    /* Smart Packet Generator */
    SPG_GLB_CTRLr,
    SPG_PORT_TX_GRP_CTRLr,
    SPG_PORT_STSr,
    SPG_P_TX_GRP_CTRLr,
    SPG_P_LEN_CTRLr,
    SPG_P_TX_CNTr,
    SPG_P_SAr,
    SPG_P_DAr,
    SPG_PAYLOADr,
    SPG_PORT_USER_PKTr = 740,

    /* L3 Routing */

    /* IGMP snooping */
    IGMP_MC_GROUPr,
    IGMP_GLB_CTRLr,
    IGMP_P_CTRLr,

    /* L3 Misc */
    L34_GLB_CFGr,
    L34_IPMC_TRAN_TBLr,

    /* Table Access */
    TBL_ACCESS_CTRLr,
    TBL_ACCESS_STSr,
    TBL_ACCESS_WR_DATAr,
    TBL_ACCESS_RD_DATAr,

    /* Special Trap */

    /* Ethernet AV */
    AVB_PORT_ENr = 750,
    AVB_PRI_REMAPr,

    /* PTP (Precision Time Protocol) */
    PTP_TIME_SECr,
    PTP_TIME_NSECr,
    PTP_TIME_OFFSET_SECr,
    PTP_TIME_OFFSET_8NSECr,
    PTP_TIME_FREQr,
    PTP_TIME_CTRLr,
    PTP_IGR_MSG_ACTr,
    PTP_EGR_MSG_ACTr,
    PTP_MEANPATH_DEALYr = 760,
    PTP_LATCH_CORRECTr,
    PTP_RX_TIMEr,
    PTP_P_TX_TIMEr,

    /* Parser */
    PARSER_FIELD_SELTOR_CTRLr,

    /* PON MAC Scheduling Config */
    PON_CFGr,
    PON_DRAINOUT_CTRLr,
    PON_QID_TO_SIDr,
    PON_QID_CIR_RATEr,
    PON_QID_PIR_RATEr,
    PON_SCH_QMAPr = 770,
    PON_WFQ_WEIGHTr,
    PON_WFQ_TYPEr,
    FC_PON_Q_EGR_DROP_ENr,
    PON_TCONT_ENr,
    QUEUE_SEL_INDr,
    QUEUE_SEL_IND_DATAr,
    GPON_DPRU_RPT_PRDr,
    PON_PORT_CTRLr,

    /* GPON MAC General Config */
    GPON_INT_DLTr,
    GPON_RESETr = 780,
    GPON_VERSIONr,
    GPON_TESTr,
    GPON_AES_BYPASSr,
    GPON_INTR_MASKr,
    GPON_INTR_STSr,

    /* GTC Downstream */
    GPON_GTC_DS_INTR_DLTr,
    GPON_GTC_DS_INTR_MASKr,
    GPON_GTC_DS_INTR_STSr,
    GPON_GTC_DS_ONU_ID_STATUSr,
    GPON_GTC_DS_CFGr = 790,
    GPON_GTC_DS_PLOAM_CFGr,
    GPON_GTC_DS_LOS_CFG_STSr,
    GPON_GTC_DS_SUPERFRAME_CNTr,
    GPON_GTC_DS_PLOAM_INDr,
    GPON_GTC_DS_PLOAM_MSGr,
    GPON_GTC_DS_ALLOC_INDr,
    GPON_GTC_DS_ALLOC_WRr,
    GPON_GTC_DS_ALLOC_RDr,
    GPON_GTC_DS_PORT_INDr,
    GPON_GTC_DS_PORT_WRr = 800,
    GPON_GTC_DS_PORT_RDr,
    GPON_GTC_DS_PORT_CNTR_INDr,
    GPON_GTC_DS_PORT_CNTR_STATr,
    GPON_GTC_DS_MISC_CNTR_BIP_ERR_BLKr,
    GPON_GTC_DS_MISC_CNTR_BIP_ERR_BITr,
    GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BITr,
    GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_BYTEr,
    GPON_GTC_DS_MISC_CNTR_FEC_CORRECT_CWr,
    GPON_GTC_DS_MISC_CNTR_FEC_UNCOR_CWr,
    GPON_GTC_DS_MISC_CNTR_LOMr = 810,
    GPON_GTC_DS_MISC_CNTR_PLOAM_ACPTr,
    GPON_GTC_DS_MISC_CNTR_PLOAM_FAILr,
    GPON_GTC_DS_MISC_CNTR_BWM_FAILr,
    GPON_GTC_DS_MISC_CNTR_BWM_INVr,
    GPON_GTC_DS_MISC_CNTR_ACTIVEr,
    GPON_GTC_DS_MISC_CNTR_BWM_ACPTr,
    GPON_GTC_DS_MISC_CNTR_GEM_LOSr,
    GPON_GTC_DS_MISC_CNTR_HEC_CORRECTr,
    GPON_GTC_DS_MISC_CNTR_GEM_IDLEr,
    GPON_GTC_DS_MISC_CNTR_GEM_FAILr = 820,
    GPON_GTC_DS_MISC_CNTR_GEM_NON_IDLEr,
    GPON_GTC_DS_MISC_CNTR_PLEN_CORRECTr,
    GPON_GTC_DS_OMCI_PTIr,
    GPON_GTC_DS_ETH_PTIr,
    DS_FECr,
    PLOAMr,
    GEM_CNTRr,
    GEM_TOKEN_Ar,
    BWMAP_CAPr,
    BWMAP_BUFr = 830,
    TCONTr,
    GEM_Lr,
    GEM_Hr,
    GPON_GTC_DS_TRAFFIC_CFGr,

    /* BWMAP Capture */
    GPON_BWMAP_CTRLr,
    GPON_BWMAP_STSr,
    GPON_BWMAP_DATAr,

    /* AES Decrypt */
    GPON_AES_INTR_DLTr,
    GPON_AES_INTR_MASKr,
    GPON_AES_INTR_STSr = 840,
    GPON_AES_KEY_SWITCH_REQr,
    GPON_AES_KEY_SWITCH_TIMEr,
    GPON_AES_KEY_WORD_INDr,
    GPON_AES_WORD_DATAr,
    CTL_INFOr,
    CTL_DATAr,
    CIPHER_1r,
    CIPHER_2r,
    KEY_EXPNr,

    /* GEM Port Downstream */
    GPON_GEM_DS_RX_CNTR_INDr = 850,
    GPON_GEM_DS_RX_CNTR_STATr,
    GPON_GEM_DS_FWD_CNTR_INDr,
    GPON_GEM_DS_FWD_CNTR_STATr,
    GPON_GEM_DS_MISC_INDr,
    GPON_GEM_DS_MISC_CNTR_STATr,
    GPON_GEM_DS_MC_CFGr,
    GPON_GEM_DS_MC_INDr,
    GPON_GEM_DS_MC_WRr,
    GPON_GEM_DS_MC_RDr,
    GPON_GEM_DS_FRM_TIMEOUTr = 860,
    GPON_GEM_DS_MC_ADDR_PTN_IPV4r,
    GPON_GEM_DS_MC_ADDR_PTN_IPV6r,
    CLASSIFY_BUFr,
    CLASSIFY_CNTRr,
    ASSEMBLYr,
    MC_FILTERr,

    /* GTC Upstream */
    GPON_GTC_US_INTR_DLTr,
    GPON_GTC_US_INTR_MASKr,
    GPON_GTC_US_INTR_STSr,
    GPON_GTC_US_ONU_IDr = 870,
    GPON_GTC_US_CFGr,
    GPON_GTC_US_WRITE_PROTECTr,
    GPON_GTC_US_TX_PATTERN_CTLr,
    GPON_GTC_US_TX_PATTERN_BGr,
    GPON_GTC_US_TX_PATTERN_FGr,
    GPON_GTC_US_MIN_DELAYr,
    GPON_GTC_US_EQDr,
    GPON_GTC_US_LASERr,
    GPON_GTC_US_BOH_CFGr,
    GPON_GTC_US_BOH_DATAr = 880,
    GPON_GTC_US_PLOAM_INDr,
    GPON_GTC_US_PLOAM_DATAr,
    GPON_GTC_US_PLOAM_CFGr,
    GPON_GTC_US_MISC_CNTR_IDXr,
    GPON_GTC_US_MISC_CNTR_STATr,
    GPON_GTC_US_RDIr,
    GPON_GTC_US_DGr,
    GPON_GTC_US_OPTIC_SD_THr,
    GPON_GTC_US_PROC_MODEr,
    BWM_TBLr = 890,
    BWM_MEM0r,
    BWM_MEM1r,
    PLOAM_Ar,
    DBRr,

    /* GEM Upstream */
    GPON_GEM_US_INTR_DLTr,
    GPON_GEM_US_INTR_MASKr,
    GPON_GEM_US_INTR_STSr,
    GPON_GEM_US_PTI_CFGr,
    GPON_GEM_US_ETH_GEM_RX_CNTR_IDXr,
    GPON_GEM_US_ETH_GEM_RX_CNTR_STATr = 900,
    GPON_GEM_US_PTN_CTRLr,
    PCFGr,
    GEM_BCNTr,
    FIFO_BANK0r,
    FIFO_BANK1r,
    IDLE_BCNTr,
    GEM_PCNTr,
    GPON_GEM_US_PORT_MAPr,
    GPON_GEM_US_BYTE_STATr,
    TCONT_IDLE_BYTE_STATr = 910,

    /* EPON Configuration */
    EPON_FEC_CONFIGr,
    EPON_ASIC_TIMING_ADJUST1r,
    EPON_ASIC_TIMING_ADJUST2r,
    EPON_RGSTR1r,
    EPON_RGSTR2r,
    EPON_RGSTR3r,
    EPON_DEBUG1r,
    EPON_DEBUG2r,
    EPON_TIMER_CONFIG1r,
    EPON_INTRr = 920,
    SYNC_TIMEr,
    LASER_ON_OFF_TIMEr,
    MIN_GRANT_STARTr,
    MAX_GRANT_STARTr,
    EPON_TIME_CTRLr,
    EP_MISCr,
    LLID_TABLEr,
    EPON_MPCP_CTRr,
    EPON_GRANT_LIST0r,
    EPON_GRANT_LIST1r = 930,
    EPON_GRANT_LIST2r,
    EPON_TX_CTRLr,

    /* Table Access */
    NAT_TBL_ACCESS_CTRLr,
    NAT_TBL_ACCESS_CLRr,
    NAT_TBL_ACCESS_RDDATAr,
    NAT_TBL_ACCESS_WRDATAr,

    /* ALE and TM for L3L4 */
    NIFPr,
    NIFEPr,
    NIFVCHr,
    NIFVCLr = 940,
    SWTCR0r,
    PP_AGEr,

    /* NAT HSB HAS */
    HSBA_CTRLr,
    HSB_DESCr,
    HSA_DESCr,

    /* L4 Traffic Table0 */
    L4_TRF0r,
    L4_TRF1r,
    ARP_TRF0r,
    ARP_TRF1r,

    /* Temp Register */
    RGF_VER_GLB_CTRLr = 950,
    RGF_VER_ALE_GLBr,
    RGF_VER_ALE_ACLr,
    RGF_VER_ALE_CVLANr,
    RGF_VER_ALE_DPMr,
    RGF_VER_ALE_L2r,
    RGF_VER_ALE_MLTVLANr,
    RGF_VER_ALE_SVLANr,
    RGF_VER_ALE_EEE_LLDPr,
    RGF_VER_ALE_RLDPr,
    RGF_VER_ALE_EAV_AFBKr = 960,
    RGF_VER_INTRr,
    RGF_VER_LEDr,
    RGF_VER_PER_PORT_MACr,
    RGF_VER_SDSREGr,
    RGF_VER_SWCOREr,
    RGF_VER_EPON_CTRLr,
    RGF_VER_ALE_RMA_ATTACKr,
    RGF_VER_BIST_CTRLr,
    RGF_VER_EGR_OUTQr,
    RGF_VER_EGR_SCHr = 970,
    RGF_VER_ALE_HSAr,
    RGF_VER_ALE_METERr,
    RGF_VER_MAC_PONr,
    RGF_VER_MIB_CTRLr,
    RGF_VER_ALE_PISOr,
    RSVD_GLB_CTRLr,
    RSVD_ALE_GLBr,
    RSVD_ALE_ACLr,
    RSVD_ALE_CVLANr,
    RSVD_ALE_DPMr = 980,
    RSVD_ALE_L2r,
    RSVD_ALE_MLTVLANr,
    RSVD_ALE_SVLANr,
    RSVD_ALE_EEE_LLDPr,
    RSVD_ALE_RLDPr,
    RSVD_ALE_EAV_AFBKr,
    RSVD_INTRr,
    RSVD_LEDr,
    RSVD_PER_PORT_MACr,
    RSVD_SDSREGr = 990,
    RSVD_SWCOREr,
    RSVD_EPON_CTRLr,
    RSVD_ALE_RMA_ATTACKr,
    RSVD_BIST_CTRLr,
    RSVD_EGR_OUTQr,
    RSVD_EGR_SCHr,
    RSVD_ALE_HSAr,
    RSVD_ALE_METERr,
    RSVD_MAC_PONr,
    RSVD_MIB_CTRLr = 1000,
    RSVD_ALE_PISOr,
    HSA_TX_DBGr,
    MISCELLANEOUS_BONDINGr,
    MISCELLANEOUS_STRAPPING1r,
    MISCELLANEOUS_STRAPPING0r,
    SERI_LED_CLK_PERr,
    SERI_LED_REFRESH_TIMEr,
    RAM_DVS_CFG4r,
    RAM_DVS_CFG5r,
    I2C_CLOCK_DIV_1r = 1010,
    I2C_IND_WD_1r,
    I2C_IND_CMD_1r,
    I2C_IND_RD_1r,
#endif
    REG_LIST_END = 1014
} rtk_reg_list_t;

typedef enum rtk_regField_list_e
{
#if defined(CONFIG_SDK_APOLLO)
    AAPf = 0,
    ABf,
    ABLITYf,
    ABLTY_FORCE_MODEf,
    ACCEPT_MAX_LENTH_CFG0f,
    ACCEPT_MAX_LENTH_CFG1f,
    ACCESS_METHODf,
    ACL_RSNf,
    ACL_WEIGHTf,
    ACTf,
    ACT_RUNOUTDSCf = 10,
    AD5_ALARM_THf,
    AD5_DATAOUTf,
    ADCCKI_ENf,
    ADCCKI_FROM_PADf,
    ADDRf,
    ADJ_BCf,
    ADRf,
    ADR_1f,
    AERf,
    AES_DECRYPT_INTRf = 20,
    AES_DECRYPT_Mf,
    AFE_LPKf,
    AFE_VERSIONf,
    AFLOWf,
    AGE_SPDf,
    AGREE_SLEEPf,
    ALE34_BZf,
    ALE_GATCLKf,
    ALLOCID_OP_COMPLf,
    ALLOCID_OP_HITf = 30,
    ALLOCID_OP_IDXf,
    ALLOCID_OP_MODEf,
    ALLOCID_OP_RDATAf,
    ALLOCID_OP_REQf,
    ALLOCID_OP_WDATAf,
    ALLOW_MC_DATAf,
    ALL_PORT_LKDN_TIMEf,
    ALL_SYMBOLERR_CNTf,
    ALWAYS_SVYf,
    AMf = 40,
    ANA_RG10Xf,
    ANA_RG11f,
    ANA_RG12f,
    ANA_RG13f,
    ANA_RG14f,
    ANA_RG2Xf,
    ANA_RG3Xf,
    ANA_RG4Xf,
    ANA_RG5Xf,
    ANA_RG6Xf = 50,
    ANA_RG7Xf,
    ANA_RG8Xf,
    ANA_RG9Xf,
    AN_COMPLETEf,
    APMf,
    ARf,
    ARP_TRF_CHGf,
    ARP_TRF_EXEC_CLRf,
    ARP_TRF_HWWRK_SELf,
    ASSM_TIMEOUT_FRMf = 60,
    AUTO_PROC_SSTARTf,
    AVSET_AD5f,
    BACKOFF_RANDOM_TIMEf,
    BANK_OVERFL_DLTf,
    BANK_OVERFL_INDf,
    BANK_OVERFL_Mf,
    BANK_REMAIN_AFRD_DLTf,
    BANK_REMAIN_AFRD_INDf,
    BANK_REMAIN_AFRD_Mf,
    BANK_TOO_INDUCH_AT_END_INDf = 70,
    BANK_TOO_MUCH_AT_END_DLTf,
    BANK_TOO_MUCH_AT_END_Mf,
    BANK_UNDERFL_DLTf,
    BANK_UNDERFL_INDf,
    BANK_UNDERFL_Mf,
    BASE_PHYADf,
    BCAM_DISf,
    BC_LESS6_DLTf,
    BC_LESS6_INDf,
    BC_LESS6_Mf = 80,
    BC_TYPEf,
    BEN_OEf,
    BER_NOTIFYf,
    BISR_COND_ENf,
    BIST_DONEf,
    BIST_DONE_ALLf,
    BIST_FAILf,
    BIST_MODEf,
    BIST_PASSf,
    BOH_DATAf = 90,
    BOH_LENGTHf,
    BOH_REPEATf,
    BOND_AFE_POR_ENf,
    BOND_CHIP_MODEf,
    BOND_CKSELBf,
    BOND_CKSEL_ENBf,
    BOND_DDR_FREQ_DIVf,
    BOND_DDR_PLL_FREQf,
    BOND_DUMMY0f,
    BOND_DUMMY1f = 100,
    BOND_DUMMY2f,
    BOND_EFUSE_ENBf,
    BOND_INFO_ENf,
    BOND_NAT_ENBf,
    BOND_PHY_ENf,
    BOND_PON_BIST_ENf,
    BOND_PON_SELf,
    BOND_PON_TAB_INIT_ENf,
    BOND_STRAP_STS0f,
    BOND_STRAP_STS1f = 110,
    BOND_STRAP_STS2f,
    BOND_VOIP_MODEf,
    BRD_PHYADf,
    BROADCASTBITNOTONULLIDf,
    BROADCASTBITPLUSONULLIDf,
    BROADCAST_PASSf,
    BS1_0_DVSf,
    BS1_0_DVSEf,
    BS1_1_DVSf,
    BS1_1_DVSEf = 120,
    BS2_ARP_DVSf,
    BS2_ARP_DVSEf,
    BS2_L4T_DVSf,
    BS2_L4T_DVSEf,
    BS3_TFARP0_DVSf,
    BS3_TFARP0_DVSEf,
    BS3_TFARP1_DVSf,
    BS3_TFARP1_DVSEf,
    BS3_TFL40_DVSf,
    BS3_TFL40_DVSEf = 130,
    BS3_TFL41_DVSf,
    BS3_TFL41_DVSEf,
    BTUP_TYP0f,
    BTUP_TYP1f,
    BUCKET_SIZEf,
    BURST_TM_LARGER_GTC_DLTf,
    BURST_TM_LARGER_GTC_INDf,
    BURST_TM_LARGER_GTC_Mf,
    BUSYf,
    BUSY_1f = 140,
    BUSY_FLAGf,
    BUSY_STATf,
    BWM_FILT_ONUIDf,
    BW_THRESHOLDf,
    BYPASS_ENf,
    BYPASS_FC_MODEf,
    BYPASS_FECf,
    BYPASS_LINE_RATEf,
    BYPASS_PWMf,
    BYPS_ABLTY_LOCKf = 150,
    BYPS_PDPHYf,
    BYP_8B10Bf,
    BYP_ENDf,
    BYP_STARTf,
    BYTE_LENf,
    C2SENPMSKf,
    CAPBILITYf,
    CAP_CLRf,
    CAP_DATAf,
    CAP_ENf = 160,
    CAP_FRAME_NUMf,
    CAP_OVERFLf,
    CDETf,
    CDR_LOS_ENf,
    CDR_LOS_POLARf,
    CDR_LOS_SIGf,
    CFG_622_START_SELf,
    CFG_ACTIVE_KEYf,
    CFG_ACTRAM_DVSf,
    CFG_ACTRAM_DVSEf = 170,
    CFG_AFE_LPK_ENf,
    CFG_ANALOG2D_SELf,
    CFG_AUTO_DET_ONf,
    CFG_BEN_INVf,
    CFG_BIST_MODEf,
    CFG_BYPASS_GATELPTDf,
    CFG_BYPASS_PI_RXf,
    CFG_CHIP_ECOf,
    CFG_CKOUTENf,
    CFG_CLKREQBf = 180,
    CFG_CLR_ALLf,
    CFG_CMD_STOP_GLI_CLKf,
    CFG_CNT_MINf,
    CFG_CONS0_MAXf,
    CFG_CONS1_MAXf,
    CFG_CVLANRAM_DVSf,
    CFG_CVLANRAM_DVSEf,
    CFG_D2ANLOG_INF_SELf,
    CFG_D2ANLOG_SELf,
    CFG_DBGO_SHIFTf = 190,
    CFG_DBG_STATUS_ECO_0f,
    CFG_DBG_STATUS_ECO_1f,
    CFG_DBG_STATUS_ECO_2f,
    CFG_DBG_STATUS_ECO_3f,
    CFG_DBG_TRAN_SELf,
    CFG_DIG_LPK_ENf,
    CFG_DIS_DETf,
    CFG_DMY0f,
    CFG_DMY1f,
    CFG_DNG_OUT_ECO0f = 200,
    CFG_DNG_OUT_ECO1f,
    CFG_DRF_BIST_MODEf,
    CFG_EEE_PROGRAM_0f,
    CFG_EN_CENTER_IN_RXf,
    CFG_EN_LINK_FIB1Gf,
    CFG_EN_SSC_RXf,
    CFG_ERRHAM_ENf,
    CFG_F390K_RXf,
    CFG_F390K_TXf,
    CFG_FIB_ANENf = 210,
    CFG_FIB_FRCTXf,
    CFG_FIB_FULLDUPf,
    CFG_FIB_ISOf,
    CFG_FIB_LNK_TMRf,
    CFG_FIB_LPKf,
    CFG_FIB_PDOWNf,
    CFG_FIB_RESTARTf,
    CFG_FIB_RSTf,
    CFG_FIB_SD_TMRf,
    CFG_FIB_SPD_RD_0f = 220,
    CFG_FIB_SPD_RD_1f,
    CFG_FINAL_TMRf,
    CFG_FORCE_AUTODETf,
    CFG_FRCV_125M_ENf,
    CFG_FRCV_155M_ENf,
    CFG_FRCV_CKRDY_RXf,
    CFG_FRCV_CKRDY_TXf,
    CFG_FRCV_CLK_ENf,
    CFG_FRCV_GMIICK_ENf,
    CFG_FRCV_N911_B_RXf = 230,
    CFG_FRCV_N911_B_TXf,
    CFG_FRCV_N_PLL_RXf,
    CFG_FRCV_PH_SEL_RXf,
    CFG_FRCV_POW_SSCD_RXf,
    CFG_FRCV_RSTB_BITERRf,
    CFG_FRCV_SEL_FX100f,
    CFG_FRC_125M_ENf,
    CFG_FRC_155M_ENf,
    CFG_FRC_BENf,
    CFG_FRC_BEN_INVf = 240,
    CFG_FRC_BYP_EPMCf,
    CFG_FRC_CDR_LOS_INVf,
    CFG_FRC_CKRDY_RXf,
    CFG_FRC_CKRDY_TXf,
    CFG_FRC_CLK_ENf,
    CFG_FRC_CMUENf,
    CFG_FRC_CMUEN_TXf,
    CFG_FRC_GMIICK_ENf,
    CFG_FRC_LDf,
    CFG_FRC_LD_VALUEf = 250,
    CFG_FRC_MAC_ACTIVEf,
    CFG_FRC_N911_B_RXf,
    CFG_FRC_N911_B_TXf,
    CFG_FRC_NOTIFYf,
    CFG_FRC_N_PLL_RXf,
    CFG_FRC_OPTIC_LOS_INVf,
    CFG_FRC_PDOWNf,
    CFG_FRC_PH_SEL_RXf,
    CFG_FRC_POW_SSCD_RXf,
    CFG_FRC_REG4_ENf = 260,
    CFG_FRC_REG4_FIB100f,
    CFG_FRC_RSTB_BITERRf,
    CFG_FRC_RXIDLEf,
    CFG_FRC_RX_ENf,
    CFG_FRC_RX_OOBS_ENf,
    CFG_FRC_SDS_MODEf,
    CFG_FRC_SDS_MODE_ENf,
    CFG_FRC_SEL_FIBf,
    CFG_FRC_SEL_FX100f,
    CFG_FRC_TX_DISABLE_OPTICf = 270,
    CFG_FRC_TX_DISABLE_OPTIC_INVf,
    CFG_FRC_TX_OPTIC_SDf,
    CFG_FRC_TX_OPTIC_SD_INVf,
    CFG_FRC_V2ANALOGf,
    CFG_FREE_CNT_SELf,
    CFG_F_CODE_RX_25Mf,
    CFG_F_CODE_RX_40Mf,
    CFG_GPHY_MDX_MDC_DIVf,
    CFG_HAM_PTRf,
    CFG_HSARAM_DVSf = 280,
    CFG_HSARAM_DVSEf,
    CFG_HTRAM_DVSE_0f,
    CFG_HTRAM_DVSE_1f,
    CFG_HTRAM_DVSE_2f,
    CFG_HTRAM_DVSE_3f,
    CFG_HTRAM_DVS_0f,
    CFG_HTRAM_DVS_1f,
    CFG_HTRAM_DVS_2f,
    CFG_HTRAM_DVS_3f,
    CFG_INQRAM_DVSf = 290,
    CFG_INQRAM_DVSEf,
    CFG_L2RAM_DVSf,
    CFG_L2RAM_DVSEf,
    CFG_LINK_DOWN_TIMEf,
    CFG_LINK_DOWN_TIME_ENf,
    CFG_LINK_TMR_NORM_SELf,
    CFG_LNK_ON_TMRf,
    CFG_LPI_CMD_MIIf,
    CFG_LPI_GMII_SELf,
    CFG_LPI_TAG1f = 300,
    CFG_LPI_TAG2f,
    CFG_LPI_TAG3f,
    CFG_MAC_ACTIVEf,
    CFG_MARK_RXSCR_ERRf,
    CFG_MARK_TXSCR_ERRf,
    CFG_MIBRAM_DVSf,
    CFG_MIBRAM_DVSEf,
    CFG_N_CODE_RX_25Mf,
    CFG_N_CODE_RX_40Mf,
    CFG_ORDER_RXf = 310,
    CFG_OUTQRAM_DVSf,
    CFG_OUTQRAM_DVSEf,
    CFG_P4_DIS_RXf,
    CFG_P4_FRC_LKDNf,
    CFG_PAR_FIELD_CTRL_00f,
    CFG_PAR_FIELD_CTRL_01f,
    CFG_PAR_FIELD_CTRL_02f,
    CFG_PAR_FIELD_CTRL_03f,
    CFG_PAR_FIELD_CTRL_04f,
    CFG_PAR_FIELD_CTRL_05f = 320,
    CFG_PAR_FIELD_CTRL_06f,
    CFG_PAR_FIELD_CTRL_07f,
    CFG_PAR_FIELD_CTRL_08f,
    CFG_PAR_FIELD_CTRL_09f,
    CFG_PAR_FIELD_CTRL_10f,
    CFG_PAR_FIELD_CTRL_11f,
    CFG_PAR_FIELD_CTRL_12f,
    CFG_PAR_FIELD_CTRL_13f,
    CFG_PAR_FIELD_CTRL_14f,
    CFG_PAR_FIELD_CTRL_15f = 330,
    CFG_PBRAM_DVSf,
    CFG_PBRAM_DVSEf,
    CFG_PCSXFf,
    CFG_PRBS_ENf,
    CFG_PRBS_ERRORSf,
    CFG_PRBS_STATUSf,
    CFG_PRBS_TYPE_SELf,
    CFG_RCV_DETECTf,
    CFG_RG24X153f,
    CFG_RG30X1508f = 340,
    CFG_RMT_LPK_ENf,
    CFG_RSTB_BITERR_INVf,
    CFG_RXIDLE_Df,
    CFG_RX_WRPT_DN_SELf,
    CFG_SDS_DBG_OUTf,
    CFG_SDS_DBG_SELf,
    CFG_SDS_MODEf,
    CFG_SDS_PHY_MODEf,
    CFG_SEL_MODE_RXf,
    CFG_SEL_ODD_BITf = 350,
    CFG_SERI_LED_CLK_PERf,
    CFG_SERI_LED_REGRESH_TIMEf,
    CFG_SFT_RSB_ANAf,
    CFG_SFT_RSTBf,
    CFG_SFT_RSTB_EPONf,
    CFG_SFT_RSTB_GPONf,
    CFG_SFT_RSTB_INFf,
    CFG_STATE_TMRf,
    CFG_STEP_IN_RXf,
    CFG_STOP_CLKf = 360,
    CFG_STOP_CLK_PORT_ENf,
    CFG_STOP_GLI_CLK_ENf,
    CFG_SYMBOLERR_CNTf,
    CFG_SYNC_FIFO_RXf,
    CFG_SYNC_FIFO_TXf,
    CFG_T2_RST_WIDTH_RXf,
    CFG_T2_RST_WIDTH_TXf,
    CFG_TBASE_RXf,
    CFG_TEST_TMRf,
    CFG_TH_TX_PREFETf = 370,
    CFG_TIME0_CK_RXf,
    CFG_TIME0_CK_TXf,
    CFG_TOUT_MAXf,
    CFG_TXBEACONf,
    CFG_TXDIS_SELf,
    CFG_TXDIS_SEL_DLYf,
    CFG_TX_WRPT_DN_SELf,
    CFG_T_RDY_CKOUT_RXf,
    CFG_T_RDY_CKOUT_TXf,
    CFG_UPD_RXDf = 380,
    CFG_UPD_RXD_DYNf,
    CFG_UPD_TXDf,
    CFG_UTP_DIS_RXf,
    CFG_UTP_FIRSTf,
    CFG_UTP_FRC_LDf,
    CFG_UTP_LNK_TMRf,
    CFG_UTP_SD_TMRf,
    CFG_WD_ENABLE_RXf,
    CFG_WD_ENABLE_TXf,
    CFG_WRAP_DMYRD_0f = 390,
    CFG_WRAP_DMYRD_1f,
    CFG_WRAP_DMYRD_2f,
    CFG_WRAP_DMYRD_3f,
    CFG_WRAP_DMYRD_4f,
    CFG_WRAP_DMY_0f,
    CFG_WRAP_DMY_1f,
    CFG_WRAP_DMY_2f,
    CFG_WRAP_DMY_3f,
    CFG_WRAP_SDS_DBG_SELf,
    CFG_WTG_SEL_RXf = 400,
    CFI_KEEPf,
    CF_US_PERMITf,
    CGF_SPDUPf,
    CGST_INDf,
    CGST_SUST_TMR_LMTf,
    CGST_TMRf,
    CHECK_MIN_IPG_RXDVf,
    CHIP_INFO_ENf,
    CHIP_VERf,
    CHK_BWM_CRCf = 410,
    CIRRAM_DVSf,
    CIRRAM_DVSEf,
    CIR_QINf,
    CIR_SEL_INDf,
    CKGPHY_SELf,
    CKRDY_GPHYf,
    CKS_ERR_OPf,
    CLR_MAX_PAGE_CNTf,
    CLR_MAX_USED_PAGE_CNTf,
    CLR_PE_MAX_PAGE_CNTf = 420,
    CLR_Q_MAX_PAGE_CNTf,
    CLR_SOFT_RSTBf,
    CLR_TOTAL_PKTCNTf,
    CMA_RQf,
    CMDf,
    CMD0_ADRf,
    CMD0_INVf,
    CMD0_WDATf,
    CMD1_ADRf,
    CMD1_INVf = 430,
    CMD1_WDATf,
    CMD2_ADRf,
    CMD2_INVf,
    CMD2_WDATf,
    CMD3_ADRf,
    CMD3_INVf,
    CMD3_WDATf,
    CMD_CFG_RST_PSf,
    CMD_CHIP_RST_PSf,
    CMD_ENf = 440,
    CMD_EN_1f,
    CMD_GPHY_RST_PSf,
    CMD_PRDf,
    CMD_RD_ENf,
    CMD_SDS_RST_PSf,
    CMD_STARTf,
    CMD_STOPf,
    CMD_SUSPENDf,
    CMD_TYPEf,
    CMD_WR_ENf = 450,
    CMPDLY_TMf,
    CMP_TYPEf,
    CNTf,
    CNTING_MODEf,
    CNTR_BWMAP_ACCPTEDf,
    CNTR_BWMAP_CRC_ERRf,
    CNTR_BWMAP_INV0f,
    CNTR_BWMAP_INV1f,
    CNTR_BWMAP_OVERFLOWf,
    CNTR_DS_BIP_ERR_BITSf = 460,
    CNTR_DS_BIP_ERR_BLOCKf,
    CNTR_FEC_CORRECTED_BITSf,
    CNTR_FEC_CORRECTED_BYTESf,
    CNTR_FEC_CORRETED_CWf,
    CNTR_FEC_UNCORRETABLE_CWf,
    CNTR_GEM_IDLEf,
    CNTR_GEM_LEN_MISMf,
    CNTR_GEM_LOSf,
    CNTR_HEC_CORRECTEDf,
    CNTR_HIGH32f = 470,
    CNTR_LOW32f,
    CNTR_PLEND_CORRECTIONSf,
    CNTR_PLEND_FAILf,
    CNTR_PLOAMD_ACCEPTEDf,
    CNTR_PLOAMD_CRC_ERRf,
    CNTR_PLOAMD_OVERFLOWf,
    CNTR_PORTID_MMATCHf,
    CNTR_RANGING_REQf,
    CNTR_RX_GEM_NON_IDLEf,
    CNTR_SN_REQf = 480,
    CNTR_SUPERFRAME_LOSf,
    CODEC_LPKf,
    COL_10Mf,
    COND0_BISR_OUT_0f,
    COND0_BISR_OUT_1f,
    COND0_BISR_OUT_2f,
    COND0_BISR_REPAIREDf,
    COND0_BIST_NOFAILf,
    COND0_DRF_BIST_NOFAILf,
    COND1_BISR_OUT_0f = 490,
    COND1_BISR_OUT_1f,
    COND1_BISR_OUT_2f,
    COND1_BISR_REPAIREDf,
    COND1_BIST_NOFAILf,
    COND1_DRF_BIST_NOFAILf,
    CORRECT_Hf,
    CORRECT_Lf,
    CPU_DES_NOf,
    CPU_DES_NUMf,
    CPU_DES_NUM_7_0f = 500,
    CPU_FORCE_MODf,
    CPU_HANDLEf,
    CRC8ERRORSf,
    CRC_SKIPf,
    CTEN_RXf,
    CTPMf,
    CTPVf,
    CTRL_GPIOf,
    CT_ASPRIf,
    CT_DSLRNf = 510,
    CT_NORMKf,
    CT_RSIZE_1_0f,
    CT_RSIZE_3_2f,
    CT_SWITCHf,
    CT_TSIZEf,
    CUSTOM_LEDf,
    CVLANf,
    CVLAN_WEIGHTf,
    DATAf,
    DATA0f = 520,
    DATA1f,
    DATA2f,
    DATA3f,
    DATA4f,
    DATAOUT_TMf,
    DATAVLD_TMf,
    DATA_15_0f,
    DATA_FIFO_OVERFLf,
    DATA_FIFO_OVERFL_DLTf,
    DATA_FIFO_OVERFL_Mf = 530,
    DBARAM_DVSf,
    DBARAM_DVSEf,
    DBGEN_BY_REGf,
    DBGOf,
    DBGO_SELf,
    DBG_BLK_SELf,
    DBG_BY_EXTf,
    DBG_BY_OEMf,
    DBG_BY_SLICf,
    DBG_BY_SPIf = 540,
    DBG_HSA_BUSf,
    DBG_SELf,
    DBG_STS_OUTf,
    DBRU_DISf,
    DEBUG_BUS_SELf,
    DELAY_Hf,
    DELAY_Lf,
    DESCRAM_DISf,
    DES_OFF_THf,
    DES_ON_THf = 550,
    DES_ON_TH_7_0f,
    DG_MSG_TX_CNTf,
    DG_MSG_TX_CNT_THRESHOLDf,
    DG_MSG_TX_DLTf,
    DG_MSG_TX_Mf,
    DG_STATUSf,
    DIAGNOSIS_MODEf,
    DIP_HASHf,
    DISABLE_BACK_OFFf,
    DISCf = 560,
    DISCARD_STORM_FILTERf,
    DISC_STORM_FILTERf,
    DISC_SYNC_TIMEf,
    DIS_AGEf,
    DIS_AUTO_POLLINGf,
    DIS_EPON_BISTf,
    DIS_GPON_BISTf,
    DIS_JTAGf,
    DIS_PWRON_BISTf,
    DIS_PWRON_TABLE_INITf = 570,
    DIS_SKIP_FPf,
    DIS_TMR_CMAf,
    DMAC_HASHf,
    DMY0f,
    DMY1f,
    DOS_BLATATTACKSf,
    DOS_BLATATTACKS_ACTf,
    DOS_DAEQSAf,
    DOS_DAEQSA_ACTf,
    DOS_FINFLOODf = 580,
    DOS_FINFLOOD_ACTf,
    DOS_ICMPFLOODf,
    DOS_ICMPFLOOD_ACTf,
    DOS_ICMPFRAGMENTf,
    DOS_ICMPFRAGMENT_ACTf,
    DOS_LANDATTACKSf,
    DOS_LANDATTACKS_ACTf,
    DOS_NULLSCANf,
    DOS_NULLSCAN_ACTf,
    DOS_PINGOFDEATHf = 590,
    DOS_PINGOFDEATH_ACTf,
    DOS_SYN1024f,
    DOS_SYN1024_ACTf,
    DOS_SYNFINSCANf,
    DOS_SYNFINSCAN_ACTf,
    DOS_SYNFLOODf,
    DOS_SYNFLOOD_ACTf,
    DOS_SYNWITHDATAf,
    DOS_SYNWITHDATA_ACTf,
    DOS_TCPFRAGERRORf = 600,
    DOS_TCPFRAGERROR_ACTf,
    DOS_TCPSHORTHDRf,
    DOS_TCPSHORTHDR_ACTf,
    DOS_UDPBOMBf,
    DOS_UDPBOMB_ACTf,
    DOS_XMASCANf,
    DOS_XMASCAN_ACTf,
    DOT1DTPLEARNEDENTRYDISCARDSf,
    DOT1DTPPORTINDISCARDSf,
    DOT1Q_WEIGHTf = 610,
    DOT1X_GVIDXf,
    DOT1X_GVOPDIRf,
    DOT1X_MAC_OPDIRf,
    DOT1X_PRIORTYf,
    DOT3CONTROLINUNKNOWNOPCODESf,
    DOT3EPONFECCORRECTEDBLOCKSf,
    DOT3EPONFECUNCORRECTABLEBLOCKSf,
    DOT3EXTPKGSTATTXFRAMESQUEUEf,
    DOT3INPAUSEFRAMESf,
    DOT3LLIDRXBROADCASTFRAMESDROPf = 620,
    DOT3LLIDRXFRAMESDROPf,
    DOT3MPCPRXDISCOVERYGATEf,
    DOT3MPCPRXGATEf,
    DOT3MPCPTXREGREQUESTf,
    DOT3MPCPTXREPORTf,
    DOT3OUTPAUSEFRAMESf,
    DOT3STATSDEFERREDTRANSMISSIONSf,
    DOT3STATSEXCESSIVECOLLISIONSf,
    DOT3STATSLATECOLLISIONSf,
    DOT3STATSMULTIPLECOLLISIONFRAMESf = 630,
    DOT3STATSSINGLECOLLISIONFRAMESf,
    DOT3STATSSYMBOLERRORSf,
    DPORT_HASHf,
    DRAM_TYP0f,
    DRAM_TYP1f,
    DRF_BIST_DONEf,
    DRF_BIST_DONE_ALLf,
    DRF_BIST_FAILf,
    DRF_BIST_MODEf,
    DRF_START_PAUSEf = 640,
    DRF_START_PAUSE_ALLf,
    DRF_TCAMSELf,
    DRF_TEST_RESUMEf,
    DRI_EXCKf,
    DRI_EXDTf,
    DRI_IFCKf,
    DRI_IFDTf,
    DRI_LEDf,
    DRI_OTHf,
    DRI_SLIC_CKf = 650,
    DRI_SLIC_DTf,
    DRI_SPI_CKf,
    DRI_SPI_DTf,
    DRN_ENABLEf,
    DRN_IDXf,
    DRN_SELf,
    DSCP_WEIGHTf,
    DSC_FMT_EXTRAf,
    DSL_MBRf,
    DSL_PORT_ENf = 660,
    DST_PORTf,
    DS_FEC_STA_DLTf,
    DS_FEC_STA_Mf,
    DS_FEC_STSf,
    DUMMYf,
    DUMMY_00f,
    DUMMY_01f,
    DUMMY_02f,
    DUMMY_03f,
    DUMMY_04f = 670,
    DUMMY_05f,
    DUMMY_06f,
    DUMMY_07f,
    DUMMY_08f,
    DUMMY_09f,
    DUMMY_0Af,
    DUMMY_0Bf,
    DUMMY_0Cf,
    DUMMY_0Df,
    DUMMY_0Ef = 680,
    DUMMY_0Ff,
    DUMMY_10f,
    DUMMY_11f,
    DUMMY_12f,
    DUMMY_13f,
    DUMMY_14f,
    DUMMY_15f,
    DUMMY_16f,
    DUMMY_17f,
    DUMMY_18f = 690,
    DUMMY_19f,
    DUMMY_1Cf,
    DUMMY_1Df,
    DUMMY_1Ef,
    DUMMY_1Ff,
    DUMMY_20f,
    DUMMY_21f,
    DUMMY_22f,
    DUMMY_23f,
    DUMMY_24f = 700,
    DUMMY_25f,
    DUMMY_26f,
    DUMMY_27f,
    DUMMY_28f,
    DUMMY_29f,
    DUMMY_2Af,
    DUMMY_2Bf,
    DUMMY_2Cf,
    DUMMY_2Df,
    DUMMY_2Ef = 710,
    DUMMY_2Ff,
    DUMMY_30f,
    DUMMY_31f,
    DUMMY_32f,
    DUMMY_33f,
    DUPLEX_ABLTYf,
    DVSf,
    DVSEf,
    DVSE_DATf,
    DVSE_RPARf = 720,
    DVSE_TPARf,
    DVS_DATf,
    DVS_RPARf,
    DVS_TPARf,
    DYNGASP_CMP_INVf,
    DYNGASP_OUT_ENf,
    DYNGASP_OUT_INVf,
    DYNGASP_OUT_PULLf,
    EEEP_DEFER_TXLPIf,
    EEEP_RW_100Mf = 730,
    EEEP_RW_GIGAf,
    EEEP_RX_RATE_100Mf,
    EEEP_RX_RATE_GIGAf,
    EEEP_SLEEP_STEPf,
    EEEP_TP_100Mf,
    EEEP_TP_GIGAf,
    EEEP_TR_100Mf,
    EEEP_TR_GIGAf,
    EEEP_TS_100Mf,
    EEEP_TS_GIGAf = 740,
    EEEP_TU_100Mf,
    EEEP_TU_GIGAf,
    EEEP_TW_100Mf,
    EEEP_TW_GIGAf,
    EEEP_TXEN_100Mf,
    EEEP_TXEN_GIGAf,
    EEEP_TXR_100Mf,
    EEEP_TXR_GIGAf,
    EEEP_TX_RATE_100Mf,
    EEEP_TX_RATE_GIGAf = 750,
    EEE_100Mf,
    EEE_ABT_ADDR1f,
    EEE_ABT_ADDR2f,
    EEE_BURSTSIZEf,
    EEE_DSP_RXf,
    EEE_EC_GATCLK_ENf,
    EEE_EEEP_RX_STSf,
    EEE_EEEP_TX_STSf,
    EEE_ENABLEf,
    EEE_EN_LEDf = 760,
    EEE_FORCEf,
    EEE_GIGAf,
    EEE_HALF_DUP_ENf,
    EEE_IC_GATCLK_ENf,
    EEE_INC_IFGf,
    EEE_LPIf,
    EEE_PAUSE_INDICATORf,
    EEE_PE_GATCLK_ENf,
    EEE_POLL_ENf,
    EEE_PP_GATCLK_ENf = 770,
    EEE_REQ_SET0f,
    EEE_REQ_SET1f,
    EEE_RXf,
    EEE_SLEEP_REQf,
    EEE_TD_100Mf,
    EEE_TD_GIGAf,
    EEE_TP_100Mf,
    EEE_TP_GIGAf,
    EEE_TR_100Mf,
    EEE_TR_GIGAf = 780,
    EEE_TU_100Mf,
    EEE_TU_GIGAf,
    EEE_TW_100Mf,
    EEE_TW_GIGAf,
    EEE_TXf,
    EEE_WAKE_REQf,
    EEE_WAKE_SET0f,
    EEE_WAKE_SET1f,
    EFIDf,
    EFIDENf = 790,
    EFUSE_ENf,
    EFUSE_TMRFf,
    EGRESS_MODEf,
    EGR_CTRL_GATCLKf,
    EGR_RATEf,
    EMPTYf,
    ENf,
    ENABLE_TMf,
    ENA_AUTO_DGf,
    ENCS_PWMf = 800,
    ENNATT2LOGf,
    ENSS_PWMf,
    ENVLANPOLf,
    EN_1GBf,
    EN_48_PASS_1f,
    EN_BACKPRESSUREf,
    EN_BYPASS_ERRORf,
    EN_CPUf,
    EN_EARLY_TXf,
    EN_EEEP_RXf = 810,
    EN_EEEP_TXf,
    EN_FLOWCTRL_TG0f,
    EN_GPIOf,
    EN_P0f,
    EN_P1f,
    EN_P4f,
    EN_P5f,
    EN_PHY_GREENf,
    EN_PHY_LOW_POWER_MODEf,
    EN_PHY_MAX_POWERf = 820,
    EN_PHY_SEL_DEGf,
    EN_PWMf,
    EN_PWR_ON_LIGHTf,
    EN_RTT1f,
    EN_RTT2f,
    EN_RX_MRINGf,
    EN_SIP_TRANSf,
    EN_SMI_SLAVEf,
    EN_SPD100f,
    EN_SPD1000f = 830,
    EPON_ENf,
    EQD1_INFRAMEf,
    EQD1_MULTFRAMEf,
    ERR_PLI_DLTf,
    ERR_PLI_INDf,
    ERR_PLI_Mf,
    ERR_THf,
    ETHERSTATSCOLLISIONSf,
    ETHERSTATSCRCALIGNERRORSf,
    ETHERSTATSDROPEVENTSf = 840,
    ETHERSTATSFRAGMENTSf,
    ETHERSTATSJABBERSf,
    ETHER_TYPEf,
    ETH_END_PTIf,
    ETH_GEM_RX_CNTRf,
    ETH_GEM_RX_IDXf,
    ETH_GEM_RX_R_ACKf,
    ETH_PKT_FWDf,
    ETH_PKT_FWD_IDXf,
    ETH_PKT_FWD_R_ACKf = 850,
    ETH_PKT_RXf,
    ETH_PKT_RX_IDXf,
    ETH_PKT_RX_R_ACKf,
    ETH_PTI_MASKf,
    ETRY_IDXf,
    EVIDf,
    EXTENDED_CAPBILITYf,
    EXTLED_ENf,
    EXTPHY_ADf,
    EXTRA_SN_TXf = 860,
    EXT_CLK_LXf,
    EXT_CLK_Mf,
    EXT_CLK_M90f,
    EXT_CLK_OCP1f,
    EXT_CLK_OCP2f,
    EXT_CLK_SWf,
    EXT_CYCLE_PADf,
    EXT_GMII_TX_DELAYf,
    EXT_IP_IDXf,
    EXT_MBRf = 870,
    EXT_PAD_STOP_ENf,
    EXT_PAGEf,
    EXT_PWR_CTLf,
    EXT_RGMII_TX_DELAYf,
    EXT_RGMXFf,
    EXT_RGRX_INVf,
    EXT_RGTX_INVf,
    EXT_STS_EXTXFf,
    FAEf,
    FCK_PWMf = 880,
    FCS_CHK_ENf,
    FC_JUMBO_MODEf,
    FC_JUMBO_SIZEf,
    FC_TYPEf,
    FECPCSCODINGVIOLATIONf,
    FEC_CORRECT_DISf,
    FEC_DET_THRSHf,
    FEC_DS_ENf,
    FEC_ENABLEf,
    FEC_RECOVERf = 890,
    FEC_US_ENf,
    FIB100_DETf,
    FIB1G_ABLTYf,
    FIBER_ABLTYf,
    FIB_ISOf,
    FIB_NP_ENf,
    FIB_SDETf,
    FIB_STS_0f,
    FIB_STS_1f,
    FIB_STS_2f = 900,
    FIDENf,
    FID_MSTIf,
    FIELDf,
    FLAGf,
    FLASH_ENABLEf,
    FLUSH_STATUSf,
    FMTf,
    FORCEDFULLDUPf,
    FORCELINKf,
    FORCE_MODEf = 910,
    FORCE_PROT_MASKf,
    FORCE_REPORTf,
    FORCE_SPDf,
    FORCE_SPD_MODEf,
    FORCE_TRXFCEf,
    FORMATf,
    FPGA_VER_MACf,
    FRAGMENT2CPUf,
    FRAME_TYPEf,
    FRC_CGGOODf = 920,
    FRC_IPGf,
    FRC_PRAMBLEf,
    FRC_REG4_ENf,
    FRC_REG4_FIB100f,
    FREQf,
    FS_GEM_IDLEf,
    FS_LOFFf,
    FS_LONf,
    FT_ENABLEf,
    FULLDUPREGf = 930,
    FWDf,
    GATE_HANDLEf,
    GATING_CLK_CHIP_ENf,
    GATING_CLK_SDS_ENf,
    GATING_SW_ENf,
    GEM_CNTRf,
    GEM_CNTR_IDXf,
    GEM_CNTR_RSELf,
    GEM_CNTR_R_ACKf,
    GEM_DS_INTRf = 940,
    GEM_DS_Mf,
    GEM_PTN_BYTEf,
    GEM_PTN_MODEf,
    GEM_US_INTRf,
    GEM_US_Mf,
    GEN_RNDMf,
    GIPf,
    GPIO_EN_0f,
    GPIO_EN_1f,
    GPIO_EN_2f = 950,
    GPON_ENf,
    GPON_IRQf,
    GRANT_ENDf,
    GRANT_STARTf,
    GRANT_STRAT_MAXf,
    GRANT_STRAT_MINf,
    GRP_TX_PORTf,
    GTC_DS_CAP_INTRf,
    GTC_DS_CAP_Mf,
    GTC_DS_INTRf = 960,
    GTC_DS_Mf,
    GTC_US_INTRf,
    GTC_US_Mf,
    HASHf,
    HBOUNDf,
    HIGH_QUEUE_MSKf,
    HIT_STATUSf,
    HOME_PNAf,
    HOTCMD_ENf,
    HOTCMD_PRD_ENf = 970,
    HSA_DATAf,
    HSB_ATVf,
    HSB_DATAf,
    HWPKT_GEN_STATUSf,
    HWPKT_GEN_SUSf,
    HW_REGISTRATIONf,
    I2C_AWf,
    I2C_AW_1f,
    I2C_CLOCK_DIVf,
    I2C_CLOCK_DIV_1f = 980,
    I2C_DEV_IDf,
    I2C_DEV_ID_1f,
    I2C_DWf,
    I2C_DW_1f,
    I2C_ENf,
    IB20UTO5U_PWMf,
    IDR0f,
    IDR1f,
    IDR2f,
    IDR3f = 990,
    IDR4f,
    IDR5f,
    IDXf,
    IFGf,
    IFG2_0f,
    IFINBROADCASTPKTSf,
    IFINMULTICASTPKTSf,
    IFINOCTETS_Hf,
    IFINOCTETS_Lf,
    IFINUCASTPKTSf = 1000,
    IFMX_AFF_NOT_FF_OUTf,
    IFOUTBROADCASTPKTSf,
    IFOUTDISCARDSf,
    IFOUTMULTICASTPKTSf,
    IFOUTOCTETS_Hf,
    IFOUTOCTETS_Lf,
    IFOUTUCASTPKTSf,
    IGMPV1_OPf,
    IGMPV2_OPf,
    IGMPV3_OPf = 1010,
    IGNOE_MAC5_LINKf,
    IGNOE_MAC6_LINKf,
    IGR_CORRECT_LATCHf,
    IGR_CTRL_GATCLKf,
    IGR_TS_LATCHf,
    IMR_ACLf,
    IMR_ADC_ALARMf,
    IMR_DYING_GASPf,
    IMR_EPONf,
    IMR_GPHYf = 1020,
    IMR_GPONf,
    IMR_L2_LRN_OVERf,
    IMR_LINK_CHGf,
    IMR_LOOPf,
    IMR_METER_EXCEEDf,
    IMR_PTPf,
    IMR_RDUf,
    IMR_RDU2f,
    IMR_RDU3f,
    IMR_RDU4f = 1030,
    IMR_RDU5f,
    IMR_RDU6f,
    IMR_RER_OVFf,
    IMR_RER_RUNTf,
    IMR_ROKf,
    IMR_RTCTf,
    IMR_SERDESf,
    IMR_SPE_CHGf,
    IMR_SPE_CONGESTf,
    IMR_SW_INTf = 1040,
    IMR_TDUf,
    IMR_TERf,
    IMR_THERMAL_ALARMf,
    IMR_TOK_TIf,
    IMS_ACLf,
    IMS_ADC_ALARMf,
    IMS_DYING_GASPf,
    IMS_EPONf,
    IMS_GPHYf,
    IMS_GPONf = 1050,
    IMS_L2_LRN_OVERf,
    IMS_LINK_CHGf,
    IMS_LOOPf,
    IMS_METER_EXCEEDf,
    IMS_PTPf,
    IMS_RTCTf,
    IMS_SERDESf,
    IMS_SPE_CHGf,
    IMS_SPE_CONGESTf,
    IMS_THERMAL_ALARMf = 1060,
    INDR_DEVADf,
    INDR_FUNCf,
    IND_NRM_PLMf,
    IND_SRCf,
    INFO_FIFO_OVERFLf,
    INFO_FIFO_OVERFL_DLTf,
    INFO_FIFO_OVERFL_Mf,
    INGRESSf,
    INOAMPDUPKTSf,
    INTEXTP0f = 1070,
    INTEXTP1f,
    INTEXTP2f,
    INTEXTP3f,
    INTEXTP4f,
    INTP0f,
    INTP1f,
    INTP2f,
    INTP3f,
    INTP4f,
    INTP5f = 1080,
    INTPHY_ADf,
    INTPRI_1Qf,
    INTPRI_DSCPf,
    INTPRI_PBf,
    INTRPT_ENf,
    INTRP_GPIOf,
    INTR_POLARITYf,
    INTR_STAT_GPHYf,
    INTR_STAT_PORT_CHANGEf,
    INTR_STAT_PORT_LINKDOWNf = 1090,
    INTR_STAT_PORT_LINKUPf,
    INT_CFf,
    INVALID_LEN_HANDLEf,
    INV_HSIf,
    INV_HSOf,
    INV_OE_CONTROLf,
    IN_EXT_CLK_CLK_LXf,
    IN_EXT_CLK_CLK_Mf,
    IN_EXT_CLK_CLK_M90f,
    IN_EXT_CLK_OCP1f = 1100,
    IN_EXT_CLK_OCP2f,
    IN_EXT_CLK_SWf,
    IOL_16DROPf,
    IOL_BACKOFFf,
    IOS_PWMf,
    IPG_COMPENSATIONf,
    IPMST_CTRLf,
    IPV4_MC_FORCE_DROPf,
    IPV4_MC_FORCE_PASSf,
    IPV4_MC_MAC_PREFIXf = 1110,
    IPV6_MC_FORCE_DROPf,
    IPV6_MC_FORCE_PASSf,
    IPV6_MC_MAC_PREFIXf,
    IP_LOWERf,
    IP_MCST_TTL_1f,
    IP_UPPERf,
    ISET_AD5f,
    ISR_LINK_CHGf,
    ISR_RDUf,
    ISR_RDU2f = 1120,
    ISR_RDU3f,
    ISR_RDU4f,
    ISR_RDU5f,
    ISR_RDU6f,
    ISR_RER_OVFf,
    ISR_RER_RUNTf,
    ISR_ROKf,
    ISR_SW_INTf,
    ISR_TDUf,
    ISR_TERf = 1130,
    ISR_TOK_TIf,
    IS_PPPOE_IFf,
    ITFSP_REGf,
    JABBER_DETECTf,
    JTAG_ENf,
    KEEP_FORMATf,
    KEY_CFG_REQf,
    KEY_DATAf,
    KEY_USE_INDf,
    KEY_WORD_IDXf = 1140,
    KEY_WR_COMPLf,
    KEY_WR_REQf,
    L2_LRN_CNTf,
    L34_GLOBAL_CFGf,
    L34_L2_LOOKUP_MISS_ACTf,
    L3CHKSERRALLOWf,
    L4CHKSERRALLOWf,
    L4PORT_LOWERf,
    L4PORT_UPPERf,
    L4_TRF_CHGf = 1150,
    L4_TRF_EXEC_CLRf,
    L4_TRF_HWWRK_SELf,
    L4_WEIGHTf,
    LASER_OFF_TIMEf,
    LASER_ON_TIMEf,
    LATCH_MODEf,
    LATCH_PWMf,
    LATCH_TIMERf,
    LATE_COLf,
    LBK1_0f = 1160,
    LBOUNDf,
    LBRAM_DVSf,
    LBRAM_DVSEf,
    LB_EXCEEDf,
    LED_ACTIVE_LOWf,
    LED_CFGf,
    LED_LOOP_DET_BUZZER_ENf,
    LED_PARA_P04_ENf,
    LED_SELf,
    LED_SEL0f = 1170,
    LED_SEL1f,
    LED_SEL2f,
    LED_SEL3f,
    LED_SERI_CLK_ENf,
    LED_SERI_DATA_ENf,
    LIMDBCf,
    LIMIT_IPG_CFGf,
    LINKBf,
    LINKDOWN_AGEOUTf,
    LINKID_EC_GATCLK_ENf = 1180,
    LINKID_IC_GATCLK_ENf,
    LINKID_PE_GATCLK_ENf,
    LINKID_PP_GATCLK_ENf,
    LINKID_TIMEf,
    LINKOKLATf,
    LINKOK_LATf,
    LINKSTATf,
    LINK_ABLTYf,
    LINK_STATUSf,
    LLIDf = 1190,
    LLID_IDXf,
    LOFf,
    LOFF_TIMEf,
    LOF_DLTf,
    LOF_Mf,
    LOGGINGCOUNTERf,
    LOMf,
    LOM_DLTf,
    LOM_Mf,
    LONGTXEf = 1200,
    LON_TIMEf,
    LOSf,
    LOS_DLTf,
    LOS_FILTER_ENf,
    LOS_Mf,
    LOW_QUEUE_THf,
    LPI_100f,
    LPI_1000f,
    LPI_1000_ABLTYf,
    LPI_100_ABLTYf = 1210,
    LPI_TRANSMIT_STYLEf,
    LP_SPD100f,
    LP_SPD1000f,
    LRN_OVER_INDf,
    LSO_STSf,
    LSR_OFF_SHIFTf,
    LSR_ON_SHIFTf,
    LUTFWD_WEIGHTf,
    LUT_FLUSH_DYNAMICf,
    LUT_FLUSH_FIDf = 1220,
    LUT_FLUSH_MODEf,
    LUT_FLUSH_STATICf,
    LUT_FLUSH_VIDf,
    LUT_IPMC_HASHf,
    LUT_IPMC_LOOKUP_OPf,
    MAC_31_0f,
    MAC_47_32f,
    MAC_ENf,
    MAC_LOOPBACKf,
    MAPPING_TBLf = 1230,
    MAR0f,
    MAR1f,
    MAR2f,
    MAR3f,
    MAR4f,
    MAR5f,
    MAR6f,
    MAR7f,
    MARK_CARR_EXTf,
    MASKf = 1240,
    MAX_DMA_SEL_0f,
    MAX_DMA_SEL_1f,
    MAX_FIFO_SIZEf,
    MAX_LENf,
    MAX_LENGTH_10_100f,
    MAX_LENGTH_GIGAf,
    MAX_THf,
    MBRf,
    MC_EXCL_MODEf,
    MC_ITEM_OP_COMPLf = 1250,
    MC_ITEM_OP_HITf,
    MC_ITEM_OP_IDXf,
    MC_ITEM_OP_MODEf,
    MC_ITEM_OP_RDATAf,
    MC_ITEM_OP_REQf,
    MC_ITEM_OP_WDATAf,
    MC_TYPEf,
    MDX_INDACC_PAGEf,
    MDX_MDC_DIVf,
    MDX_M_ENf = 1260,
    MDX_S_ENf,
    METERIDXf,
    METER_OPf,
    MIN_DELAY1f,
    MIN_DELAY2f,
    MIR_ISOf,
    MIR_MONITOR_PORTf,
    MIR_RXf,
    MIR_SRC_PMSKf,
    MIR_TXf = 1270,
    MISC_CNTRf,
    MISC_CNTR_IDXf,
    MISC_IDXf,
    MISS_PKTf,
    MLDV1_OPf,
    MLDV2_OPf,
    MMDRDBUSf,
    MODEf,
    MODEL_CFGf,
    MODEL_CHAR_1STf = 1280,
    MODEL_CHAR_2NDf,
    MODEL_CHAR_3RDf,
    MODEL_NOf,
    MODE_BCINCf,
    MODE_CONTINUEf,
    MODE_CRCf,
    MODE_DAINCf,
    MODE_EXTf,
    MODE_LEN_SELf,
    MODE_PAUSEf = 1290,
    MODE_RANDOMf,
    MODE_RANDOM_LENf,
    MODE_SAINCf,
    MONSELf,
    MPCP_TIMEOUT_IMRf,
    MPCP_TIMEOUT_IMSf,
    MPCP_TIMEOUT_VALUEf,
    MR_NP_TXf,
    MSK_MDIf,
    MST_FAULT_ABLTYf = 1300,
    MST_MOD_ABLTYf,
    MUX_SYMBOLERR_CNTf,
    M_BYPASS_AES_MODf,
    NAFC_RCf,
    NAF_AC0f,
    NAF_AC1f,
    NATMODEf,
    NETIF_IDXf,
    NIC_ENABLEf,
    NON_MULTICAST_PASSf = 1310,
    NORMAL_SYNC_TIMEf,
    NOTf,
    NOTBROADCASTBITNOTONULLIDf,
    NOT_DSf,
    NOT_USf,
    NSEC_UNITf,
    NUMf,
    NUM_31_0f,
    NUM_47_32f,
    NWAY_ABILITYf = 1320,
    NWAY_ABLTYf,
    NWCOMPLETEf,
    OAM_ENABLEf,
    OAM_MULTIPLEXERf,
    OAM_PARSERf,
    OAM_PRIOIRTYf,
    OCPT_PWMf,
    OEM_ENf,
    OFFSETf,
    OFF_THf = 1330,
    OLT_ENABLEf,
    OMCI_END_PTIf,
    OMCI_PTI_MASKf,
    OMCI_TR_MODEf,
    ONULLIDNOTBROADCASTf,
    ONU_IDf,
    ONU_RDIf,
    ONU_STATEf,
    ON_THf,
    OOS_PWMf = 1340,
    OPERATIONf,
    OPTIC_AUTO_SUPRESS_DISf,
    OPTIC_LOS_ENf,
    OPTIC_LOS_POLARf,
    OPTIC_LOS_SIGf,
    OPTIC_SD_MISM_DLTf,
    OPTIC_SD_MISM_Mf,
    OPTIC_SD_MISM_THREHf,
    OPTIC_SD_TOOLONG_DLTf,
    OPTIC_SD_TOOLONG_Mf = 1350,
    OPTIC_SD_TOOLONG_THRESHf,
    ORG_COLf,
    ORG_CRSf,
    OSC_PWMf,
    OTHER_HANDLEf,
    OUI_CFGf,
    OUTOAMPDUPKTSf,
    OVPT_PWMf,
    OVPWIN_PWMf,
    P0_LONKDOWN_CNTf = 1360,
    P1_LONKDOWN_CNTf,
    P2_LONKDOWN_CNTf,
    P3_LONKDOWN_CNTf,
    P4_SIG_DETf,
    PAD_BOND_BISR_REMAP_ENf,
    PAD_BOND_NFBI_ENBf,
    PAD_BOND_NF_MUX_SELf,
    PAD_BOND_TEST_ENf,
    PAD_DBG_ENf,
    PAGEf = 1370,
    PAGES_BEFORE_FCDROPf,
    PARA_LED_ENf,
    PATCH_PHY_DONEf,
    PAUSE_MAX128f,
    PAUSE_TIMEf,
    PAYLOADf,
    PBFIDf,
    PBFIDENf,
    PB_3Mf,
    PB_AUTHf = 1380,
    PB_DIRf,
    PB_ENf,
    PB_PRIf,
    PDNPHYf,
    PERIODf,
    PERMITf,
    PE_MAX_USED_PAGE_CNTf,
    PE_USED_PAGE_CNTf,
    PHY4_DIX_RXf,
    PHY4_ENf = 1390,
    PHY4_LKDNf,
    PHY4_SDETf,
    PHY_ACK_TOf,
    PHY_ADDRf,
    PHY_BRD_MODEf,
    PHY_BRD_MSKf,
    PHY_MODEf,
    PHY_OCP_TOf,
    PHY_OCP_TOFf,
    PIRRAM_DVSf = 1400,
    PIRRAM_DVSEf,
    PIR_EXCEED_DROPf,
    PIR_QINf,
    PIR_SEL_INDf,
    PISO_LEAKYf,
    PKTLEN_LOWERf,
    PKTLEN_UPPERf,
    PKT_ENCAP_GATCLKf,
    PKT_INFOf,
    PKT_PAGE_CNTf = 1410,
    PKT_PRS_GATCLKf,
    PLEND_STRICT_MODEf,
    PLL_G0_CTRL_ENf,
    PLL_G1_CTRL_ENf,
    PLM_BC_ACC_ENf,
    PLM_BUF_EMPTYf,
    PLM_BUF_FULLf,
    PLM_BUF_Mf,
    PLM_BUF_REQf,
    PLM_DATAf = 1420,
    PLM_DEQf,
    PLM_DISf,
    PLM_DROP_CRCEf,
    PLM_DS_NOMSG_IDf,
    PLM_DS_ONUID_FLT_ENf,
    PLM_ENQf,
    PLM_FLUSH_BUFf,
    PLM_NRM_EMPTYf,
    PLM_NRM_EMPTY_DLTf,
    PLM_NRM_EMPTY_Mf = 1430,
    PLM_NRM_FULLf,
    PLM_TYPEf,
    PLM_URG_EMPTYf,
    PLM_URG_EMPTY_DLTf,
    PLM_URG_EMPTY_Mf,
    PLM_URG_FULLf,
    PLM_US_CRC_GEN_ENf,
    PLM_US_ONUID_OVRD_ENf,
    PLOAM_RDATAf,
    PL_DEC_ENf = 1440,
    PMSKf,
    POLICINGf,
    POLLING_EEEf,
    PONDLY_TMf,
    PONLED_ENf,
    PONMAC_RSTf,
    PON_REVf,
    PORTID_OP_COMPLf,
    PORTID_OP_HITf,
    PORTID_OP_IDXf = 1450,
    PORTID_OP_MODEf,
    PORTID_OP_RDATAf,
    PORTID_OP_REQf,
    PORTID_OP_WDATAf,
    PORTISO_LEAKYf,
    PORT_CFG_DATAf,
    PORT_NOf,
    PORT_TRUNK_DUMBf,
    PORT_TRUNK_FLOODf,
    PORT_VM_ENf = 1460,
    PORT_VM_RXDf,
    PORT_VM_RXDVf,
    PORT_VM_TXDf,
    PORT_VM_TXENf,
    PORT_WEIGHTf,
    POWER_SAVING_ENf,
    POWER_SAVING_MODEf,
    PPB_PRIf,
    PPB_VIDXf,
    PPPOE_IDXf = 1470,
    PPPOE_TRF_BMPf,
    PRB_EPMCf,
    PRB_GNf,
    PRIf,
    PRI_0_ROUTEf,
    PRI_1_ROUTEf,
    PRI_2_ROUTEf,
    PRI_3_ROUTEf,
    PRI_4_ROUTEf,
    PRI_5_ROUTEf = 1480,
    PRI_6_ROUTEf,
    PRI_7_ROUTEf,
    PRI_TO_QIDf,
    PROB_SELf,
    PTI_VECTOR0f,
    PTI_VECTOR1f,
    PTI_VECTOR2f,
    PTI_VECTOR3f,
    PTRRAM_DVSf,
    PTRRAM_DVSEf = 1490,
    PUB_FCOFF_MAX_USED_PAGE_CNTf,
    PUB_FCOFF_USED_PAGE_CNTf,
    PUB_JUMBO_MAX_USED_PAGE_CNTf,
    PUB_JUMBO_USED_PAGE_CNTf,
    PUB_MAX_USED_PAGE_CNTf,
    PUB_USED_PAGE_CNTf,
    PWMf,
    P_CURENT_RATEf,
    P_DUPLEXf,
    P_EEEPRXMTRf = 1500,
    P_EEEPTXMTRf,
    P_EEERXMTRf,
    P_EEETXMTRf,
    P_FORCE_RATEf,
    P_LINK_FIB1Gf,
    P_LINK_SPDf,
    P_LINK_STATUSf,
    P_MAX_USED_PAGE_CNTf,
    P_MSTRf,
    P_NUMf = 1510,
    P_NWAY_ABLTYf,
    P_NWAY_FAULTf,
    P_RX_FCf,
    P_TX_FCf,
    P_USED_PAGE_CNTf,
    QCNTRAM_DVSf,
    QCNTRAM_DVSEf,
    QCNT_SEL_INDf,
    QIDf,
    QID_ENf = 1520,
    QID_IDXf,
    QUARD_THRESHOLDf,
    QUEUE_TYPEf,
    QU_TMGf,
    Q_MAX_USED_PAGE_CNTf,
    Q_USED_PAGE_CNTf,
    RATEf,
    RDDATA0f,
    RDDATA1f,
    RDDATA2f = 1530,
    RD_DATf,
    RD_DAT_1f,
    RD_EXEf,
    REf,
    REALTEK_OUIf,
    REGFILE_VERf,
    REGISTER_MAC0f,
    REGISTER_MAC1f,
    REGISTER_REQUESTf,
    REG_ACC2_MANUALf = 1540,
    REG_ACC2_PERIODf,
    REG_ADDR_4_0f,
    REG_ANAf,
    REG_BEN_SEL_CMLf,
    REG_BEN_SWINGf,
    REG_BEN_TTL_OUTf,
    REG_BEN_V20_SELf,
    REG_BGf,
    REG_BG_OFFf,
    REG_BG_POWf = 1550,
    REG_CALIB_OK_CNTf,
    REG_CDR_BYPASS_SDM_INTf,
    REG_CDR_EN_LPF_MANUALf,
    REG_CDR_INT_INITf,
    REG_CDR_KDf,
    REG_CDR_KIf,
    REG_CDR_KP1f,
    REG_CDR_KP2f,
    REG_CDR_RESET_MANUALf,
    REG_CDR_RESET_SELf = 1560,
    REG_CDR_SEL_TESTOUTf,
    REG_CKDEGLITCHf,
    REG_CKOOBS_AUXf,
    REG_CMU_ADP_TIME_GPHYf,
    REG_CMU_AUTO_K_GPHYf,
    REG_CMU_AUTO_MODE_GPHYf,
    REG_CMU_BIG_KVCO_RXf,
    REG_CMU_BIG_KVCO_TXf,
    REG_CMU_BYPASS_PI_RXf,
    REG_CMU_BYPASS_PI_TXf = 1570,
    REG_CMU_BYPASS_R2f,
    REG_CMU_CALIB_LATE_GPHYf,
    REG_CMU_CALIB_MANUAL_GPHYf,
    REG_CMU_CALIB_TIME_GPHYf,
    REG_CMU_CP_ADJ_EN_GPHYf,
    REG_CMU_CP_EN_MANUAL_GPHYf,
    REG_CMU_CP_NEW_CP_RXf,
    REG_CMU_CP_NEW_EN_TXf,
    REG_CMU_CP_TIME_GPHYf,
    REG_CMU_DIVIDE_NUM_GPHYf = 1580,
    REG_CMU_EN_CKOOBS_RXf,
    REG_CMU_EN_GPHYf,
    REG_CMU_EN_TXf,
    REG_CMU_F390K_GPHYf,
    REG_CMU_FLD_DSEL_GPHYf,
    REG_CMU_ICP_SEL_GPHYf,
    REG_CMU_INIT_TIME_GPHYf,
    REG_CMU_ISTANK_SEL_GPHYf,
    REG_CMU_LCBIAS_LPF_EN_GPHYf,
    REG_CMU_LCVCO_TR_GPHYf = 1590,
    REG_CMU_LC_BUF_SEL_GPHYf,
    REG_CMU_LDO_EN_RXf,
    REG_CMU_LDO_EN_TXf,
    REG_CMU_LDO_VREFSEL_TXf,
    REG_CMU_LOCK_DN_LIMIT_GPHYf,
    REG_CMU_LOCK_UP_LIMIT_GPHYf,
    REG_CMU_N_PLL_GPHYf,
    REG_CMU_N_PLL_TXf,
    REG_CMU_PI_I_SEL_RXf,
    REG_CMU_PI_I_SEL_TXf = 1600,
    REG_CMU_POSTDIV_GPHY_25Mf,
    REG_CMU_POSTDIV_GPHY_40Mf,
    REG_CMU_PREDIV_GPHYf,
    REG_CMU_PREDIV_TXf,
    REG_CMU_SEL_CP_GPHYf,
    REG_CMU_SEL_CP_I_RX_25Mf,
    REG_CMU_SEL_CP_I_RX_40Mf,
    REG_CMU_SEL_CP_I_TXf,
    REG_CMU_SEL_CP_RXf,
    REG_CMU_SEL_CP_TXf = 1610,
    REG_CMU_SEL_DIV4_RXf,
    REG_CMU_SEL_FREFf,
    REG_CMU_SEL_PREDIV_RXf,
    REG_CMU_SEL_R1_RX_25Mf,
    REG_CMU_SEL_R1_RX_40Mf,
    REG_CMU_SEL_RS_TXf,
    REG_CMU_SEL_R_GPHYf,
    REG_CMU_SEL_VCO_RXf,
    REG_CMU_SEL_VCO_TXf,
    REG_CMU_START_EN_GPHY_MANUALf = 1620,
    REG_CMU_TIME0_CK_GPHYf,
    REG_CMU_TIME2_RST_WIDTH_GPHYf,
    REG_CMU_TIME_RDY_CKOUT_GPHYf,
    REG_CMU_TX_OFFf,
    REG_CMU_VCO_COARSE_GPHYf,
    REG_CMU_VC_DLY_RXf,
    REG_CMU_VC_DLY_TXf,
    REG_CMU_VSEL_LDO_A_RXf,
    REG_CMU_VSEL_LDO_Df,
    REG_CMU_VSEL_LREG_GPHYf = 1630,
    REG_CMU_WD_ENABLE_GPHYf,
    REG_COMINITf,
    REG_COMWAKEf,
    REG_DIVN_GPHY_REFf,
    REG_EN_CLKREQf,
    REG_EN_M_VALUEf,
    REG_EN_SATAf,
    REG_FORCE_RCVDETf,
    REG_FREF_SEL_GPHYf,
    REG_IBRXSELf = 1640,
    REG_IBTXSELf,
    REG_INI_TMR_SELf,
    REG_LLID_IDXf,
    REG_LLID_TX_IMRf,
    REG_LLID_TX_IMSf,
    REG_LOOPBACK_ENf,
    REG_OOBS_CALIf,
    REG_OOBS_CALSELf,
    REG_OOBS_CKSELf,
    REG_OOBS_FORCECALf = 1650,
    REG_OOBS_FREQSELf,
    REG_OOBS_ISELf,
    REG_OOBS_NSQDLYf,
    REG_OOBS_RXIDLE_MANUALf,
    REG_OOBS_SELf,
    REG_OOBS_SENf,
    REG_OOBS_SEN_VARf,
    REG_PENDDING_GRANTf,
    REG_PI_M_MODEf,
    REG_PREDIV_BYPASS_TXf = 1660,
    REG_RX50_LINKf,
    REG_RXDSELf,
    REG_RX_ACC2_MANUAL_2f,
    REG_RX_ACC2_PERIOD_2f,
    REG_RX_DBG_SELf,
    REG_RX_DCVS_SELf,
    REG_RX_EN_I_SAMPLERf,
    REG_RX_EN_KOFFSETf,
    REG_RX_EN_SELFf,
    REG_RX_EN_TESTf = 1670,
    REG_RX_EQ2SELf,
    REG_RX_EQ_EN_SLICERf,
    REG_RX_EQ_FILTER_OUTf,
    REG_RX_EQ_GAINf,
    REG_RX_EQ_HOLDf,
    REG_RX_EQ_INf,
    REG_RX_EQ_SELREGf,
    REG_RX_FILT_CONFIGf,
    REG_RX_FORCERUNf,
    REG_RX_IDLE_SPDf = 1680,
    REG_RX_INT_INIT_2f,
    REG_RX_IQDSELf,
    REG_RX_KP1_2f,
    REG_RX_KP2_2f,
    REG_RX_KP_DIVf,
    REG_RX_OFFSET_ADJRf,
    REG_RX_OFFSET_AUTO_Kf,
    REG_RX_OFFSET_CODEf,
    REG_RX_OFFSET_RANGEf,
    REG_RX_PIENSELf = 1690,
    REG_RX_PSAVE_SELf,
    REG_RX_PS_AFEf,
    REG_RX_SD_POR_SELf,
    REG_RX_SEL_CDR_AFENf,
    REG_RX_SEL_RXIDLEf,
    REG_RX_SEL_SDf,
    REG_RX_SQU_TRI_2f,
    REG_RX_TIMER_BERf,
    REG_RX_TIMER_EQf,
    REG_RX_TIMER_LPFf = 1700,
    REG_SEL_IBLPFf,
    REG_SEL_IBNf,
    REG_SERDES_MODEf,
    REG_SPDSELf,
    REG_SQU_TRIf,
    REG_ST_M_VALUEf,
    REG_TMGf,
    REG_TTL_DRI_SELf,
    REG_TX_50_ENf,
    REG_TX_AMPf = 1710,
    REG_TX_BAMPf,
    REG_TX_BEAENf,
    REG_TX_CLK_SELf,
    REG_TX_DBG_SELf,
    REG_TX_DLYf,
    REG_TX_EMPf,
    REG_TX_EN_EMPHASf,
    REG_TX_EN_TESTf,
    REG_TX_EN_VCM_RESf,
    REG_TX_SEL_CKRD_DUTYf = 1720,
    REG_TX_SEL_VCMf,
    REG_TX_SWINGf,
    REG_TX_V20_SELf,
    REG_Z0_NADJRf,
    REG_Z0_NAUTO_Kf,
    REG_Z0_PADJRf,
    REG_Z0_PAUTO_Kf,
    REG_Z0_TESTf,
    REG_Z0_TUNEf,
    REMOTE_LPKf = 1730,
    REPORT_TIMEOUTf,
    REPORT_TIMERf,
    REQUEST_DELAY_DLTf,
    REQUEST_DELAY_INDf,
    REQUEST_DELAY_Mf,
    RESERVEDf,
    REVERSE_TMf,
    REVISION_NOf,
    REVISOIN_CFGf,
    RFF_SIZE_SELf = 1740,
    RGMII_RX_STSf,
    RGMII_TX_STSf,
    RGM_DNf,
    RGM_DPf,
    RGM_SEL33f,
    RL_IDf,
    RMA_TRAP_PRIORITYf,
    RNG_REQ_HISf,
    RNG_REQ_Mf,
    RPT_PRDf = 1750,
    RPT_TMGf,
    RSTf,
    RST_ALL_MIBf,
    RST_ARPf,
    RST_CMDf,
    RST_DONEf,
    RST_GLOBAL_MIBf,
    RST_IFf,
    RST_IPf,
    RST_L3f = 1760,
    RST_LLIDf,
    RST_LLID_IDXf,
    RST_MIB_VALf,
    RST_NAPTf,
    RST_NAPTRf,
    RST_NHf,
    RST_PLf,
    RST_PORT_MIBf,
    RST_PPf,
    RST_RXFIFOf = 1770,
    RST_STATf,
    RSV2Af,
    RSVD_MEMf,
    RSV_REG_WRITE_PROTECTIONf,
    RTL_IDf,
    RTT_ADJf,
    RXCDOf,
    RXFCEf,
    RXFDPf,
    RXFDP1f = 1780,
    RXFDP4f,
    RXFDP5f,
    RXFDP6f,
    RXFTHf,
    RXMRINGf,
    RXOKINT_MSK_128Bf,
    RXPAGEf,
    RXPAUSE_ABLTYf,
    RXPFf,
    RXRING1f = 1790,
    RXRING2f,
    RXRING3f,
    RXRING4f,
    RXRING5f,
    RXRING6f,
    RXRINGSIZEf,
    RX_BYPSCRf,
    RX_CFG_REGf,
    RX_CFG_REG_SDSf,
    RX_CHKSUMf = 1800,
    RX_CNT_CTAGf,
    RX_DMA_ERR_FLAGf,
    RX_DMA_SRCf,
    RX_DV_CNT_CFGf,
    RX_ERR_CNTf,
    RX_ETHERSTATSOVERSIZEPKTSf,
    RX_ETHERSTATSPKTS1024TO1518OCTETSf,
    RX_ETHERSTATSPKTS128TO255OCTETSf,
    RX_ETHERSTATSPKTS1519TOMAXOCTETSf,
    RX_ETHERSTATSPKTS256TO511OCTETSf = 1810,
    RX_ETHERSTATSPKTS512TO1023OCTETSf,
    RX_ETHERSTATSPKTS64OCTETSf,
    RX_ETHERSTATSPKTS65TO127OCTETSf,
    RX_ETHERSTATSUNDERSIZEDROPPKTSf,
    RX_ETHERSTATSUNDERSIZEPKTSf,
    RX_INT_MITIG_2_0f,
    RX_INT_MITIG_3f,
    RX_IOL_ERROR_LENGTH_CFGf,
    RX_IOL_MAX_LENGTH_CFGf,
    RX_JUMBOf = 1820,
    RX_MIN_SLEEP_TIMER_100Mf,
    RX_MIN_SLEEP_TIMER_GIGAf,
    RX_NEW_DMAf,
    RX_NODROP_PAUSE_CFGf,
    RX_OK_BCf,
    RX_OK_CNTf,
    RX_OK_MCf,
    RX_OK_PHYf,
    RX_PAUSE_ON_TIMER_100Mf,
    RX_PAUSE_ON_TIMER_GIGAf = 1830,
    RX_PGCNTf,
    RX_PKT_TMR_2_0f,
    RX_PKT_TMR_3f,
    RX_RATE_THR_100Mf,
    RX_RATE_THR_GIGAf,
    RX_RATE_TIMER_100Mf,
    RX_RATE_TIMER_GIGAf,
    RX_SLEEP_STEP_CURRENTf,
    RX_SLEEP_STEP_MAXf,
    RX_SLEEP_TIMER_100Mf = 1840,
    RX_SLEEP_TIMER_GIGAf,
    RX_SPCf,
    RX_TH_OFF_1f,
    RX_VLANf,
    RX_WAKE_TIMER_100Mf,
    RX_WAKE_TIMER_GIGAf,
    R_FAULTf,
    SATALED_ENf,
    SATA_MDC_ENf,
    SAWFREQ_PWMf = 1850,
    SA_WEIGHTf,
    SCH_ENf,
    SCH_IDXf,
    SCRM_DISf,
    SDS_ANFAULTf,
    SDS_EN_RXf,
    SDS_EN_TXf,
    SDS_EXT_CFG0f,
    SDS_EXT_CFG1f,
    SDS_EXT_CFG10f = 1860,
    SDS_EXT_CFG11f,
    SDS_EXT_CFG12f,
    SDS_EXT_CFG13f,
    SDS_EXT_CFG14f,
    SDS_EXT_CFG15f,
    SDS_EXT_CFG16f,
    SDS_EXT_CFG2f,
    SDS_EXT_CFG3f,
    SDS_EXT_CFG4f,
    SDS_EXT_CFG5f = 1870,
    SDS_EXT_CFG6f,
    SDS_EXT_CFG7f,
    SDS_EXT_CFG8f,
    SDS_EXT_CFG9f,
    SDS_FRC_ANf,
    SDS_FRC_LDf,
    SDS_FRC_RXf,
    SDS_FRC_TXf,
    SDS_INTBf,
    SDS_LINK_OKf = 1880,
    SDS_PWRGATINGf,
    SDS_RESATRT_ANf,
    SDS_RX_DISABLEf,
    SDS_SDET_DEGf,
    SDS_TX_DISABLEf,
    SDS_TX_DOWNf,
    SD_DIFF_HUGE_DLTf,
    SD_DIFF_HUGE_INDf,
    SD_DIFF_HUGE_Mf,
    SD_VALID_LONG_DLTf = 1890,
    SD_VALID_LONG_INDf,
    SD_VALID_LONG_Mf,
    SEC_31_0f,
    SEC_47_32f,
    SELf,
    SELOS_PWMf,
    SEL_DEGf,
    SEL_GPIOf,
    SEL_LED_FORCE_RATEf,
    SEL_LED_FORCE_VALUEf = 1900,
    SEL_LOW_RATE_BLINKf,
    SEL_MAC_LED_RATEf,
    SEL_MIIf,
    SEL_PCIE_LED_RATEf,
    SEL_PHYIF_0f,
    SEL_RGMIIf,
    SEL_SATA_LED_RATEf,
    SEL_USB_LED_RATEf,
    SEND_NP_ONf,
    SERI_LED_ACTIVE_LOWf = 1910,
    SERI_LED_ENf,
    SET_D_TXCf,
    SF_CNTRf,
    SHORT_DES_FMTf,
    SHORT_IPGf,
    SIGNOKLATf,
    SIGNOK_LATf,
    SIGNSTATf,
    SIO_ENf,
    SIP_HASHf = 1920,
    SKIP_MII_RXERf,
    SLIC_ENf,
    SLIC_INFSELf,
    SLIC_ISI_ENf,
    SLIC_PCM_ENf,
    SLIC_SPI_ENf,
    SLIC_ZSI_ENf,
    SLOW_CLK_TGL_RATEf,
    SLOW_DN_SYS_CLKf,
    SLOW_DOWN_CLK_ENf = 1930,
    SLOW_DOWN_PLL_ENf,
    SMAC_HASHf,
    SMALL_TAG_IPGf,
    SMI_ENf,
    SMPDLY_TMf,
    SMSAf,
    SN_REQ_HISf,
    SN_REQ_Mf,
    SOFTSTARTf,
    SOFT_RSTf = 1940,
    SPAf,
    SPA_DSLf,
    SPA_HASHf,
    SPA_PONf,
    SPEED_10f,
    SPEED_1000f,
    SPEED_ABLTYf,
    SPIF4BENf,
    SPIF_CKf,
    SPI_ENf = 1950,
    SPORT_HASHf,
    SPRf,
    SRT_GNf,
    SR_EXCKf,
    SR_EXDTf,
    SR_IFCKf,
    SR_IFDTf,
    SR_LEDf,
    SR_OTHf,
    SR_SLIC_CKf = 1960,
    SR_SLIC_DTf,
    SR_SPI_CKf,
    SR_SPI_DTf,
    SSCLK_PWMf,
    STAG_PIDf,
    STATEf,
    STOP_LOCAL_TIMEf,
    STOP_TMRf,
    STSf,
    STS_BISR_REPAIREDf = 1970,
    STS_BIST_DONEf,
    STS_BIST_FAIL_0f,
    STS_BIST_FAIL_1f,
    STS_BIST_NOFAILf,
    STS_BUSYf,
    STS_DRF_BIST_DONEf,
    STS_DRF_BIST_FAIL_0f,
    STS_DRF_BIST_FAIL_1f,
    STS_DRF_BIST_NOFAILf,
    STS_DRF_START_PAUSEf = 1980,
    STS_GENf,
    STS_GPIOf,
    STS_SYNC_FIFO_RX_ERRf,
    STS_SYNC_FIFO_TX_ERRf,
    SUBTYPEf,
    SVIDf,
    SVIDXf,
    SVLANf,
    SVLAN_WEIGHTf,
    SWINTf = 1990,
    SWITCH_MAC0f,
    SWITCH_MAC1f,
    SWITCH_MAC2f,
    SWITCH_MAC3f,
    SWITCH_MAC4f,
    SWITCH_MAC5f,
    SWITCH_SUPERFRAMEf,
    SW_RSTf,
    SYNCOKLATf,
    SYNCOK_LATf = 2000,
    SYNCSTATf,
    SYNC_MODEf,
    SYNC_STATUSf,
    SYS_CLK_SELf,
    SYS_L2_LRN_CNTf,
    SYS_LRN_LIMITNOf,
    TAG_FORMATf,
    TBL_IDXf,
    TBL_TYPEf,
    TCONT_ENf = 2010,
    TDSC_VLAN_TYPEf,
    TEf,
    TEST_REGf,
    THf,
    TICK_PERIODf,
    TIMER_UNIT_100Mf,
    TIMER_UNIT_GIGAf,
    TIME_DRIFT_IMRf,
    TIME_DRIFT_IMSf,
    TKNf = 2020,
    TL_MAX_USED_PAGE_CNTf,
    TL_USED_PAGE_CNTf,
    TM_ALARM_THf,
    TOTAL_PAGE_CNTf,
    TO_IGNOREf,
    TO_THf,
    TRAFFIC_TYPE_CFGf,
    TRANSPARENT_ENf,
    TRANSPARENT_PMSKf,
    TRAP_ENf = 2030,
    TRAP_PRIf,
    TRAP_TAGET_INSERT_ENf,
    TRFf,
    TRIG_MODEf,
    TSHf,
    TSO_ID_SELf,
    TST_LOG_MDf,
    TTL_1ENABLEf,
    TXCDO1f,
    TXCDO2f = 2040,
    TXCDO3f,
    TXCDO4f,
    TXCDO5f,
    TXC_OUT_PH_SELf,
    TXFCEf,
    TXFDP1f,
    TXFDP2f,
    TXFDP3f,
    TXFDP4f,
    TXFDP5f = 2050,
    TXFN1f,
    TXFN2f,
    TXFN3f,
    TXFN4f,
    TXPAUSE_ABLTYf,
    TXPFf,
    TXQ1_Hf,
    TXQ2_Hf,
    TXQ3_Hf,
    TXQ4_Hf = 2060,
    TXQ5_Hf,
    TX_1_COLf,
    TX_ABORTf,
    TX_BYPSCRf,
    TX_CFG_REGf,
    TX_CNT_CTAGf,
    TX_DELAY_TIMER_100Mf,
    TX_DELAY_TIMER_GIGAf,
    TX_DISABLE_OPTICf,
    TX_DISABLE_OPTIC_OEf = 2070,
    TX_DONE_PORTf,
    TX_ERR_CNTf,
    TX_ETHERSTATSBROADCASTPKTSf,
    TX_ETHERSTATSMULTICASTPKTSf,
    TX_ETHERSTATSOVERSIZEPKTSf,
    TX_ETHERSTATSPKTS1024TO1518OCTETSf,
    TX_ETHERSTATSPKTS128TO255OCTETSf,
    TX_ETHERSTATSPKTS1519TOMAXOCTETSf,
    TX_ETHERSTATSPKTS256TO511OCTETSf,
    TX_ETHERSTATSPKTS512TO1023OCTETSf = 2080,
    TX_ETHERSTATSPKTS64OCTETSf,
    TX_ETHERSTATSPKTS65TO127OCTETSf,
    TX_ETHERSTATSUNDERSIZEPKTSf,
    TX_FIRSTf,
    TX_FN5f,
    TX_INT_MITIG_2_0f,
    TX_INT_MITIG_3f,
    TX_ITFSP_MODEf,
    TX_LPI_SELf,
    TX_MUL_COLf = 2090,
    TX_OK_CNTf,
    TX_PATTERN_BGf,
    TX_PATTERN_FGf,
    TX_PATTERN_MODE_BGf,
    TX_PATTERN_MODE_FGf,
    TX_PATTERN_MODE_NO_FGf,
    TX_PKT_TMRf,
    TX_RATE_EEE_100Mf,
    TX_RATE_EEE_GAGAf,
    TX_RATE_EN_100Mf = 2100,
    TX_RATE_EN_GIGAf,
    TX_RATE_THR_100Mf,
    TX_RATE_THR_GIGAf,
    TX_RATE_TIMER_100Mf,
    TX_RATE_TIMER_GIGAf,
    TX_THR_100Mf,
    TX_THR_GIGAf,
    TX_UNDERf,
    TX_UNDER_RUNf,
    TX_WAKE_SELf = 2110,
    TX_WAKE_TIMER_100Mf,
    TX_WAKE_TIMER_GIGAf,
    TYPEf,
    UART_ENf,
    UNAUTH_ACTf,
    UNDA_TYPEf,
    UNKN_MC_PRIf,
    UNMC_TYPEf,
    UNTAGSETf,
    USBLED_ENf = 2120,
    USE_25M_CLKf,
    US_BEN_POLARf,
    US_DATARAM_DVSf,
    US_DATARAM_DVSEf,
    US_FEC_STSf,
    US_FEC_STS_DLTf,
    US_FEC_STS_Mf,
    US_FRAGRAM_DVSf,
    US_FRAGRAM_DVSEf,
    UTP_COLf = 2130,
    UTP_DUPf,
    UTP_RX_ACTf,
    UTP_SPD10f,
    UTP_SPD100f,
    UTP_SPD1000f,
    UTP_SPD1000_ACTf,
    UTP_SPD100_ACTf,
    UTP_SPD10_ACTf,
    UTP_TX_ACTf,
    VALIDf = 2140,
    VALID_FLOWf,
    VBPENf,
    VBPRIf,
    VC0f,
    VC1f,
    VC10f,
    VC11f,
    VC12f,
    VC13f,
    VC14f = 2150,
    VC15f,
    VC2f,
    VC3f,
    VC4f,
    VC5f,
    VC6f,
    VC7f,
    VC8f,
    VC9f,
    VCMOCP_PWMf = 2160,
    VER_IDf,
    VICM_AD5f,
    VIDf,
    VIDXf,
    VID_0_TYPEf,
    VID_4095_TYPEf,
    VID_LOWERf,
    VID_UPPERf,
    VINSEL_AD5f,
    VLAN_FILTERINGf = 2170,
    VLAN_LEAKYf,
    VREF09_PWMf,
    VREFOCP_PWMf,
    VREFOVP_PWMf,
    VS_CFI_KEEPf,
    VS_PRIf,
    VS_SPRISELf,
    VS_TPIDf,
    VS_UNMATf,
    VS_UNMAT_SVIDXf = 2180,
    VS_UNTAGf,
    VS_UNTAG_SVIDXf,
    WAIT_FOR_AGREEMENTf,
    WAKELPI_SLOT_P0f,
    WAKELPI_SLOT_P1f,
    WAKELPI_SLOT_P2f,
    WAKELPI_SLOT_P3f,
    WAKELPI_SLOT_P4f,
    WAKELPI_SLOT_P5f,
    WAKELPI_SLOT_P6f = 2190,
    WAKE_LPI_SLOT_PRDf,
    WAKE_UP_BY_LINKf,
    WAKE_UP_BY_PHYf,
    WANROUTEMODEf,
    WATER_LEVEL_FDf,
    WATER_LEVEL_X2Y_2f,
    WATER_LEVEL_Y2Xf,
    WEIGHTf,
    WEIGHT0f,
    WEIGHT1_7f = 2200,
    WFQ_BURSTSIZEf,
    WFQ_IFGf,
    WOL_CMDf,
    WOL_PMEf,
    WOL_STSf,
    WRDATA0f,
    WRDATA1f,
    WRDATA2f,
    WRENf,
    WREN_1f = 2210,
    WR_COFT_RSTBf,
    WR_DATf,
    WR_DAT_1f,
    WR_EXEf,
#endif

    REGFIELD_LIST_END = 2215
} rtk_regField_list_t;



extern rtk_reg_t apollo_reg_list[];

#define APOLLO_REGSIZE_MAX1         (1024)
#define APOLLO_REGSIZE_MAX2         (160)
#define APOLLO_REGSIZE_MAX3         (96)
#define APOLLO_REGSIZE_MAX4         (64)
#define APOLLO_REGSIZE_MAX5         (32)
#define APOLLO_REGSIZE_BYTELEN      (APOLLO_REGSIZE_MAX1 / 8)
#define APOLLO_REGSIZE_WORDLEN      (APOLLO_REGSIZE_MAX1 / 32)

#endif    /* __APOLLO_REG_STRUCT_H__ */

