<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="RAM_synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1683929324">
  <File Type="PA-TCL" Name="RAM.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="RAM_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="RAM_reports.tcl"/>
  <File Type="RDS-RDS" Name="RAM.vds"/>
  <File Type="RDS-UTIL" Name="RAM_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="RAM_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="RAM.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="RAM_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="RAM_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RAM">
    <File Path="$PSRCDIR/sources_1/ip/RAM/RAM.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../_School/EENG/senior_design/CPU_8b/CPU_8b.srcs/sources_1/ip/RAM/RAM.xci"/>
        <Attr Name="ImportTime" Val="1683826830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="RAM"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/RAM">
    <File Path="$PSRCDIR/sources_1/ip/RAM/RAM.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../_School/EENG/senior_design/CPU_8b/CPU_8b.srcs/sources_1/ip/RAM/RAM.xci"/>
        <Attr Name="ImportTime" Val="1683826830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="RAM"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/nexys_core.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../_School/EENG/senior_design/CPU_8b/CPU_8b.srcs/utils_1/imports/synth_1/nexys_core.dcp"/>
        <Attr Name="ImportTime" Val="1683910753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
