C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE C8051F12X_FIR_DEMO
OBJECT MODULE PLACED IN C8051F12x_FIR_Demo.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE C8051F12x_FIR_Demo.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND TABS(2)

line level    source

   1          //-----------------------------------------------------------------------------
   2          // Includes
   3          //-----------------------------------------------------------------------------
   4          
   5          #include "si_toolchain.h"             // Compiler-specific declarations
   6                                                 // (Keil/SDCC)
   7          #include "C8051F120_defs.h"            // SFR declarations
   8          #include <stdio.h>
   9          #include <math.h>
  10          #include "fir.h"
  11          #include "modbus.h"
  12          
  13          //-------------------------- BIPOLIAR SELECTOR --------------------------------
  14          //#define BIPOLIAR_ADC
  15          //-----------------------------------------------------------------------------
  16          
  17          //-----------------------------------------------------------------------------
  18          // Global Constants
  19          //-----------------------------------------------------------------------------
  20          
  21          #define BAUDRATE     115200            // Baud rate of UART in bps
  22          
  23          #define INTCLK       24500000          // Internal oscillator frequency in Hz    
  24          
  25          #define SYSCLK       98000000          // Output of PLL derived from (INTCLK*2)
  26          
  27          #define SAMPLE_RATE  11000             // Sample frequency in Hz
  28          
  29          #define N            500               // Number of samples to capture at
  30                                                 // each DAC frequency
  31          
  32          #define PHASE_PRECISION  65536         // Range of phase accumulator
  33          
  34          #define OUTPUT_RATE_DAC  20000L        // DAC output rate in Hz
  35          
  36          #define START_FREQUENCY  10            // Define the starting frequency
  37          #define STOP_FREQUENCY   4999          // Define the ending frequency
  38          #define FREQ_STEP        10            // Define the number of Hz the frequency
  39                                                 // will step for the frequency sweep
  40          #define DAC1_VALUE       0x8000        // value for DAC1
  41          #define SECOND_INTERVAL  1024
  42          //-----------------------------------------------------------------------------
  43          // Commands
  44          //-----------------------------------------------------------------------------
  45          const uint8_t CMD_1     =0x22;
  46          const uint8_t CMD_2     =0x05;
  47          const uint8_t CMD_3     =0x09;
  48          const uint8_t CMD_4     =0x06;
  49          const uint8_t CMD_5     =0x11;
  50          const uint8_t CMD_6     =0x12;
  51          //-----------------------------------------------------------------------------
  52          // Macros
  53          //-----------------------------------------------------------------------------
  54          
  55          #if defined __C51__
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 2   

  56          #include <intrins.h>
  57          #define NOP() \
*** WARNING C317 IN LINE 58 OF C8051F12x_FIR_Demo.c: attempt to redefine macro 'NOP'
  58             _nop_();
  59          #elif defined SDCC
              #define NOP() \
                 _asm \
                 nop \
                 _endasm;
              #endif // defined SDCC
  65          
  66          // Single FIR_TAP macro takes advantage of mirroring
  67          // (i.e. the FIR coefficients are mirrored, so the coefficient only needs to be
  68          // loaded into the MAC registers once).
  69          #define FIR_TAP_MIRROR(X,Y,Z) \
  70             MAC0A = X; \
  71             MAC0BH = Y.u8[MSB]; \
  72             MAC0BL = Y.u8[LSB]; \
  73             MAC0BH = Z.u8[MSB]; \
  74             MAC0BL = Z.u8[LSB];
  75          
  76          // Single FIR_TAP macro
  77          #define FIR_TAP(X,Y) \
  78             MAC0A = X; \
  79             MAC0BH = Y.u8[MSB]; \
  80             MAC0BL = Y.u8[LSB];
  81          
  82          #define BREAK_MACRO \
  83             SFRPAGE = UART0_PAGE; \
  84             if(TI0 == 1 || RI0 == 1){ \
  85               break; \
  86             } \
  87             SFRPAGE = SFRPAGE_save;
  88          
  89          //-----------------------------------------------------------------------------
  90          // Global Variables
  91          //-----------------------------------------------------------------------------
  92          // For the FIR filter
  93          // 'x' holds the 'delay line' of input samples
  94          //idata SI_UU16_t x[TAPS];
  95          SI_SEGMENT_VARIABLE(x[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  96          SI_SEGMENT_VARIABLE(B_FIR[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  97          SI_SEGMENT_VARIABLE(TAPS, uint8_t, xdata);
  98          SI_SEGMENT_VARIABLE(data_for_filter[N], SI_UU16_t, xdata);
  99          SI_SEGMENT_VARIABLE(data_for_filter_counter, int, xdata);
 100          SI_SEGMENT_VARIABLE(filtered_samples[N], int, xdata);
 101          SI_SEGMENT_VARIABLE(freq_number, unsigned char, xdata);
 102          SI_SEGMENT_VARIABLE(phase_acc[12], SI_UU16_t, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 103          SI_SEGMENT_VARIABLE(FREQS[12], unsigned long, xdata) = {1343, 1445, 1547, 1649, 1751, 1853, 1955, 2057, 21
             -59, 2261, 2363, 2465};
 104          SI_SEGMENT_VARIABLE(frequency, unsigned long, xdata);
 105          SI_SEGMENT_VARIABLE(delay_index_arr[12], unsigned char, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 106          SI_SEGMENT_VARIABLE(freq_divider, unsigned char, xdata);
 107          SI_SEGMENT_VARIABLE(freq_dac_flags[12], unsigned char, xdata);
 108          
 109          sbit LED = P1^6;                                         // LED='1' means ON
 110          sbit LED485 = P7^7;                                      // LED for 485
 111          sbit DC24OUTPUT = P4^2;
 112          sbit DC24INPUT = P4^3;
 113          
 114          SI_SEGMENT_VARIABLE(Sample, SI_UU16_t, xdata);           // Filter output
 115          SI_SEGMENT_VARIABLE(Phase_Add[12], unsigned int, xdata); // For the frequency sweep
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 3   

 116          SI_SEGMENT_VARIABLE(TimerForDC24Output, unsigned int, xdata);
 117          SI_SEGMENT_VARIABLE(DividerForDC24Output, unsigned int, xdata);
 118          SI_SEGMENT_VARIABLE(isNeedGetADCValuesFlag, unsigned int, xdata);
 119          SI_SEGMENT_VARIABLE(TIMER, unsigned short, xdata);
 120          //-----------------------------------------------------------------------------
 121          // Function Prototypes
 122          //-----------------------------------------------------------------------------
 123          
 124          void SYSCLK_Init (void);               // Configure system clock
 125          void PORT_Init (void);                 // Configure port output
 126          void UART0_Init (void);                // Configure UART operation
 127          void Timer0_Init(void);                // Configure Timer0
 128          void ADC0_Init (void);                 // Configure ADC
 129          void DAC0_Init(void);                  // Configure DAC0
 130          void DAC1_Init(void);                  // Configure DAC1
 131          void Timer3_Init (int counts);         // Configure Timer 3
 132          void Timer4_Init (int counts);         // Configure Timer 4
 133          void Set_DAC_Frequency (unsigned long frequency);
 134          void init_after_flash_reload();
 135          void delay(unsigned short timer);
 136          
 137          // Define the UART printing functions
 138          #if defined __C51__
 139          char putchar (char c);                 // Define putchar for Keil
 140          #elif defined SDCC
              void putchar (char c);
              #endif // defined SDCC
 143          
 144          SI_INTERRUPT_PROTO(UART0_ISR, INTERRUPT_UART0);
 145          SI_INTERRUPT_PROTO(TIMER0_ISR, INTERRUPT_TIMER0);
 146          SI_INTERRUPT_PROTO(ADC0_ISR, INTERRUPT_ADC0_EOC);
 147          // A full cycle, 16-bit, 2's complement sine wave lookup table
 148          //int code SINE_TABLE[256] = {
 149          SI_SEGMENT_VARIABLE(SINE_TABLE[256], int, code) = {
 150             0x0000, 0x0324, 0x0647, 0x096a, 0x0c8b, 0x0fab, 0x12c8, 0x15e2,
 151             0x18f8, 0x1c0b, 0x1f19, 0x2223, 0x2528, 0x2826, 0x2b1f, 0x2e11,
 152             0x30fb, 0x33de, 0x36ba, 0x398c, 0x3c56, 0x3f17, 0x41ce, 0x447a,
 153             0x471c, 0x49b4, 0x4c3f, 0x4ebf, 0x5133, 0x539b, 0x55f5, 0x5842,
 154             0x5a82, 0x5cb4, 0x5ed7, 0x60ec, 0x62f2, 0x64e8, 0x66cf, 0x68a6,
 155             0x6a6d, 0x6c24, 0x6dca, 0x6f5f, 0x70e2, 0x7255, 0x73b5, 0x7504,
 156             0x7641, 0x776c, 0x7884, 0x798a, 0x7a7d, 0x7b5d, 0x7c29, 0x7ce3,
 157             0x7d8a, 0x7e1d, 0x7e9d, 0x7f09, 0x7f62, 0x7fa7, 0x7fd8, 0x7ff6,
 158             0x7fff, 0x7ff6, 0x7fd8, 0x7fa7, 0x7f62, 0x7f09, 0x7e9d, 0x7e1d,
 159             0x7d8a, 0x7ce3, 0x7c29, 0x7b5d, 0x7a7d, 0x798a, 0x7884, 0x776c,
 160             0x7641, 0x7504, 0x73b5, 0x7255, 0x70e2, 0x6f5f, 0x6dca, 0x6c24,
 161             0x6a6d, 0x68a6, 0x66cf, 0x64e8, 0x62f2, 0x60ec, 0x5ed7, 0x5cb4,
 162             0x5a82, 0x5842, 0x55f5, 0x539b, 0x5133, 0x4ebf, 0x4c3f, 0x49b4,
 163             0x471c, 0x447a, 0x41ce, 0x3f17, 0x3c56, 0x398c, 0x36ba, 0x33de,
 164             0x30fb, 0x2e11, 0x2b1f, 0x2826, 0x2528, 0x2223, 0x1f19, 0x1c0b,
 165             0x18f8, 0x15e2, 0x12c8, 0x0fab, 0x0c8b, 0x096a, 0x0647, 0x0324,
 166             0x0000, 0xfcdc, 0xf9b9, 0xf696, 0xf375, 0xf055, 0xed38, 0xea1e,
 167             0xe708, 0xe3f5, 0xe0e7, 0xdddd, 0xdad8, 0xd7da, 0xd4e1, 0xd1ef,
 168             0xcf05, 0xcc22, 0xc946, 0xc674, 0xc3aa, 0xc0e9, 0xbe32, 0xbb86,
 169             0xb8e4, 0xb64c, 0xb3c1, 0xb141, 0xaecd, 0xac65, 0xaa0b, 0xa7be,
 170             0xa57e, 0xa34c, 0xa129, 0x9f14, 0x9d0e, 0x9b18, 0x9931, 0x975a,
 171             0x9593, 0x93dc, 0x9236, 0x90a1, 0x8f1e, 0x8dab, 0x8c4b, 0x8afc,
 172             0x89bf, 0x8894, 0x877c, 0x8676, 0x8583, 0x84a3, 0x83d7, 0x831d,
 173             0x8276, 0x81e3, 0x8163, 0x80f7, 0x809e, 0x8059, 0x8028, 0x800a,
 174             0x8000, 0x800a, 0x8028, 0x8059, 0x809e, 0x80f7, 0x8163, 0x81e3,
 175             0x8276, 0x831d, 0x83d7, 0x84a3, 0x8583, 0x8676, 0x877c, 0x8894,
 176             0x89bf, 0x8afc, 0x8c4b, 0x8dab, 0x8f1e, 0x90a1, 0x9236, 0x93dc,
 177             0x9593, 0x975a, 0x9931, 0x9b18, 0x9d0e, 0x9f14, 0xa129, 0xa34c,
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 4   

 178             0xa57e, 0xa7be, 0xaa0b, 0xac65, 0xaecd, 0xb141, 0xb3c1, 0xb64c,
 179             0xb8e4, 0xbb86, 0xbe32, 0xc0e9, 0xc3aa, 0xc674, 0xc946, 0xcc22,
 180             0xcf05, 0xd1ef, 0xd4e1, 0xd7da, 0xdad8, 0xdddd, 0xe0e7, 0xe3f5,
 181             0xe708, 0xea1e, 0xed38, 0xf055, 0xf375, 0xf696, 0xf9b9, 0xfcdc,
 182          };
 183          
 184          // Similar to STARTUP.A51 for Keil, this function stub for SDCC allows us to
 185          // disable the WDT before memory is initialized.
 186          #if defined SDCC
              void _sdcc_external_startup (void);
              
              void _sdcc_external_startup (void)
              {
                 WDTCN = 0xDE;                       // Disable watchdog timer
                 WDTCN = 0xAD;
              }
              #endif // defined SDCC
 195          
 196          //-----------------------------------------------------------------------------
 197          // MAIN Routine
 198          //-----------------------------------------------------------------------------
 199          
 200          void main (void)
 201          {
 202   1         //-----------------------------------------------------------------------------
 203   1         // FIR VARIABLES
 204   1         //-----------------------------------------------------------------------------
 205   1         static unsigned char delay_index = 0;
 206   1         SI_SEGMENT_VARIABLE(coeff_index, unsigned char, xdata);
 207   1         SI_SEGMENT_VARIABLE(sample_index, unsigned char, xdata);
 208   1         SI_SEGMENT_VARIABLE(opposite_sample_index, unsigned char, xdata);
 209   1         SI_SEGMENT_VARIABLE(i, int, xdata);
 210   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 211   1         SI_SEGMENT_VARIABLE(hi, uint8_t, xdata);
 212   1         SI_SEGMENT_VARIABLE(lo, uint8_t, xdata);
 213   1         unsigned int RMS_Value = 0;
 214   1        //------------------------------------------------------------------------------
 215   1         void (*init_func_pointer)(void) = init_after_flash_reload;
 216   1         //-----------------------------------------------------------------------------
 217   1         WDTCN = 0xDE;                       // Disable watchdog timer
 218   1         WDTCN = 0xAD;
 219   1      
 220   1         SYSCLK_Init ();                     // Initialize oscillator
 221   1         PORT_Init ();                       // Initialize crossbar and GPIO
 222   1         UART0_Init ();                      // Initialize UART0
 223   1         Timer0_Init ();
 224   1        
 225   1         // Initialize Timer3 to overflow at the ADC sample rate
 226   1         Timer3_Init (SYSCLK/SAMPLE_RATE);
 227   1        
 228   1         // Initialize Timer4 to overflow at the DAC sample rate
 229   1         Timer4_Init (SYSCLK/OUTPUT_RATE_DAC);  
 230   1        
 231   1         DAC0_Init ();                       // Initialize the DAC0
 232   1         DAC1_Init ();                       // Initialize the DAC1
 233   1         ADC0_Init ();                       // Initialize the ADC  
 234   1        
 235   1         SFRPAGE = ADC0_PAGE;
 236   1      
 237   1         AD0EN = 1;                          // Enable ADC
 238   1      
 239   1         SFRPAGE = MAC0_PAGE;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 5   

 240   1      
 241   1         MAC0CF = 0x06;                      // Fractional mode; Saturate
 242   1                                             // enabled
 243   1         data_for_filter_counter = 0;
 244   1         
 245   1         //
 246   1         freq_number = 0;
 247   1         
 248   1         frequency = START_FREQUENCY;
 249   1         
 250   1         isNeedGetADCValuesFlag = 0;
 251   1         
 252   1         EA = 1;
 253   1        
 254   1         modbus_init_from_flash(init_func_pointer);
 255   1         
 256   1      //-----------------------------------------------------------------------------  
 257   1         while (1) {
 258   2            //-----------------------------------------------------------------------
 259   2            SFRPAGE_SAVE = SFRPAGE;
 260   2            SFRPAGE = CONFIG_PAGE;
 261   2            if (DC24INPUT == 0) {
 262   3              setDC24InputRegister(1);
 263   3            } else {
 264   3              setDC24InputRegister(0);
 265   3            }
 266   2            SFRPAGE = SFRPAGE_SAVE;
 267   2            //------------------------------------------------------------------------
 268   2            if (data_for_filter_counter == N) {
 269   3               for (freq_number=0; freq_number<12; freq_number++) {
 270   4                  delay_index = delay_index_arr [freq_number];
 271   4                  // Initialize the delay line for the FIR filter
 272   4                  for (i = 0; i < FILTER_MAX_ORDER; i++)
 273   4                  {
 274   5                     x[i].s16 = 0;
 275   5                  }
 276   4                  // Initialize the sample array
 277   4                  for (i = 0; i < N; i ++)
 278   4                  {
 279   5                     filtered_samples[i] = 0;
 280   5                     //-----------------------------------------------------------------------------------------------
             ----
 281   5                     if (isNeedGetADCValuesFlag != 0) {
 282   6                       SFRPAGE_SAVE = SFRPAGE;
 283   6                       SFRPAGE = UART0_PAGE;
 284   6                       hi = ((data_for_filter [i].u16 >> 8) & 0x00FF);
 285   6                       lo = (data_for_filter [i].u16 & 0x00FF);
 286   6                       modbus_push_transmit_buffer(hi);
 287   6                       modbus_push_transmit_buffer(lo);                
 288   6                       if ((i + 1) % 128 == 0) {
 289   7                         TI0 = 1;
 290   7                         delay(100);
 291   7                       }
 292   6                       if (i == N - 1) {
 293   7                         isNeedGetADCValuesFlag = 0;
 294   7                         TI0 = 1;
 295   7                         delay(100);
 296   7                       }
 297   6                       SFRPAGE = SFRPAGE_SAVE;
 298   6                     }
 299   5                     //------------------------------------------------------------------------------------------------
             ---
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 6   

 300   5                  }
 301   4                  //--------------------------------------------------------------------------------------------------
 302   4                  TAPS = populateFirCoefficients(B_FIR, freq_number);
 303   4                  if (TAPS != 61) {
 304   5                     NOP();
 305   5                  }
 306   4                  if (TAPS == 61) {
 307   5                    for (i=0; i<N; i++) {         
 308   6                       // Store ADC result in the delay line
 309   6                       x[delay_index].u16 = data_for_filter[i].u16;
 310   6                       // Sample_index points to newest data
 311   6                       sample_index = delay_index;         
 312   6                       // Update delay index
 313   6                       if (delay_index == (TAPS - 1))
 314   6                       {
 315   7                          delay_index = 0;
 316   7                       }
 317   6                       else
 318   6                       {
 319   7                          delay_index++;
 320   7                       }
 321   6      
 322   6                       MAC0CF |= 0x08;                  // Clear accumulator
 323   6                  
 324   6                       // Mirror algorithm
 325   6                       if (sample_index == TAPS - 1)
 326   6                       {
 327   7                          opposite_sample_index = 0;
 328   7                       }
 329   6                       else
 330   6                       {
 331   7                          opposite_sample_index = sample_index + 1;
 332   7                       }
 333   6                       for (coeff_index = 0; coeff_index < (TAPS / 2); coeff_index++)
 334   6                       {
 335   7                          FIR_TAP_MIRROR (B_FIR[coeff_index].u16, x[sample_index],
 336   7                          x[opposite_sample_index]);
 337   7                         
 338   7                          if (sample_index == 0)
 339   7                          {
 340   8                             sample_index = TAPS - 1;
 341   8                          }
 342   7                          else
 343   7                          {
 344   8                             sample_index--;
 345   8                          }
 346   7      
 347   7                          if (opposite_sample_index == TAPS - 1)
 348   7                          {
 349   8                             opposite_sample_index = 0;
 350   8                          }
 351   7                          else
 352   7                          {
 353   8                             opposite_sample_index++;
 354   8                          }
 355   7                       }
 356   6                       if ((TAPS % 2) == 1)             // Handle middle tap of odd order filter
 357   6                       {
 358   7                          FIR_TAP (B_FIR[coeff_index].u16, x[sample_index]);
 359   7                          NOP ();
 360   7                          NOP ();
 361   7                          NOP ();
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 7   

 362   7                       }
 363   6                       Sample.u16 = MAC0RND;
 364   6                       filtered_samples[i] = Sample.u16;
 365   6                    }
 366   5                    RMS_Value = RMS_Calc(filtered_samples, N, TAPS);
 367   5                    putRms2Modbus(RMS_Value, freq_number);
 368   5                    delay_index_arr [freq_number] = delay_index;
 369   5                  }
 370   4               }
 371   3               LED = !LED;
 372   3               data_for_filter_counter = 0;
 373   3            }
 374   2         }
 375   1      //-----------------------------------------------------------------------------  
 376   1      }
 377          
 378          //-----------------------------------------------------------------------------
 379          // Initialization Subroutines
 380          //-----------------------------------------------------------------------------
 381          
 382          //-----------------------------------------------------------------------------
 383          // SYSCLK_Init
 384          //-----------------------------------------------------------------------------
 385          //
 386          // Return Value:  None
 387          // Parameters:    None
 388          //
 389          // This routine initializes the system clock to use the internal 24.5MHz*4
 390          // oscillator as its clock source.
 391          //
 392          //-----------------------------------------------------------------------------
 393          void SYSCLK_Init (void)
 394          {
 395   1         SI_SEGMENT_VARIABLE(i, char, xdata);
 396   1        
 397   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 398   1        
 399   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 400   1      
 401   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 402   1      
 403   1         OSCICN = 0x83;
 404   1      
 405   1         // Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired
 406   1         // clock source for the PLL.
 407   1         PLL0CN &= ~0x04;                    // Internal oscillator
 408   1      
 409   1         // Step 3. Program the Flash read timing bits, FLRT (FLSCL.5-4) to the
 410   1         // appropriate value for the new clock rate (see Section 15. Flash Memory
 411   1         // on page 199).
 412   1         SFRPAGE = LEGACY_PAGE;
 413   1         FLSCL |= 0x30;                      // >= 100 MHz
 414   1         SFRPAGE = CONFIG_PAGE;
 415   1      
 416   1         // Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ‘1’.
 417   1         PLL0CN |= 0x01;
 418   1      
 419   1         // Step 5. Program the PLL0DIV register to produce the divided reference
 420   1         // frequency to the PLL.
 421   1         PLL0DIV = 0x01;
 422   1      
 423   1         // Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 8   

 424   1         // range for the divided reference frequency.
 425   1         PLL0FLT |= 0x01;
 426   1      
 427   1         // Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate
 428   1         // range for the PLL output frequency.
 429   1         PLL0FLT &= ~0x30;
 430   1      
 431   1         // Step 8. Program the PLL0MUL register to the desired clock multiplication
 432   1         // factor.
 433   1         PLL0MUL = 0x04;
 434   1      
 435   1         // Step 9. Wait at least 5 µs, to provide a fast frequency lock.
 436   1         for (i = 100; i > 0; i--);
 437   1      
 438   1         // Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ‘1’.
 439   1         PLL0CN |= 0x02;
 440   1      
 441   1         // Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ‘0’ to ‘1’.
 442   1         while ((PLL0CN & 0x10) != 0x10);
 443   1      
 444   1         // Step 12. Switch the System Clock source to the PLL using the CLKSEL
 445   1         // register.
 446   1         CLKSEL = 0x02;
 447   1      
 448   1         SFRPAGE = SFRPAGE_SAVE;             // Restore the SFRPAGE
 449   1      }
 450          
 451          //-----------------------------------------------------------------------------
 452          // PORT_Init
 453          //-----------------------------------------------------------------------------
 454          //
 455          // Return Value:  None
 456          // Parameters:    None
 457          //
 458          // Configure the Crossbar and GPIO ports.
 459          //
 460          // Pinout:
 461          //
 462          // P0.0 - UART TX1 (push-pull)
 463          // P0.1 - UART RX1
 464          //
 465          // P1.6 - LED (push-pull)
 466          //
 467          // DAC0 - DAC0 output
 468          //
 469          // AIN0.0 - ADC0 analog input
 470          //
 471          // Note: DAC0 and AIN0.0 must be tied together.
 472          //
 473          //-----------------------------------------------------------------------------
 474          void PORT_Init (void)
 475          {
 476   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 477   1         SFRPAGE_save = SFRPAGE;             // Save the current SFRPAGE
 478   1      
 479   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 480   1      
 481   1         XBR0     = 0x04;
 482   1         XBR1     = 0x00;
 483   1         XBR2     = 0x40;                    // Enable crossbar and weak pull-up
 484   1                                             // Enable UART0
 485   1      
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 9   

 486   1         P0MDOUT |= 0x01;                    // Set TX1 pin to push-pull
 487   1         P1MDOUT |= 0x40;                    // Set P1.6(LED) to push-pull
 488   1         
 489   1         P4MDOUT |= 0x04;                    // Set P4.2 to push-pull
 490   1         P4MDOUT &= ~0x08;                   // Set P4.3 to input
 491   1        
 492   1         P5MDOUT |= 0xFF;
 493   1         P6MDOUT |= 0xFF;
 494   1         P7MDOUT |= 0xFF;
 495   1         P5 =  0x00;
 496   1         P6 |= 0x0F;
 497   1         P7 =  0xFF;
 498   1         DC24OUTPUT = 1;
 499   1         DC24INPUT = 1;
 500   1        
 501   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 502   1      }
 503          
 504          //-----------------------------------------------------------------------------
 505          // UART0_Init
 506          //-----------------------------------------------------------------------------
 507          void Timer0_Init(void)
 508          {
 509   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 510   1        SFRPAGE_save = SFRPAGE;
 511   1        
 512   1        SFRPAGE = TIMER01_PAGE;
 513   1        
 514   1        TMOD   &= 0xFD;
 515   1        TMOD   |= 0x01;
 516   1        TH0     = 0x00;
 517   1        TL0     = 0x00;
 518   1        ET0     = 1;
 519   1        TR0     = 1;
 520   1        CKCON  |= 0x08;
 521   1        SFRPAGE = SFRPAGE_save;
 522   1      }
 523          //-----------------------------------------------------------------------------
 524          // UART0_Init
 525          //-----------------------------------------------------------------------------
 526          //
 527          // Return Value:  None
 528          // Parameters:    None
 529          //
 530          // Configure the UART0 using Timer1, for <BAUDRATE> and 8-N-1.
 531          //
 532          //-----------------------------------------------------------------------------
 533          void UART0_Init (void)
 534          {
 535   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata); 
 536   1         SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 537   1      
 538   1         SFRPAGE = UART0_PAGE;               // Switch to the necessary SFRPAGE
 539   1          
 540   1         SCON0  = 0x70;
 541   1         TMOD   = 0x20;
 542   1         TH1    = 0x5D;///0xE5;///0x5D;////0xE5;// - 115200;
 543   1         TR1    = 1;
 544   1         CKCON |= 0x10;
 545   1         PCON  |= 0x80;//SMOD0 = 1 
 546   1        
 547   1         TI0    = 0;                         // Indicate TX0 ready
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 10  

 548   1         
 549   1         PS0    = 1;
 550   1        
 551   1         ES0    = 1; 
 552   1        
 553   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 554   1      }
 555          //-----------------------------------------------------------------------------
 556          // DAC0_Init
 557          //-----------------------------------------------------------------------------
 558          //
 559          // Return Value:  None
 560          // Parameters:    None
 561          //
 562          // Configure DAC1 to update on Timer4 overflows.  VREF is already enabled by
 563          // the ADC initialization code.
 564          //
 565          //-----------------------------------------------------------------------------
 566          void DAC0_Init(void){
 567   1      
 568   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 569   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 570   1      
 571   1         SFRPAGE = DAC0_PAGE;
 572   1      
 573   1         DAC0CN = 0x94;                      // Enable DAC0 in left-justified mode
 574   1                                             // managed by Timer4 overflows
 575   1      
 576   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 577   1      }
 578          
 579          //-----------------------------------------------------------------------------
 580          // DAC1_Init
 581          //-----------------------------------------------------------------------------
 582          //
 583          // Return Value:  None
 584          // Parameters:    None
 585          //
 586          // Configure DAC1 to update on write to DAC1H.  VREF is already enabled by
 587          // the ADC initialization code.
 588          //
 589          //-----------------------------------------------------------------------------
 590          void DAC1_Init(void){
 591   1      
 592   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 593   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 594   1      
 595   1         SFRPAGE = DAC1_PAGE;
 596   1      
 597   1         DAC1CN = 0x84;                      // Enable DAC1 in left-justified mode
 598   1                                             // managed by write data to DAC1H
 599   1         
 600   1         DAC1 = DAC1_VALUE;                  // Write to DAC1
 601   1      
 602   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 603   1      }
 604          
 605          //-----------------------------------------------------------------------------
 606          // ADC0_Init
 607          //-----------------------------------------------------------------------------
 608          //
 609          // Return Value:  None
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 11  

 610          // Parameters:    None
 611          //
 612          // Configures ADC0 to make single-ended analog measurements on pin AIN0.0 for
 613          // the FIR filter.  Timer3 overflows are the conversion source and the data is
 614          // left-justified.  This function also enables the ADC end-of-conversion
 615          // interrupt and leaves the ADC disabled.
 616          //
 617          //-----------------------------------------------------------------------------
 618          void ADC0_Init (void)
 619          {
 620   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 621   1        
 622   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 623   1      
 624   1         SFRPAGE = ADC0_PAGE;
 625   1      
 626   1         ADC0CN = 0x05;                      // ADC0 disabled; normal tracking
 627   1                                             // mode; ADC0 conversions are initiated
 628   1                                             // on overflow of Timer3; ADC0 data is
 629   1                                             // left-justified
 630   1      
 631   1         REF0CN = 0x03;                      // Enable on-chip VREF and VREF output
 632   1                                             // buffer
 633   1      #ifndef BIPOLIAR_ADC
 634   1         AMX0SL = 0x00;                      // Select AIN0.0 as ADC mux input
 635   1      #else 
                 AMX0CF = 0x01;
                 AMX0SL = 0x00;
              #endif
 639   1        
 640   1         ADC0CF = (SYSCLK/2500000) << 3;     // ADC conversion clock = 2.5MHz
 641   1      
 642   1         EIE2 |= 0x02;                       // Enable ADC interrupts
 643   1      
 644   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 645   1      }
 646          
 647          //-----------------------------------------------------------------------------
 648          // Timer3_Init
 649          //-----------------------------------------------------------------------------
 650          //
 651          // Return Value:  None
 652          // Parameters:    None
 653          //
 654          // Configure Timer3 to auto-reload at interval specified by <counts> (no
 655          // interrupt generated) using SYSCLK as its time base.
 656          //
 657          // Timer 3 overflow automatically triggers ADC0 conversion.
 658          //
 659          //-----------------------------------------------------------------------------
 660          void Timer3_Init (int counts)
 661          {
 662   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 663   1        
 664   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 665   1      
 666   1         SFRPAGE = TMR3_PAGE;
 667   1      
 668   1         TMR3CN = 0x00;                      // Stop Timer3; Clear TF3;
 669   1         TMR3CF = 0x08;                      // use SYSCLK as timebase
 670   1      
 671   1         RCAP3   = -counts;                  // Init reload values
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 12  

 672   1         TMR3    = RCAP3;                    // set to reload immediately
 673   1         EIE2   &= ~0x01;                    // Disable Timer3 interrupts
 674   1         TR3 = 1;                            // Start Timer3
 675   1      
 676   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 677   1      }
 678          //-----------------------------------------------------------------------------
 679          // Timer4_Init
 680          //-----------------------------------------------------------------------------
 681          //
 682          // Return Value:  None
 683          // Parameters:
 684          //   1) counts - the number of timer clocks to count before a timer interrupt
 685          //           should occur
 686          //
 687          // Configure Timer4 to auto-reload mode and to generate interrupts
 688          // at intervals specified in <counts> using SYSCLK as its time base.
 689          //
 690          // Timer 4 overflow controls the DAC update rate.
 691          //
 692          //-----------------------------------------------------------------------------
 693          void Timer4_Init (int counts)
 694          {
 695   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 696   1        
 697   1         SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page
 698   1      
 699   1         SFRPAGE = TMR4_PAGE;
 700   1      
 701   1         TMR4CN = 0x00;                   // Stop Timer4; Clear overflow flag (TF4);
 702   1                                          // Set to Auto-Reload Mode
 703   1      
 704   1         TMR4CF = 0x08;                   // Configure Timer4 to increment;
 705   1                                          // Timer4 counts SYSCLKs
 706   1      
 707   1         RCAP4 = -counts;                 // Set reload value
 708   1         TMR4 = RCAP4;                    // Initialzie Timer4 to reload value
 709   1        
 710   1         EIE2 |= 0x04;                    // Enable Timer4 interrupts
 711   1         TR4 = 1;                         // Start Timer4
 712   1      
 713   1         SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
 714   1      }
 715          //-----------------------------------------------------------------------------
 716          // ADC0_ISR
 717          //-----------------------------------------------------------------------------
 718          //
 719          // ADC0 end-of-conversion ISR
 720          //
 721          // This interrupt service routine is called on ADC0 conversion complete.
 722          // The ADC result is converted to signed and stored in the FIR delay line.
 723          //
 724          // If the global <FIR_On> bit is set to a '1', then the FIR output is computed
 725          // and stored in the global variable 'Sample'.  The 'Sample_Ready' indicator
 726          // bit is set to indicate the value is ready.
 727          //
 728          // If <FIR_On> is set to '0', then the ADC sample is copied to the global
 729          // 'Sample' variable.  The 'Sample_Ready' indicator bit is set to indicate
 730          // that the value is ready.
 731          //
 732          //-----------------------------------------------------------------------------
 733          //void ADC0_ISR (void) interrupt 15
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 13  

 734          #pragma NOAREGS
 735          SI_INTERRUPT(ADC0_ISR, INTERRUPT_ADC0_EOC)
 736          {
 737   1         volatile SI_UU16_t input;
 738   1        
 739   1         AD0INT = 0;                         // Clear ADC conversion complete
 740   1                                             // indicator
 741   1      
 742   1         input.s16 = ADC0^0x8000;            // Convert to bipolar value
 743   1         
 744   1         
 745   1         if (data_for_filter_counter < N) {
 746   2            data_for_filter [data_for_filter_counter++].u16 = input.u16;
 747   2         }
 748   1      }
 749          
 750          #pragma NOAREGS
 751          SI_INTERRUPT(TIMER0_ISR, INTERRUPT_TIMER0)
 752          {
 753   1        unsigned char SFRPAGE_save = SFRPAGE;
 754   1        SFRPAGE = TIMER01_PAGE;
 755   1        TH0     = 0x00;
 756   1        TL0     = 0x00;
 757   1        TF0     = 0;
 758   1        SFRPAGE = SFRPAGE_save;
 759   1        if(modbus_was_sendind_received()) {
 760   2          modbus_command_received();
 761   2          SFRPAGE = CONFIG_PAGE;
 762   2          LED485  = !LED485;
 763   2        }
 764   1        SFRPAGE = CONFIG_PAGE;
 765   1        if (DC24OUTPUT == 0) {
 766   2          if (TimerForDC24Output++ % DividerForDC24Output == 0) {
 767   3            DC24OUTPUT = 1;
 768   3          }
 769   2        }
 770   1        TIMER++;
 771   1        SFRPAGE = SFRPAGE_save;
 772   1      }
 773          
 774          #pragma NOAREGS
 775          SI_INTERRUPT(UART0_ISR, INTERRUPT_UART0)
 776          {
 777   1        unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 778   1        SFRPAGE = UART0_PAGE;
 779   1        if(RI0 == 1) {
 780   2          modbus_byte_receive(SBUF0);
 781   2          RI0 = 0;
 782   2        }
 783   1        if(TI0 == 1) {
 784   2          TI0 = 0;
 785   2          if (modbus_transmit_buffer_is_empty()) {
 786   3          }
 787   2          else {
 788   3            modbus_transmit_byte();
 789   3          }
 790   2        }
 791   1        SFRPAGE = SFRPAGE_save;               // Restore the SFRPAGE  
 792   1      }
 793          //-----------------------------------------------------------------------------
 794          // Timer4_ISR
 795          //-----------------------------------------------------------------------------
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 14  

 796          //
 797          // This ISR is called on Timer4 overflows.  Timer4 is set to auto-reload mode
 798          // and is used to schedule the DAC output sample rate in this example.
 799          // Note that the value that is written to DAC1 during this ISR call is
 800          // actually transferred to DAC1 at the next Timer4 overflow.
 801          //
 802          //-----------------------------------------------------------------------------
 803          //void Timer4_ISR (void) interrupt 16
 804          #pragma NOAREGS
 805          SI_INTERRUPT(Timer4_ISR, INTERRUPT_TIMER4)
 806          { 
 807   1         char number = 0;
 808   1         int temp1 = 0;                      // The temporary value that passes
 809   1                                             // through 3 stages before being written
 810   1                                             // to the IDAC
 811   1         TMR3CN &= ~0x80;                    // Clear Timer3 overflow flag
 812   1        
 813   1         for (number=0; number<12; number++) {
 814   2            if (freq_dac_flags [number] == 1) {
 815   3              phase_acc[number].u16 += Phase_Add [number];
 816   3              temp1 += (SINE_TABLE[phase_acc[number].u8[MSB]] / freq_divider);
 817   3            }
 818   2         }
 819   1           
 820   1         SFRPAGE = DAC0_PAGE;
 821   1      
 822   1         // Add a DC bias to make the rails 0 to 65535
 823   1         // Note: the XOR with 0x8000 translates the bipolar quantity into
 824   1         // a unipolar quantity.
 825   1      
 826   1         DAC0 = 0x8000 ^ temp1;              // Write to DAC0
 827   1      }
 828          
 829          #pragma NOAREGS
 830          void init_after_flash_reload() {
 831   1         //-----------------------------------------------------------------------
 832   1         SI_SEGMENT_VARIABLE(i, uint8_t, xdata);
 833   1         SI_SEGMENT_VARIABLE(d, uint8_t, xdata);
 834   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, uint8_t, xdata);
 835   1         //-----------------------------------------------------------------------
 836   1         SFRPAGE_save = SFRPAGE;
 837   1         d = 0;
 838   1         //----------------------- FREQ DIVIDER INIT -----------------------------
 839   1         freq_divider = modbus_get_freq_divider();
 840   1         if (freq_divider == 0) {
 841   2            freq_divider = 1;
 842   2         }
 843   1         //--------------------------- FREQ INIT ---------------------------------
 844   1         modbus_init_freqs(FREQS);
 845   1         for (i=0; i<12; i++) {
 846   2            Phase_Add [i] = (unsigned int)((unsigned long)((FREQS [i] *
 847   2                      PHASE_PRECISION) / OUTPUT_RATE_DAC));
 848   2            if (getFreqFromModbusForDAC(i) != 0) {
 849   3               freq_dac_flags [i] = 1;
 850   3               if (i < 8) {
 851   4                  d = bit_set(d, i);
 852   4               }
 853   3            } else {
 854   3               freq_dac_flags [i] = 0;
 855   3            }
 856   2         }
 857   1         SFRPAGE = CONFIG_PAGE;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 15  

 858   1         //-----------------------------------------------------------------------
 859   1         // CLEAR - INVERSE LOGIC
 860   1         P7 =  0xFF;
 861   1         if ((d & CMD_1) == (uint8_t)CMD_1) {
 862   2            bit_clear_P7(0);
 863   2         }
 864   1         if ((d & CMD_2) == CMD_2) {
 865   2            bit_clear_P7(1);
 866   2         }
 867   1         if ((d & CMD_3) == CMD_3) {
 868   2            bit_clear_P7(2);
 869   2         }
 870   1         if ((d & CMD_4) == CMD_4) {
 871   2            bit_clear_P7(3);
 872   2         }
 873   1         if ((d & CMD_5) == CMD_5) {
 874   2            bit_clear_P7(4);
 875   2         }
 876   1         if ((d & CMD_6) == CMD_6) {
 877   2            bit_clear_P7(5);
 878   2         }
 879   1         //--------------------------------------------------------------------------
 880   1         d = getDC24DurationTimeIfEnabed();
 881   1         if (d != 0) {
 882   2           DC24OUTPUT = 0;
 883   2           DividerForDC24Output = d * SECOND_INTERVAL;
 884   2           TimerForDC24Output = 1;
 885   2         }
 886   1         //--------------------------------------------------------------------------
 887   1         if (isNeedGetADCValues() == 1) {
 888   2           isNeedGetADCValuesFlag = 1;
 889   2         }
 890   1         SFRPAGE = SFRPAGE_save;
 891   1         //--------------------------------------------------------------------------
 892   1      }
 893          //-----------------------------------------------------------------------------
 894          // delay
 895          void delay(unsigned short timer) {
 896   1        TIMER = 0;
 897   1        while(TIMER < timer); 
 898   1      }
 899          //-----------------------------------------------------------------------------
 900          //-----------------------------------------------------------------------------
 901          // putchar
 902          //-----------------------------------------------------------------------------
 903          //
 904          // Return Value:
 905          //   1) char c - returns the char c that was passed as a parameter
 906          // Parameters:
 907          //   1) char c - the character to be printed
 908          //
 909          // Print the character <c> using UART0 at <BAUDRATE>.
 910          //
 911          //-----------------------------------------------------------------------------
 912          #if defined __C51__
 913          char putchar (char c)
 914          #elif defined SDCC
              void putchar (char c)
              #endif
 917          {
 918   1         modbus_push_transmit_buffer(c);
 919   1      #if defined __C51__
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                05/30/2020 19:05:02 PAGE 16  

 920   1         return c;                           // Print the character
 921   1      #endif
 922   1      }
 923          //-----------------------------------------------------------------------------
 924          // End Of File
 925          //-----------------------------------------------------------------------------


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   2208    ----
   CONSTANT SIZE    =    512    ----
   XDATA SIZE       =   2383      21
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      7      12
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
