============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 11 2025  05:49:11 pm
  Module:                 Square_root
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg_array[8].RegSquare2_inst_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_PIPELINE_STAGE1_square_reg_reg[7].dffn_sig_q_reg/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg_array[8].RegSquare2_inst_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1390            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1490          100     
                                              
             Setup:-     147                  
       Uncertainty:-      50                  
     Required Time:=    1293                  
      Launch Clock:-     100                  
         Data Path:-    1193                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_PIPELINE_STAGE1_square_reg_reg[7].dffn_sig_q_reg/CK                  -       -     R     (arrival)     60    -     0     0     100    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_square_reg_reg[7].dffn_sig_q_reg/Q                   -       CK->Q R     DFFRHQX4       5 12.2    90   293     393    (-,-) 
  g6479/Y                                                                        -       A->Y  F     INVX2          1  4.3    77    88     481    (-,-) 
  g6440__1666/Y                                                                  -       A->Y  R     NOR2X4         2  6.0    92   102     583    (-,-) 
  g6408__5477/Y                                                                  -       B0->Y F     AOI2BB1X2      1  4.3    87    99     682    (-,-) 
  g6318/Y                                                                        -       A->Y  R     CLKINVX4       3 10.0    71    77     758    (-,-) 
  g6244__6131/Y                                                                  -       A0->Y F     OAI21X4        1  5.1   122   132     890    (-,-) 
  g6210__5122/Y                                                                  -       A->Y  R     NOR2X6         2  6.4    75   111    1001    (-,-) 
  g6198__5526/Y                                                                  -       B->Y  F     XNOR2X2        1  4.4    85   202    1204    (-,-) 
  g6188__5107/Y                                                                  -       A1->Y R     OAI21X4        1  3.2    77    90    1293    (-,-) 
  DATA_PATH_PIPELINE_STAGE2_sum_low_reg_reg_array[8].RegSquare2_inst_sig_q_reg/D <<<     -     R     DFFRHQX1       1    -     -     0    1293    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------

