// Seed: 3775558769
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7
);
  logic id_8;
  logic id_9;
  logic id_10 = 1'h0;
  type_26(
      1, id_4
  );
  logic id_11 = 1;
  assign id_5 = 1;
  logic id_12 = id_12 ? id_4 !== 1 : id_11;
  wand  id_13;
  logic id_14;
  assign id_13[1-1] = id_3;
  logic id_15 = id_9;
  logic id_16 (
      1'b0,
      1 - 1'b0,
      1
  );
endmodule
