Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,199
design__instance__area,2523.83
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00022153895406518131
power__switching__total,0.00004775144043378532
power__leakage__total,5.515998324767679E-8
power__total,0.0002693455608095974
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25109326439884366
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2508229250847017
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.18503368805330048
timing__setup__ws__corner:nom_fast_1p32V_m40C,7.2940739957005505
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.185034
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2515693002896905
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2512412016210589
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7679969100271905
timing__setup__ws__corner:nom_slow_1p08V_125C,6.66749652139361
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.767997
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2512631840375682
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25089908638634495
timing__hold__ws__corner:nom_typ_1p20V_25C,0.39430207437406456
timing__setup__ws__corner:nom_typ_1p20V_25C,7.069689922472014
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.394302
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25109326439884366
clock__skew__worst_setup,0.2508229250847017
timing__hold__ws,0.18503368805330048
timing__setup__ws,6.66749652139361
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.185034
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 62.92 81.64
design__core__bbox,5.76 15.12 57.12 64.26
design__io,14
design__die__area,5136.79
design__core__area,2523.83
design__instance__count__stdcell,124
design__instance__area__stdcell,2041.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.808771
design__instance__utilization__stdcell,0.808771
design__rows,13
design__rows:CoreSite,13
design__sites,1391
design__sites:CoreSite,1391
design__instance__count__class:inverter,16
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,783.821
design__instance__count__class:multi_input_combinational_cell,45
design__instance__area__class:multi_input_combinational_cell,449.971
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,12
design__io__hpwl,435187
design__instance__count__class:timing_repair_buffer,42
design__instance__area__class:timing_repair_buffer,602.381
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2000.78
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,29
global_route__vias,679
global_route__wirelength,3301
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,135
route__net__special,2
route__drc_errors__iter:0,17
route__wirelength__iter:0,2046
route__drc_errors__iter:1,15
route__wirelength__iter:1,2021
route__drc_errors__iter:2,6
route__wirelength__iter:2,2012
route__drc_errors__iter:3,0
route__wirelength__iter:3,2014
route__drc_errors,0
route__wirelength,2014
route__vias,592
route__vias__singlecut,592
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,131.055
design__instance__count__class:fill_cell,75
design__instance__area__class:fill_cell,482.63
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19898
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19935
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00101584
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00096885
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00056937
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00096885
design_powergrid__voltage__worst,0.00096885
design_powergrid__voltage__worst__net:VPWR,1.19898
design_powergrid__drop__worst,0.00101584
design_powergrid__drop__worst__net:VPWR,0.00101584
design_powergrid__voltage__worst__net:VGND,0.00096885
design_powergrid__drop__worst__net:VGND,0.00096885
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000648000000000000029969082770975319363060407340526580810546875
ir__drop__worst,0.001020000000000000073274719625260331667959690093994140625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
