[12:17:11.356] <TB1>     INFO: *** Welcome to pxar ***
[12:17:11.356] <TB1>     INFO: *** Today: 2016/06/16
[12:17:11.363] <TB1>     INFO: *** Version: b2a7-dirty
[12:17:11.363] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:11.364] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:11.364] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//defaultMaskFile.dat
[12:17:11.364] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C15.dat
[12:17:11.441] <TB1>     INFO:         clk: 4
[12:17:11.441] <TB1>     INFO:         ctr: 4
[12:17:11.441] <TB1>     INFO:         sda: 19
[12:17:11.441] <TB1>     INFO:         tin: 9
[12:17:11.441] <TB1>     INFO:         level: 15
[12:17:11.441] <TB1>     INFO:         triggerdelay: 0
[12:17:11.441] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:17:11.441] <TB1>     INFO: Log level: DEBUG
[12:17:11.451] <TB1>     INFO: Found DTB DTB_WRECOM
[12:17:11.460] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[12:17:11.463] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[12:17:11.466] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[12:17:13.028] <TB1>     INFO: DUT info: 
[12:17:13.028] <TB1>     INFO: The DUT currently contains the following objects:
[12:17:13.028] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:17:13.028] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[12:17:13.028] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[12:17:13.028] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:17:13.028] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.028] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.029] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.029] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:17:13.029] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.030] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:13.031] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:13.042] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[12:17:13.043] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1752f90
[12:17:13.043] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x16c9770
[12:17:13.043] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc0d1d94010
[12:17:13.043] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc0d7fff510
[12:17:13.043] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7fc0d1d94010
[12:17:13.044] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 389.1mA
[12:17:13.045] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 476.7mA
[12:17:13.045] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[12:17:13.045] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:17:13.445] <TB1>     INFO: enter 'restricted' command line mode
[12:17:13.445] <TB1>     INFO: enter test to run
[12:17:13.445] <TB1>     INFO:   test: FPIXTest no parameter change
[12:17:13.445] <TB1>     INFO:   running: fpixtest
[12:17:13.445] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:17:13.449] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:17:13.449] <TB1>     INFO: ######################################################################
[12:17:13.449] <TB1>     INFO: PixTestFPIXTest::doTest()
[12:17:13.449] <TB1>     INFO: ######################################################################
[12:17:13.452] <TB1>     INFO: ######################################################################
[12:17:13.452] <TB1>     INFO: PixTestPretest::doTest()
[12:17:13.452] <TB1>     INFO: ######################################################################
[12:17:13.455] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:13.455] <TB1>     INFO:    PixTestPretest::programROC() 
[12:17:13.455] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:31.473] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:17:31.473] <TB1>     INFO: IA differences per ROC:  18.5 17.7 19.3 20.9 18.5 18.5 19.3 19.3 18.5 20.1 21.7 20.1 18.5 20.9 18.5 17.7
[12:17:31.544] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:31.544] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:17:31.544] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:31.647] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[12:17:31.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.8188 mA
[12:17:31.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  74 Ia 23.2188 mA
[12:17:31.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 24.8188 mA
[12:17:32.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  75 Ia 23.2188 mA
[12:17:32.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 24.8188 mA
[12:17:32.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  76 Ia 24.0187 mA
[12:17:32.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[12:17:32.458] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 25.6188 mA
[12:17:32.559] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  69 Ia 23.2188 mA
[12:17:32.660] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  74 Ia 24.0187 mA
[12:17:32.761] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 26.4187 mA
[12:17:32.862] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  65 Ia 23.2188 mA
[12:17:32.962] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  70 Ia 24.8188 mA
[12:17:33.063] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  66 Ia 23.2188 mA
[12:17:33.163] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  71 Ia 24.8188 mA
[12:17:33.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  67 Ia 24.0187 mA
[12:17:33.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.0187 mA
[12:17:33.468] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.0187 mA
[12:17:33.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 25.6188 mA
[12:17:33.670] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  69 Ia 23.2188 mA
[12:17:33.771] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  74 Ia 24.0187 mA
[12:17:33.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.8188 mA
[12:17:33.973] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 23.2188 mA
[12:17:34.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 24.8188 mA
[12:17:34.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  75 Ia 24.0187 mA
[12:17:34.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[12:17:34.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.6188 mA
[12:17:34.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  69 Ia 23.2188 mA
[12:17:34.579] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  74 Ia 24.0187 mA
[12:17:34.680] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 27.2188 mA
[12:17:34.780] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  60 Ia 23.2188 mA
[12:17:34.881] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  65 Ia 24.8188 mA
[12:17:34.982] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  61 Ia 23.2188 mA
[12:17:35.083] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  66 Ia 24.8188 mA
[12:17:35.184] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  62 Ia 24.0187 mA
[12:17:35.286] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.6188 mA
[12:17:35.387] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  69 Ia 24.0187 mA
[12:17:35.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.0187 mA
[12:17:35.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 26.4187 mA
[12:17:35.690] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  65 Ia 23.2188 mA
[12:17:35.791] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  70 Ia 24.0187 mA
[12:17:35.892] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.8188 mA
[12:17:35.993] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 23.2188 mA
[12:17:36.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 24.8188 mA
[12:17:36.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  75 Ia 23.2188 mA
[12:17:36.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  80 Ia 25.6188 mA
[12:17:36.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  71 Ia 23.2188 mA
[12:17:36.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 24.0187 mA
[12:17:36.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.2188 mA
[12:17:36.700] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 24.8188 mA
[12:17:36.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  79 Ia 23.2188 mA
[12:17:36.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  84 Ia 24.8188 mA
[12:17:36.002] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  80 Ia 24.0187 mA
[12:17:37.030] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  76
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  74
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  67
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[12:17:37.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  75
[12:17:37.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[12:17:37.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[12:17:37.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  62
[12:17:37.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  69
[12:17:37.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[12:17:37.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  70
[12:17:37.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  76
[12:17:37.033] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[12:17:38.861] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 377 mA = 23.5625 mA/ROC
[12:17:38.861] <TB1>     INFO: i(loss) [mA/ROC]:     18.5  18.5  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  18.5  18.5  18.5  19.3  18.5  18.5
[12:17:38.893] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:38.893] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[12:17:38.893] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:39.030] <TB1>     INFO: Expecting 231680 events.
[12:17:47.187] <TB1>     INFO: 231680 events read in total (7439ms).
[12:17:47.325] <TB1>     INFO: Test took 8429ms.
[12:17:47.526] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 76 and Delta(CalDel) = 63
[12:17:47.531] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:17:47.535] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 64
[12:17:47.538] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 88 and Delta(CalDel) = 62
[12:17:47.542] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 76 and Delta(CalDel) = 60
[12:17:47.545] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 100 and Delta(CalDel) = 62
[12:17:47.549] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 81 and Delta(CalDel) = 55
[12:17:47.552] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 60
[12:17:47.556] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 87 and Delta(CalDel) = 64
[12:17:47.560] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 107 and Delta(CalDel) = 60
[12:17:47.563] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 119 and Delta(CalDel) = 62
[12:17:47.567] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 65 and Delta(CalDel) = 60
[12:17:47.573] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 71 and Delta(CalDel) = 61
[12:17:47.576] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 63 and Delta(CalDel) = 62
[12:17:47.580] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 71 and Delta(CalDel) = 62
[12:17:47.584] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 75 and Delta(CalDel) = 62
[12:17:47.629] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:17:47.664] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:47.664] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:17:47.664] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:47.802] <TB1>     INFO: Expecting 231680 events.
[12:17:55.941] <TB1>     INFO: 231680 events read in total (7424ms).
[12:17:55.947] <TB1>     INFO: Test took 8278ms.
[12:17:55.970] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 31
[12:17:56.269] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:17:56.273] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32
[12:17:56.277] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[12:17:56.280] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30.5
[12:17:56.284] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 30.5
[12:17:56.293] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 28.5
[12:17:56.297] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[12:17:56.300] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 31.5
[12:17:56.309] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 30
[12:17:56.313] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[12:17:56.316] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[12:17:56.320] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[12:17:56.324] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31.5
[12:17:56.328] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[12:17:56.332] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:17:56.367] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:17:56.367] <TB1>     INFO: CalDel:      151   143   145   138   127   118   114   126   136   114   135   144   144   156   141   143
[12:17:56.367] <TB1>     INFO: VthrComp:     51    51    52    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C1.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C2.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C3.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C4.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C5.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C6.dat
[12:17:56.372] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C7.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C8.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C9.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C10.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C11.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C12.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C13.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C14.dat
[12:17:56.373] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:56.373] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:17:56.374] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:56.374] <TB1>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[12:17:56.374] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:17:56.458] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:17:56.458] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:17:56.458] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:17:56.458] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:17:56.461] <TB1>     INFO: ######################################################################
[12:17:56.461] <TB1>     INFO: PixTestTiming::doTest()
[12:17:56.461] <TB1>     INFO: ######################################################################
[12:17:56.461] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:56.461] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[12:17:56.461] <TB1>     INFO:    ----------------------------------------------------------------------
[12:17:56.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:17:58.357] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:18:00.630] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:18:02.903] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:18:05.180] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:18:07.454] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:18:09.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:18:11.001] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:18:14.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:18:16.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:18:18.820] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:18:21.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:18:23.368] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:18:25.641] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:18:27.915] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:18:30.194] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:18:32.466] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:18:33.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:18:35.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:18:37.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:18:38.549] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:18:40.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:18:41.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:18:43.107] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:18:44.626] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:18:46.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:18:47.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:18:49.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:18:50.716] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:18:52.239] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:18:53.760] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:18:55.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:18:56.804] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:18:58.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:18:59.845] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:19:01.370] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:19:02.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:19:04.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:19:06.498] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:19:08.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:19:09.540] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:19:11.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:19:13.333] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:19:14.854] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:19:16.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:19:20.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:19:22.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:19:23.951] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:19:25.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:19:27.745] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:19:30.019] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:19:32.293] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:19:34.567] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:19:37.027] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:19:39.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:19:41.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:19:43.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:19:46.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:19:48.401] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:19:50.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:19:52.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:19:55.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:19:57.494] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:19:59.768] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:20:02.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:20:04.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:20:06.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:20:08.862] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:20:11.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:20:13.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:20:15.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:20:17.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:20:20.228] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:20:22.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:20:24.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:20:27.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:20:29.320] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:20:31.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:20:33.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:20:36.140] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:20:38.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:20:50.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:20:52.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:20:53.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:20:55.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:20:56.941] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:20:58.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:20:59.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:21:01.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:21:03.021] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:21:06.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:21:09.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:21:12.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:21:15.497] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:21:18.901] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:21:21.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:21:23.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:21:24.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:21:26.486] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:21:28.009] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:21:29.529] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:21:31.050] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:21:32.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:21:34.091] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:21:35.611] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:21:37.885] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:21:39.406] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:21:40.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:21:42.446] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:21:44.908] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:21:46.429] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:21:47.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:21:49.470] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:21:51.743] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:21:54.016] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:21:56.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:21:58.566] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:22:00.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:22:02.734] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:22:05.008] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:22:07.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:22:09.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:22:11.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:22:14.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:22:16.379] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:22:18.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:22:20.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:22:23.203] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:22:25.861] <TB1>     INFO: TBM Phase Settings: 224
[12:22:25.862] <TB1>     INFO: 400MHz Phase: 0
[12:22:25.862] <TB1>     INFO: 160MHz Phase: 7
[12:22:25.862] <TB1>     INFO: Functional Phase Area: 4
[12:22:25.865] <TB1>     INFO: Test took 269404 ms.
[12:22:25.865] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:22:25.866] <TB1>     INFO:    ----------------------------------------------------------------------
[12:22:25.866] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[12:22:25.866] <TB1>     INFO:    ----------------------------------------------------------------------
[12:22:25.866] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:22:27.007] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:22:29.278] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:22:31.550] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:22:33.822] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:22:36.094] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:22:38.365] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:22:40.637] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:22:42.908] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:22:44.428] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:22:48.204] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:22:49.724] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:22:51.244] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:22:52.764] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:22:54.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:22:55.806] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:22:57.326] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:22:58.846] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:23:02.622] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:23:04.895] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:23:07.169] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:23:09.450] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:23:11.725] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:23:13.998] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:23:16.272] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:23:17.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:23:21.566] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:23:23.842] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:23:26.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:23:28.389] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:23:30.662] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:23:32.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:23:35.208] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:23:36.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:23:40.503] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:23:42.776] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:23:45.051] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:23:47.325] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:23:49.600] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:23:51.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:23:54.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:23:55.669] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:23:59.445] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:24:01.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:24:03.991] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:24:06.264] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:24:08.537] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:24:10.810] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:24:13.084] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:24:14.603] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:24:18.378] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:24:20.651] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:24:22.925] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:24:25.199] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:24:27.472] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:24:29.745] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:24:32.019] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:24:33.539] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:24:37.316] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:24:39.589] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:24:41.863] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:24:44.136] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:24:46.410] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:24:48.684] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:24:51.340] <TB1>     INFO: ROC Delay Settings: 228
[12:24:51.340] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[12:24:51.340] <TB1>     INFO: ROC Port 0 Delay: 4
[12:24:51.340] <TB1>     INFO: ROC Port 1 Delay: 4
[12:24:51.340] <TB1>     INFO: Functional ROC Area: 6
[12:24:51.344] <TB1>     INFO: Test took 145478 ms.
[12:24:51.344] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[12:24:51.345] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:51.345] <TB1>     INFO:    PixTestTiming::TimingTest()
[12:24:51.345] <TB1>     INFO:    ----------------------------------------------------------------------
[12:24:52.484] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e062 c000 a101 80c0 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e062 c000 
[12:24:52.484] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4e18 4e18 4e18 4e18 4e18 4e19 4e19 4e18 e022 c000 a102 8000 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e022 c000 
[12:24:52.484] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4e19 4e19 4e19 4e19 4e19 4e19 4e19 4e19 e022 c000 a103 8040 4e18 4e18 4e18 4e18 4e18 4e18 4e18 4e18 e022 c000 
[12:24:52.484] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:25:06.624] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:06.624] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:25:20.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:20.709] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:25:34.755] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:34.755] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:25:48.834] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:48.834] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:26:02.906] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:02.906] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:26:16.977] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:16.977] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:26:31.048] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:31.048] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:26:45.069] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:45.069] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:26:59.110] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:59.110] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:27:13.194] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:13.578] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:13.594] <TB1>     INFO: Decoding statistics:
[12:27:13.594] <TB1>     INFO:   General information:
[12:27:13.594] <TB1>     INFO: 	 16bit words read:         240000000
[12:27:13.594] <TB1>     INFO: 	 valid events total:       20000000
[12:27:13.594] <TB1>     INFO: 	 empty events:             20000000
[12:27:13.594] <TB1>     INFO: 	 valid events with pixels: 0
[12:27:13.594] <TB1>     INFO: 	 valid pixel hits:         0
[12:27:13.595] <TB1>     INFO:   Event errors: 	           0
[12:27:13.595] <TB1>     INFO: 	 start marker:             0
[12:27:13.595] <TB1>     INFO: 	 stop marker:              0
[12:27:13.595] <TB1>     INFO: 	 overflow:                 0
[12:27:13.595] <TB1>     INFO: 	 invalid 5bit words:       0
[12:27:13.595] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[12:27:13.595] <TB1>     INFO:   TBM errors: 		           0
[12:27:13.595] <TB1>     INFO: 	 flawed TBM headers:       0
[12:27:13.595] <TB1>     INFO: 	 flawed TBM trailers:      0
[12:27:13.595] <TB1>     INFO: 	 event ID mismatches:      0
[12:27:13.595] <TB1>     INFO:   ROC errors: 		           0
[12:27:13.595] <TB1>     INFO: 	 missing ROC header(s):    0
[12:27:13.595] <TB1>     INFO: 	 misplaced readback start: 0
[12:27:13.595] <TB1>     INFO:   Pixel decoding errors:	   0
[12:27:13.595] <TB1>     INFO: 	 pixel data incomplete:    0
[12:27:13.595] <TB1>     INFO: 	 pixel address:            0
[12:27:13.595] <TB1>     INFO: 	 pulse height fill bit:    0
[12:27:13.595] <TB1>     INFO: 	 buffer corruption:        0
[12:27:13.595] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.595] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:27:13.595] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.595] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.595] <TB1>     INFO:    Read back bit status: 1
[12:27:13.595] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.595] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.595] <TB1>     INFO:    Timings are good!
[12:27:13.595] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.595] <TB1>     INFO: Test took 142251 ms.
[12:27:13.595] <TB1>     INFO: PixTestTiming::TimingTest() done.
[12:27:13.595] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:27:13.595] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:27:13.595] <TB1>     INFO: PixTestTiming::doTest took 557137 ms.
[12:27:13.595] <TB1>     INFO: PixTestTiming::doTest() done
[12:27:13.595] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:27:13.595] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[12:27:13.596] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[12:27:13.596] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[12:27:13.596] <TB1>     INFO: Write out ROCDelayScan3_V0
[12:27:13.596] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:27:13.596] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:27:13.948] <TB1>     INFO: ######################################################################
[12:27:13.948] <TB1>     INFO: PixTestAlive::doTest()
[12:27:13.948] <TB1>     INFO: ######################################################################
[12:27:13.950] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.951] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:13.951] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:13.952] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:14.295] <TB1>     INFO: Expecting 41600 events.
[12:27:18.388] <TB1>     INFO: 41600 events read in total (3378ms).
[12:27:18.388] <TB1>     INFO: Test took 4436ms.
[12:27:18.396] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:18.396] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:27:18.396] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:27:18.776] <TB1>     INFO: PixTestAlive::aliveTest() done
[12:27:18.777] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[12:27:18.777] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    1
[12:27:18.779] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:18.780] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:18.780] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:18.781] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:19.132] <TB1>     INFO: Expecting 41600 events.
[12:27:22.112] <TB1>     INFO: 41600 events read in total (2265ms).
[12:27:22.114] <TB1>     INFO: Test took 3333ms.
[12:27:22.114] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:22.114] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:27:22.114] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:27:22.114] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:27:22.519] <TB1>     INFO: PixTestAlive::maskTest() done
[12:27:22.519] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:22.522] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:22.522] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:22.522] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:22.524] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:22.867] <TB1>     INFO: Expecting 41600 events.
[12:27:26.939] <TB1>     INFO: 41600 events read in total (3357ms).
[12:27:26.940] <TB1>     INFO: Test took 4416ms.
[12:27:26.948] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:26.948] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:27:26.948] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:27:27.327] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[12:27:27.327] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:27.328] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:27:27.328] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:27:27.337] <TB1>     INFO: ######################################################################
[12:27:27.337] <TB1>     INFO: PixTestTrim::doTest()
[12:27:27.337] <TB1>     INFO: ######################################################################
[12:27:27.340] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:27.340] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:27:27.340] <TB1>     INFO:    ----------------------------------------------------------------------
[12:27:27.424] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:27:27.424] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:27:27.469] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:27:27.469] <TB1>     INFO:     run 1 of 1
[12:27:27.469] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:27.818] <TB1>     INFO: Expecting 5025280 events.
[12:28:13.264] <TB1>     INFO: 1415984 events read in total (44731ms).
[12:28:58.017] <TB1>     INFO: 2816456 events read in total (89484ms).
[12:29:42.928] <TB1>     INFO: 4226408 events read in total (134395ms).
[12:30:08.572] <TB1>     INFO: 5025280 events read in total (160039ms).
[12:30:08.614] <TB1>     INFO: Test took 161145ms.
[12:30:08.675] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:08.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:10.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:11.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:13.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:14.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:16.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:17.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:19.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:20.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:22.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:23.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:25.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:30:26.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:30:28.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:30:29.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:30:31.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:32.394] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237920256
[12:30:32.397] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.0914 minThrLimit = 81.0811 minThrNLimit = 102.171 -> result = 81.0914 -> 81
[12:30:32.399] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6873 minThrLimit = 90.6599 minThrNLimit = 111.949 -> result = 90.6873 -> 90
[12:30:32.399] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9284 minThrLimit = 96.8847 minThrNLimit = 114.638 -> result = 96.9284 -> 96
[12:30:32.400] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0984 minThrLimit = 93.0898 minThrNLimit = 118.566 -> result = 93.0984 -> 93
[12:30:32.401] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.7348 minThrLimit = 82.7252 minThrNLimit = 105.042 -> result = 82.7348 -> 82
[12:30:32.402] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.397 minThrLimit = 93.3617 minThrNLimit = 116.622 -> result = 93.397 -> 93
[12:30:32.403] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2011 minThrLimit = 82.1824 minThrNLimit = 103.427 -> result = 82.2011 -> 82
[12:30:32.403] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8324 minThrLimit = 92.8092 minThrNLimit = 116.026 -> result = 92.8324 -> 92
[12:30:32.404] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0701 minThrLimit = 92.0689 minThrNLimit = 112.057 -> result = 92.0701 -> 92
[12:30:32.404] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.676 minThrLimit = 103.626 minThrNLimit = 133.725 -> result = 103.676 -> 103
[12:30:32.405] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5973 minThrLimit = 97.5961 minThrNLimit = 123.621 -> result = 97.5973 -> 97
[12:30:32.405] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1281 minThrLimit = 83.1237 minThrNLimit = 101.798 -> result = 83.1281 -> 83
[12:30:32.405] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.7262 minThrLimit = 79.7262 minThrNLimit = 101.051 -> result = 79.7262 -> 79
[12:30:32.406] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 72.7824 minThrLimit = 72.7486 minThrNLimit = 96.1311 -> result = 72.7824 -> 72
[12:30:32.406] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5872 minThrLimit = 85.5777 minThrNLimit = 104.246 -> result = 85.5872 -> 85
[12:30:32.407] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6056 minThrLimit = 80.6002 minThrNLimit = 100.907 -> result = 80.6056 -> 80
[12:30:32.407] <TB1>     INFO: ROC 0 VthrComp = 81
[12:30:32.407] <TB1>     INFO: ROC 1 VthrComp = 90
[12:30:32.407] <TB1>     INFO: ROC 2 VthrComp = 96
[12:30:32.407] <TB1>     INFO: ROC 3 VthrComp = 93
[12:30:32.407] <TB1>     INFO: ROC 4 VthrComp = 82
[12:30:32.407] <TB1>     INFO: ROC 5 VthrComp = 93
[12:30:32.407] <TB1>     INFO: ROC 6 VthrComp = 82
[12:30:32.408] <TB1>     INFO: ROC 7 VthrComp = 92
[12:30:32.408] <TB1>     INFO: ROC 8 VthrComp = 92
[12:30:32.408] <TB1>     INFO: ROC 9 VthrComp = 103
[12:30:32.408] <TB1>     INFO: ROC 10 VthrComp = 97
[12:30:32.408] <TB1>     INFO: ROC 11 VthrComp = 83
[12:30:32.408] <TB1>     INFO: ROC 12 VthrComp = 79
[12:30:32.408] <TB1>     INFO: ROC 13 VthrComp = 72
[12:30:32.409] <TB1>     INFO: ROC 14 VthrComp = 85
[12:30:32.409] <TB1>     INFO: ROC 15 VthrComp = 80
[12:30:32.409] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:30:32.409] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:30:32.427] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:30:32.427] <TB1>     INFO:     run 1 of 1
[12:30:32.427] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:32.774] <TB1>     INFO: Expecting 5025280 events.
[12:31:08.997] <TB1>     INFO: 886248 events read in total (35508ms).
[12:31:44.638] <TB1>     INFO: 1770424 events read in total (71149ms).
[12:32:20.428] <TB1>     INFO: 2654040 events read in total (106939ms).
[12:32:56.077] <TB1>     INFO: 3528144 events read in total (142588ms).
[12:33:31.683] <TB1>     INFO: 4397456 events read in total (178195ms).
[12:33:57.387] <TB1>     INFO: 5025280 events read in total (203898ms).
[12:33:57.477] <TB1>     INFO: Test took 205050ms.
[12:33:57.677] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:58.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:33:59.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:01.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:03.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:04.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:06.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:07.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:09.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:11.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:12.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:14.354] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:15.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:17.615] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:19.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:21.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:23.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:25.139] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300711936
[12:34:25.143] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.617 for pixel 0/45 mean/min/max = 44.0839/32.4847/55.683
[12:34:25.143] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.5432 for pixel 51/42 mean/min/max = 45.4852/34.2868/56.6836
[12:34:25.144] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.1936 for pixel 29/24 mean/min/max = 46.3118/32.4081/60.2156
[12:34:25.144] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5635 for pixel 15/12 mean/min/max = 44.8144/33.0638/56.565
[12:34:25.145] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.0001 for pixel 34/44 mean/min/max = 44.1505/32.2915/56.0095
[12:34:25.145] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.3657 for pixel 0/12 mean/min/max = 45.5141/32.603/58.4253
[12:34:25.145] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.958 for pixel 7/78 mean/min/max = 43.2339/32.0833/54.3845
[12:34:25.146] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.887 for pixel 7/75 mean/min/max = 45.704/33.4085/57.9995
[12:34:25.146] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.0779 for pixel 15/79 mean/min/max = 45.433/32.5474/58.3187
[12:34:25.146] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2307 for pixel 21/16 mean/min/max = 44.9771/32.6295/57.3247
[12:34:25.147] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.9487 for pixel 5/0 mean/min/max = 44.0075/32.0179/55.9971
[12:34:25.147] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.9281 for pixel 10/23 mean/min/max = 44.1434/32.2829/56.004
[12:34:25.147] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6452 for pixel 13/2 mean/min/max = 46.7138/35.6981/57.7296
[12:34:25.148] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.7834 for pixel 3/9 mean/min/max = 45.1668/34.5327/55.8009
[12:34:25.148] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.3063 for pixel 25/79 mean/min/max = 45.272/33.1615/57.3825
[12:34:25.149] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.7825 for pixel 2/79 mean/min/max = 45.9844/32.9729/58.9958
[12:34:25.149] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:34:25.282] <TB1>     INFO: Expecting 411648 events.
[12:34:32.799] <TB1>     INFO: 411648 events read in total (6796ms).
[12:34:32.808] <TB1>     INFO: Expecting 411648 events.
[12:34:40.232] <TB1>     INFO: 411648 events read in total (6757ms).
[12:34:40.240] <TB1>     INFO: Expecting 411648 events.
[12:34:47.683] <TB1>     INFO: 411648 events read in total (6771ms).
[12:34:47.693] <TB1>     INFO: Expecting 411648 events.
[12:34:55.156] <TB1>     INFO: 411648 events read in total (6794ms).
[12:34:55.171] <TB1>     INFO: Expecting 411648 events.
[12:35:02.855] <TB1>     INFO: 411648 events read in total (7024ms).
[12:35:02.871] <TB1>     INFO: Expecting 411648 events.
[12:35:10.546] <TB1>     INFO: 411648 events read in total (7016ms).
[12:35:10.564] <TB1>     INFO: Expecting 411648 events.
[12:35:18.224] <TB1>     INFO: 411648 events read in total (7003ms).
[12:35:18.244] <TB1>     INFO: Expecting 411648 events.
[12:35:25.945] <TB1>     INFO: 411648 events read in total (7041ms).
[12:35:25.968] <TB1>     INFO: Expecting 411648 events.
[12:35:33.629] <TB1>     INFO: 411648 events read in total (7013ms).
[12:35:33.653] <TB1>     INFO: Expecting 411648 events.
[12:35:41.407] <TB1>     INFO: 411648 events read in total (7098ms).
[12:35:41.434] <TB1>     INFO: Expecting 411648 events.
[12:35:49.104] <TB1>     INFO: 411648 events read in total (7026ms).
[12:35:49.134] <TB1>     INFO: Expecting 411648 events.
[12:35:56.806] <TB1>     INFO: 411648 events read in total (7030ms).
[12:35:56.837] <TB1>     INFO: Expecting 411648 events.
[12:36:04.509] <TB1>     INFO: 411648 events read in total (7023ms).
[12:36:04.544] <TB1>     INFO: Expecting 411648 events.
[12:36:12.254] <TB1>     INFO: 411648 events read in total (7071ms).
[12:36:12.297] <TB1>     INFO: Expecting 411648 events.
[12:36:19.955] <TB1>     INFO: 411648 events read in total (7028ms).
[12:36:19.994] <TB1>     INFO: Expecting 411648 events.
[12:36:27.560] <TB1>     INFO: 411648 events read in total (6930ms).
[12:36:27.604] <TB1>     INFO: Test took 122455ms.
[12:36:28.097] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4581 < 35 for itrim+1 = 95; old thr = 34.6353 ... break
[12:36:28.128] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2297 < 35 for itrim = 93; old thr = 33.8624 ... break
[12:36:28.156] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.261 < 35 for itrim+1 = 105; old thr = 34.932 ... break
[12:36:28.191] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2815 < 35 for itrim+1 = 94; old thr = 34.984 ... break
[12:36:28.228] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3886 < 35 for itrim+1 = 94; old thr = 34.7935 ... break
[12:36:28.257] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2143 < 35 for itrim = 100; old thr = 34.1831 ... break
[12:36:28.293] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0887 < 35 for itrim = 96; old thr = 34.5759 ... break
[12:36:28.330] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4781 < 35 for itrim = 102; old thr = 34.0755 ... break
[12:36:28.356] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6804 < 35 for itrim = 91; old thr = 33.9975 ... break
[12:36:28.404] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.708 < 35 for itrim+1 = 111; old thr = 34.8779 ... break
[12:36:28.443] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.068 < 35 for itrim = 100; old thr = 34.3169 ... break
[12:36:28.475] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0613 < 35 for itrim = 94; old thr = 34.0636 ... break
[12:36:28.511] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7881 < 35 for itrim+1 = 97; old thr = 34.7186 ... break
[12:36:28.548] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0194 < 35 for itrim = 96; old thr = 34.932 ... break
[12:36:28.579] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.113 < 35 for itrim = 98; old thr = 34.4808 ... break
[12:36:28.611] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0472 < 35 for itrim = 101; old thr = 34.7755 ... break
[12:36:28.690] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:36:28.700] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:36:28.700] <TB1>     INFO:     run 1 of 1
[12:36:28.700] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:29.044] <TB1>     INFO: Expecting 5025280 events.
[12:37:05.024] <TB1>     INFO: 870512 events read in total (35265ms).
[12:37:40.436] <TB1>     INFO: 1739192 events read in total (70677ms).
[12:38:15.870] <TB1>     INFO: 2608248 events read in total (106111ms).
[12:38:51.107] <TB1>     INFO: 3466864 events read in total (141348ms).
[12:39:26.375] <TB1>     INFO: 4320904 events read in total (176616ms).
[12:39:55.440] <TB1>     INFO: 5025280 events read in total (205681ms).
[12:39:55.530] <TB1>     INFO: Test took 206830ms.
[12:39:55.726] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:56.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:39:57.713] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:39:59.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:40:00.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:40:02.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:40:04.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:40:05.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:40:07.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:40:08.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:40:10.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:40:11.882] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:40:14.080] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:40:16.244] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:40:18.057] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:40:19.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:40:21.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:40:22.864] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253403136
[12:40:22.866] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.149759 .. 48.763558
[12:40:22.941] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 58 (-1/-1) hits flags = 528 (plus default)
[12:40:22.952] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:40:22.952] <TB1>     INFO:     run 1 of 1
[12:40:22.952] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:40:23.301] <TB1>     INFO: Expecting 1930240 events.
[12:41:04.275] <TB1>     INFO: 1177000 events read in total (40259ms).
[12:41:30.737] <TB1>     INFO: 1930240 events read in total (66721ms).
[12:41:30.763] <TB1>     INFO: Test took 67812ms.
[12:41:30.809] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:30.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:31.892] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:32.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:33.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:34.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:35.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:36.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:37.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:38.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:39.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:40.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:41.842] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:42.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:43.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:44.820] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:45.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:41:46.823] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290054144
[12:41:46.903] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.249376 .. 44.073758
[12:41:46.981] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:41:46.993] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:41:46.993] <TB1>     INFO:     run 1 of 1
[12:41:46.993] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:41:47.344] <TB1>     INFO: Expecting 1564160 events.
[12:42:28.594] <TB1>     INFO: 1153584 events read in total (40535ms).
[12:42:43.078] <TB1>     INFO: 1564160 events read in total (55019ms).
[12:42:43.094] <TB1>     INFO: Test took 56101ms.
[12:42:43.127] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:43.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:44.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:42:45.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:42:46.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:42:47.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:42:48.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:42:48.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:42:49.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:42:50.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:42:51.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:42:52.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:42:53.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:42:54.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:42:55.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:42:56.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:42:57.643] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:58.606] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331157504
[12:42:58.691] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.202050 .. 40.683424
[12:42:58.768] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[12:42:58.778] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:42:58.778] <TB1>     INFO:     run 1 of 1
[12:42:58.778] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:42:59.122] <TB1>     INFO: Expecting 1264640 events.
[12:43:40.914] <TB1>     INFO: 1162608 events read in total (41077ms).
[12:43:44.954] <TB1>     INFO: 1264640 events read in total (45117ms).
[12:43:44.980] <TB1>     INFO: Test took 46203ms.
[12:43:45.014] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:45.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:43:45.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:46.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:47.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:48.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:49.706] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:50.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:51.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:52.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:53.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:54.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:55.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:56.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:57.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:58.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:59.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:59.932] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331157504
[12:44:00.012] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.391506 .. 40.509057
[12:44:00.088] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 50 (-1/-1) hits flags = 528 (plus default)
[12:44:00.098] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:44:00.098] <TB1>     INFO:     run 1 of 1
[12:44:00.098] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:00.442] <TB1>     INFO: Expecting 1198080 events.
[12:44:41.862] <TB1>     INFO: 1143592 events read in total (40705ms).
[12:44:44.217] <TB1>     INFO: 1198080 events read in total (43060ms).
[12:44:44.228] <TB1>     INFO: Test took 44130ms.
[12:44:44.261] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:44:44.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:44:45.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:44:46.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:44:47.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:44:48.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:44:48.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:44:49.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:44:50.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:44:51.778] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:44:52.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:44:53.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:44:54.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:44:55.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:44:56.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:44:57.391] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:44:58.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:44:59.240] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339050496
[12:44:59.323] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:44:59.323] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:44:59.335] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:44:59.335] <TB1>     INFO:     run 1 of 1
[12:44:59.335] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:59.679] <TB1>     INFO: Expecting 1364480 events.
[12:45:40.174] <TB1>     INFO: 1075456 events read in total (39780ms).
[12:45:51.309] <TB1>     INFO: 1364480 events read in total (50915ms).
[12:45:51.324] <TB1>     INFO: Test took 51989ms.
[12:45:51.359] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:51.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:52.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:53.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:54.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:55.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:56.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:57.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:58.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:59.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:46:00.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:46:01.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:46:02.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:46:03.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:46:04.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:05.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:46:06.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:46:07.405] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354336768
[12:46:07.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[12:46:07.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[12:46:07.441] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[12:46:07.442] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[12:46:07.443] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[12:46:07.443] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[12:46:07.443] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C0.dat
[12:46:07.450] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C1.dat
[12:46:07.458] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C2.dat
[12:46:07.465] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C3.dat
[12:46:07.472] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C4.dat
[12:46:07.479] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C5.dat
[12:46:07.486] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C6.dat
[12:46:07.493] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C7.dat
[12:46:07.500] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C8.dat
[12:46:07.507] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C9.dat
[12:46:07.514] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C10.dat
[12:46:07.520] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C11.dat
[12:46:07.527] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C12.dat
[12:46:07.534] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C13.dat
[12:46:07.541] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C14.dat
[12:46:07.548] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C15.dat
[12:46:07.555] <TB1>     INFO: PixTestTrim::trimTest() done
[12:46:07.555] <TB1>     INFO: vtrim:      95  93 105  94  94 100  96 102  91 111 100  94  97  96  98 101 
[12:46:07.555] <TB1>     INFO: vthrcomp:   81  90  96  93  82  93  82  92  92 103  97  83  79  72  85  80 
[12:46:07.555] <TB1>     INFO: vcal mean:  34.96  34.99  35.00  34.97  34.97  34.98  34.94  34.99  34.99  35.03  34.96  34.94  34.99  35.00  35.00  35.00 
[12:46:07.555] <TB1>     INFO: vcal RMS:    0.82   0.77   0.89   0.81   0.78   0.81   0.82   0.81   0.83   0.79   0.81   0.85   0.79   0.72   0.80   0.97 
[12:46:07.555] <TB1>     INFO: bits mean:  10.19   8.94   9.69   9.68   9.99   9.22  10.22   9.18   9.19   9.65  10.17  10.11   8.77   9.22   9.29   9.28 
[12:46:07.555] <TB1>     INFO: bits RMS:    2.47   2.66   2.47   2.52   2.51   2.76   2.45   2.65   2.82   2.57   2.50   2.52   2.43   2.51   2.70   2.70 
[12:46:07.566] <TB1>     INFO:    ----------------------------------------------------------------------
[12:46:07.566] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:46:07.566] <TB1>     INFO:    ----------------------------------------------------------------------
[12:46:07.569] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:46:07.569] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:46:07.580] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:46:07.580] <TB1>     INFO:     run 1 of 1
[12:46:07.580] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:46:07.924] <TB1>     INFO: Expecting 4160000 events.
[12:46:53.217] <TB1>     INFO: 1111415 events read in total (44578ms).
[12:47:38.278] <TB1>     INFO: 2213220 events read in total (89639ms).
[12:48:22.785] <TB1>     INFO: 3301125 events read in total (134147ms).
[12:48:58.396] <TB1>     INFO: 4160000 events read in total (169757ms).
[12:48:58.466] <TB1>     INFO: Test took 170886ms.
[12:48:58.609] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:48:58.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:49:00.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:49:02.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:49:04.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:49:06.415] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:49:08.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:49:10.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:49:12.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:49:13.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:15.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:17.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:19.672] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:21.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:23.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:25.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:27.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:30.048] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358100992
[12:49:30.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:49:30.127] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:49:30.128] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[12:49:30.140] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:49:30.140] <TB1>     INFO:     run 1 of 1
[12:49:30.140] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:49:30.490] <TB1>     INFO: Expecting 3556800 events.
[12:50:17.598] <TB1>     INFO: 1148815 events read in total (46393ms).
[12:51:03.683] <TB1>     INFO: 2282840 events read in total (92478ms).
[12:51:49.922] <TB1>     INFO: 3405275 events read in total (138717ms).
[12:51:56.153] <TB1>     INFO: 3556800 events read in total (144948ms).
[12:51:56.205] <TB1>     INFO: Test took 146066ms.
[12:51:56.312] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:56.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:51:58.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:52:00.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:52:01.791] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:52:03.546] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:52:05.306] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:52:07.016] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:52:08.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:52:10.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:52:12.217] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:52:13.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:52:15.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:17.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:19.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:20.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:52:22.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:52:24.484] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379625472
[12:52:24.485] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:52:24.559] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:52:24.559] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[12:52:24.571] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:52:24.571] <TB1>     INFO:     run 1 of 1
[12:52:24.571] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:52:24.919] <TB1>     INFO: Expecting 3307200 events.
[12:53:13.159] <TB1>     INFO: 1194795 events read in total (47525ms).
[12:54:00.144] <TB1>     INFO: 2368900 events read in total (94510ms).
[12:54:36.939] <TB1>     INFO: 3307200 events read in total (131305ms).
[12:54:36.981] <TB1>     INFO: Test took 132410ms.
[12:54:37.073] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:37.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:39.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:40.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:42.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:44.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:45.731] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:47.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:49.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:50.720] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:52.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:54.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:55.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:57.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:59.243] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:00.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:02.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:04.280] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385028096
[12:55:04.281] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:55:04.356] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:55:04.356] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[12:55:04.368] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:55:04.368] <TB1>     INFO:     run 1 of 1
[12:55:04.369] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:04.727] <TB1>     INFO: Expecting 3286400 events.
[12:55:53.161] <TB1>     INFO: 1198895 events read in total (47719ms).
[12:56:40.652] <TB1>     INFO: 2376245 events read in total (95210ms).
[12:57:16.685] <TB1>     INFO: 3286400 events read in total (131243ms).
[12:57:16.731] <TB1>     INFO: Test took 132363ms.
[12:57:16.819] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:16.003] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:57:18.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:57:20.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:57:21.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:23.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:25.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:26.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:28.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:30.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:57:31.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:57:33.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:57:35.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:57:36.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:57:38.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:57:40.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:57:42.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:57:43.873] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385261568
[12:57:43.874] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:57:43.973] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:57:43.973] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[12:57:43.004] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:57:44.005] <TB1>     INFO:     run 1 of 1
[12:57:44.007] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:57:44.379] <TB1>     INFO: Expecting 3265600 events.
[12:58:32.660] <TB1>     INFO: 1202710 events read in total (47566ms).
[12:59:19.604] <TB1>     INFO: 2383780 events read in total (94510ms).
[12:59:54.950] <TB1>     INFO: 3265600 events read in total (129857ms).
[12:59:54.997] <TB1>     INFO: Test took 130991ms.
[12:59:55.090] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:59:55.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:59:57.053] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:59:58.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:00:00.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:00:02.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:00:03.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:00:05.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:00:07.402] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:00:09.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:00:10.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:00:12.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:00:14.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:00:15.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:00:17.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:00:19.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:00:21.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:00:23.014] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321880064
[13:00:23.015] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.41842, thr difference RMS: 1.26371
[13:00:23.016] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.93985, thr difference RMS: 1.56907
[13:00:23.016] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.3368, thr difference RMS: 1.8196
[13:00:23.016] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.53082, thr difference RMS: 1.37908
[13:00:23.016] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.83545, thr difference RMS: 1.16916
[13:00:23.016] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.53636, thr difference RMS: 1.66777
[13:00:23.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60734, thr difference RMS: 1.10679
[13:00:23.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.61558, thr difference RMS: 1.68355
[13:00:23.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.17956, thr difference RMS: 1.77661
[13:00:23.017] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.49639, thr difference RMS: 1.55729
[13:00:23.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.67968, thr difference RMS: 1.60317
[13:00:23.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.56344, thr difference RMS: 1.31733
[13:00:23.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.12486, thr difference RMS: 1.22731
[13:00:23.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.44359, thr difference RMS: 1.64912
[13:00:23.018] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.70594, thr difference RMS: 1.51775
[13:00:23.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.17668, thr difference RMS: 1.17338
[13:00:23.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.35663, thr difference RMS: 1.24598
[13:00:23.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.89451, thr difference RMS: 1.55056
[13:00:23.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.3395, thr difference RMS: 1.65647
[13:00:23.019] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.59625, thr difference RMS: 1.37301
[13:00:23.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.75796, thr difference RMS: 1.16968
[13:00:23.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.49209, thr difference RMS: 1.67019
[13:00:23.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.50815, thr difference RMS: 1.09856
[13:00:23.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.58102, thr difference RMS: 1.69146
[13:00:23.020] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.2437, thr difference RMS: 1.76912
[13:00:23.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.4934, thr difference RMS: 1.5523
[13:00:23.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.741, thr difference RMS: 1.57784
[13:00:23.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.67225, thr difference RMS: 1.31788
[13:00:23.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.04305, thr difference RMS: 1.1902
[13:00:23.021] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.38912, thr difference RMS: 1.6339
[13:00:23.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.61201, thr difference RMS: 1.51434
[13:00:23.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.04164, thr difference RMS: 1.15671
[13:00:23.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.37373, thr difference RMS: 1.23042
[13:00:23.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.94282, thr difference RMS: 1.55672
[13:00:23.022] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.4603, thr difference RMS: 1.62906
[13:00:23.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.69126, thr difference RMS: 1.3746
[13:00:23.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.75559, thr difference RMS: 1.1518
[13:00:23.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.53025, thr difference RMS: 1.68284
[13:00:23.023] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.50343, thr difference RMS: 1.08412
[13:00:23.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.62242, thr difference RMS: 1.68214
[13:00:23.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.32214, thr difference RMS: 1.76083
[13:00:23.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.49133, thr difference RMS: 1.56014
[13:00:23.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.97429, thr difference RMS: 1.56034
[13:00:23.024] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.69798, thr difference RMS: 1.31883
[13:00:23.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.02876, thr difference RMS: 1.19673
[13:00:23.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.38761, thr difference RMS: 1.65363
[13:00:23.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.60335, thr difference RMS: 1.52086
[13:00:23.025] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.98009, thr difference RMS: 1.14019
[13:00:23.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.43892, thr difference RMS: 1.22317
[13:00:23.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.94063, thr difference RMS: 1.55414
[13:00:23.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.5542, thr difference RMS: 1.6036
[13:00:23.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.80797, thr difference RMS: 1.34744
[13:00:23.026] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.76794, thr difference RMS: 1.1283
[13:00:23.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.60561, thr difference RMS: 1.68184
[13:00:23.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.40794, thr difference RMS: 1.09015
[13:00:23.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.69528, thr difference RMS: 1.66862
[13:00:23.027] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.30453, thr difference RMS: 1.75788
[13:00:23.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.5258, thr difference RMS: 1.55283
[13:00:23.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.11985, thr difference RMS: 1.56623
[13:00:23.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.70081, thr difference RMS: 1.3135
[13:00:23.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.16759, thr difference RMS: 1.18859
[13:00:23.028] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.38602, thr difference RMS: 1.65969
[13:00:23.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.64604, thr difference RMS: 1.4921
[13:00:23.029] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.95246, thr difference RMS: 1.17287
[13:00:23.134] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:00:23.138] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1975 seconds
[13:00:23.138] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:00:23.868] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:00:23.868] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:00:23.870] <TB1>     INFO: ######################################################################
[13:00:23.870] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:00:23.870] <TB1>     INFO: ######################################################################
[13:00:23.871] <TB1>     INFO:    ----------------------------------------------------------------------
[13:00:23.871] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:00:23.871] <TB1>     INFO:    ----------------------------------------------------------------------
[13:00:23.871] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:00:23.882] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:00:23.882] <TB1>     INFO:     run 1 of 1
[13:00:23.882] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:00:24.233] <TB1>     INFO: Expecting 59072000 events.
[13:00:53.281] <TB1>     INFO: 1072600 events read in total (28332ms).
[13:01:21.682] <TB1>     INFO: 2141000 events read in total (56733ms).
[13:01:50.429] <TB1>     INFO: 3209200 events read in total (85480ms).
[13:02:18.731] <TB1>     INFO: 4281000 events read in total (113782ms).
[13:02:47.211] <TB1>     INFO: 5349000 events read in total (142262ms).
[13:03:15.776] <TB1>     INFO: 6417000 events read in total (170827ms).
[13:03:44.437] <TB1>     INFO: 7487800 events read in total (199488ms).
[13:04:12.661] <TB1>     INFO: 8557800 events read in total (227712ms).
[13:04:41.413] <TB1>     INFO: 9626200 events read in total (256464ms).
[13:05:09.963] <TB1>     INFO: 10695600 events read in total (285014ms).
[13:05:38.414] <TB1>     INFO: 11766000 events read in total (313465ms).
[13:06:07.020] <TB1>     INFO: 12834600 events read in total (342071ms).
[13:06:35.666] <TB1>     INFO: 13903600 events read in total (370717ms).
[13:07:04.226] <TB1>     INFO: 14974400 events read in total (399277ms).
[13:07:32.720] <TB1>     INFO: 16042400 events read in total (427771ms).
[13:08:01.301] <TB1>     INFO: 17110400 events read in total (456352ms).
[13:08:30.006] <TB1>     INFO: 18182000 events read in total (485057ms).
[13:08:58.550] <TB1>     INFO: 19251000 events read in total (513601ms).
[13:09:27.088] <TB1>     INFO: 20319400 events read in total (542140ms).
[13:09:55.641] <TB1>     INFO: 21391000 events read in total (570692ms).
[13:10:24.287] <TB1>     INFO: 22459800 events read in total (599338ms).
[13:10:52.897] <TB1>     INFO: 23528000 events read in total (627948ms).
[13:11:21.476] <TB1>     INFO: 24598400 events read in total (656527ms).
[13:11:50.104] <TB1>     INFO: 25668600 events read in total (685155ms).
[13:12:18.813] <TB1>     INFO: 26737000 events read in total (713864ms).
[13:12:47.263] <TB1>     INFO: 27806400 events read in total (742314ms).
[13:13:15.882] <TB1>     INFO: 28877400 events read in total (770933ms).
[13:13:44.414] <TB1>     INFO: 29945600 events read in total (799465ms).
[13:14:13.058] <TB1>     INFO: 31015600 events read in total (828109ms).
[13:14:41.615] <TB1>     INFO: 32086400 events read in total (856666ms).
[13:15:10.106] <TB1>     INFO: 33154600 events read in total (885157ms).
[13:15:38.763] <TB1>     INFO: 34223200 events read in total (913814ms).
[13:16:07.619] <TB1>     INFO: 35294800 events read in total (942670ms).
[13:16:36.237] <TB1>     INFO: 36362600 events read in total (971288ms).
[13:17:04.916] <TB1>     INFO: 37430800 events read in total (999967ms).
[13:17:33.583] <TB1>     INFO: 38503000 events read in total (1028634ms).
[13:18:02.195] <TB1>     INFO: 39571600 events read in total (1057246ms).
[13:18:30.762] <TB1>     INFO: 40639200 events read in total (1085813ms).
[13:18:59.458] <TB1>     INFO: 41709800 events read in total (1114509ms).
[13:19:28.146] <TB1>     INFO: 42779200 events read in total (1143197ms).
[13:19:56.748] <TB1>     INFO: 43847000 events read in total (1171799ms).
[13:20:25.300] <TB1>     INFO: 44914800 events read in total (1200351ms).
[13:20:53.863] <TB1>     INFO: 45986200 events read in total (1228914ms).
[13:21:22.561] <TB1>     INFO: 47054000 events read in total (1257612ms).
[13:21:51.228] <TB1>     INFO: 48122200 events read in total (1286279ms).
[13:22:19.927] <TB1>     INFO: 49191800 events read in total (1314978ms).
[13:22:48.594] <TB1>     INFO: 50261800 events read in total (1343645ms).
[13:23:17.104] <TB1>     INFO: 51329200 events read in total (1372155ms).
[13:23:45.778] <TB1>     INFO: 52396800 events read in total (1400829ms).
[13:24:14.413] <TB1>     INFO: 53465800 events read in total (1429464ms).
[13:24:43.085] <TB1>     INFO: 54536200 events read in total (1458136ms).
[13:25:11.810] <TB1>     INFO: 55603600 events read in total (1486861ms).
[13:25:40.480] <TB1>     INFO: 56671200 events read in total (1515531ms).
[13:26:09.368] <TB1>     INFO: 57740400 events read in total (1544419ms).
[13:26:37.794] <TB1>     INFO: 58811000 events read in total (1572845ms).
[13:26:44.933] <TB1>     INFO: 59072000 events read in total (1579984ms).
[13:26:44.955] <TB1>     INFO: Test took 1581073ms.
[13:26:45.012] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:45.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:45.148] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:46.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:46.328] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:47.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:47.476] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:48.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:48.660] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:49.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:49.808] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:50.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:50.972] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:52.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:52.143] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:53.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:53.341] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:54.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:54.513] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:55.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:55.695] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:56.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:56.885] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:58.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:58.084] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:59.258] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:59.258] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:27:00.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:00.422] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:27:01.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:01.575] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:27:02.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:02.746] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[13:27:03.919] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495554560
[13:27:03.950] <TB1>     INFO: PixTestScurves::scurves() done 
[13:27:03.950] <TB1>     INFO: Vcal mean:  35.09  35.07  35.12  35.05  35.07  35.06  35.01  35.12  35.06  35.08  34.98  34.97  35.07  35.06  35.05  35.05 
[13:27:03.950] <TB1>     INFO: Vcal RMS:    0.70   0.63   0.75   0.67   0.65   0.68   0.69   0.67   0.70   0.69   0.70   0.73   0.66   0.59   0.67   0.88 
[13:27:03.950] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:27:04.024] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:27:04.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:27:04.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:27:04.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:27:04.024] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:27:04.024] <TB1>     INFO: ######################################################################
[13:27:04.024] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:27:04.024] <TB1>     INFO: ######################################################################
[13:27:04.033] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:04.376] <TB1>     INFO: Expecting 41600 events.
[13:27:08.461] <TB1>     INFO: 41600 events read in total (3356ms).
[13:27:08.462] <TB1>     INFO: Test took 4429ms.
[13:27:08.470] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:08.470] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:27:08.470] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:27:08.476] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 18, 10] has eff 0/10
[13:27:08.476] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 18, 10]
[13:27:08.480] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[13:27:08.480] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:27:08.480] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:27:08.480] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:27:08.817] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:27:09.169] <TB1>     INFO: Expecting 41600 events.
[13:27:13.298] <TB1>     INFO: 41600 events read in total (3415ms).
[13:27:13.299] <TB1>     INFO: Test took 4482ms.
[13:27:13.307] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:13.307] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:27:13.307] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:27:13.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.623
[13:27:13.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.849
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 166
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.709
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 160
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.139
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.025
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,7] phvalue 173
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.526
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 168
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.869
[13:27:13.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 167
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.229
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.418
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 178
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.085
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 172
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.678
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 164
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.594
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.218
[13:27:13.313] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 167
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.77
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.588
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.301
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:27:13.314] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:27:13.406] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:27:13.753] <TB1>     INFO: Expecting 41600 events.
[13:27:17.895] <TB1>     INFO: 41600 events read in total (3428ms).
[13:27:17.895] <TB1>     INFO: Test took 4489ms.
[13:27:17.903] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:17.903] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:27:17.903] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:27:17.907] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 2
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9093
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 82
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.6272
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 66
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.2533
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 51
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.531
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 82
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5311
[13:27:17.908] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 72
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.4747
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 53
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0121
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,60] phvalue 67
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.033
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8735
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 71
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8945
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8923
[13:27:17.909] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 67
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9277
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 78
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2855
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 71
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3077
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 89
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3614
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 81
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1445
[13:27:17.910] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 64
[13:27:17.912] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 0 0
[13:27:18.321] <TB1>     INFO: Expecting 2560 events.
[13:27:19.279] <TB1>     INFO: 2560 events read in total (244ms).
[13:27:19.279] <TB1>     INFO: Test took 1367ms.
[13:27:19.280] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:19.280] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 1 1
[13:27:19.788] <TB1>     INFO: Expecting 2560 events.
[13:27:20.744] <TB1>     INFO: 2560 events read in total (242ms).
[13:27:20.745] <TB1>     INFO: Test took 1465ms.
[13:27:20.745] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:20.745] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 2 2
[13:27:21.252] <TB1>     INFO: Expecting 2560 events.
[13:27:22.212] <TB1>     INFO: 2560 events read in total (245ms).
[13:27:22.212] <TB1>     INFO: Test took 1467ms.
[13:27:22.212] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:22.212] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 3 3
[13:27:22.720] <TB1>     INFO: Expecting 2560 events.
[13:27:23.680] <TB1>     INFO: 2560 events read in total (245ms).
[13:27:23.680] <TB1>     INFO: Test took 1467ms.
[13:27:23.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:23.680] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 4 4
[13:27:24.188] <TB1>     INFO: Expecting 2560 events.
[13:27:25.145] <TB1>     INFO: 2560 events read in total (242ms).
[13:27:25.145] <TB1>     INFO: Test took 1465ms.
[13:27:25.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:25.145] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 5 5
[13:27:25.653] <TB1>     INFO: Expecting 2560 events.
[13:27:26.610] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:26.610] <TB1>     INFO: Test took 1465ms.
[13:27:26.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:26.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 60, 6 6
[13:27:27.118] <TB1>     INFO: Expecting 2560 events.
[13:27:28.075] <TB1>     INFO: 2560 events read in total (242ms).
[13:27:28.076] <TB1>     INFO: Test took 1465ms.
[13:27:28.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:28.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[13:27:28.584] <TB1>     INFO: Expecting 2560 events.
[13:27:29.543] <TB1>     INFO: 2560 events read in total (244ms).
[13:27:29.543] <TB1>     INFO: Test took 1467ms.
[13:27:29.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:29.544] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 8 8
[13:27:30.051] <TB1>     INFO: Expecting 2560 events.
[13:27:31.009] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:31.009] <TB1>     INFO: Test took 1465ms.
[13:27:31.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:31.010] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[13:27:31.517] <TB1>     INFO: Expecting 2560 events.
[13:27:32.475] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:32.475] <TB1>     INFO: Test took 1465ms.
[13:27:32.475] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:32.476] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[13:27:32.983] <TB1>     INFO: Expecting 2560 events.
[13:27:33.941] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:33.942] <TB1>     INFO: Test took 1466ms.
[13:27:33.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:33.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 11 11
[13:27:34.450] <TB1>     INFO: Expecting 2560 events.
[13:27:35.408] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:35.408] <TB1>     INFO: Test took 1466ms.
[13:27:35.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:35.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[13:27:35.916] <TB1>     INFO: Expecting 2560 events.
[13:27:36.874] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:36.874] <TB1>     INFO: Test took 1465ms.
[13:27:36.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:36.875] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[13:27:37.382] <TB1>     INFO: Expecting 2560 events.
[13:27:38.340] <TB1>     INFO: 2560 events read in total (243ms).
[13:27:38.340] <TB1>     INFO: Test took 1465ms.
[13:27:38.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:38.341] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 14 14
[13:27:38.849] <TB1>     INFO: Expecting 2560 events.
[13:27:39.807] <TB1>     INFO: 2560 events read in total (244ms).
[13:27:39.808] <TB1>     INFO: Test took 1467ms.
[13:27:39.808] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:39.808] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 15 15
[13:27:40.316] <TB1>     INFO: Expecting 2560 events.
[13:27:41.274] <TB1>     INFO: 2560 events read in total (244ms).
[13:27:41.274] <TB1>     INFO: Test took 1466ms.
[13:27:41.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:41.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[13:27:41.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:27:41.277] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:27:41.784] <TB1>     INFO: Expecting 655360 events.
[13:27:53.565] <TB1>     INFO: 655360 events read in total (11066ms).
[13:27:53.577] <TB1>     INFO: Expecting 655360 events.
[13:28:05.201] <TB1>     INFO: 655360 events read in total (11059ms).
[13:28:05.219] <TB1>     INFO: Expecting 655360 events.
[13:28:16.859] <TB1>     INFO: 655360 events read in total (11079ms).
[13:28:16.879] <TB1>     INFO: Expecting 655360 events.
[13:28:28.508] <TB1>     INFO: 655360 events read in total (11076ms).
[13:28:28.534] <TB1>     INFO: Expecting 655360 events.
[13:28:40.123] <TB1>     INFO: 655360 events read in total (11037ms).
[13:28:40.151] <TB1>     INFO: Expecting 655360 events.
[13:28:51.754] <TB1>     INFO: 655360 events read in total (11055ms).
[13:28:51.788] <TB1>     INFO: Expecting 655360 events.
[13:29:03.351] <TB1>     INFO: 655360 events read in total (11025ms).
[13:29:03.387] <TB1>     INFO: Expecting 655360 events.
[13:29:15.014] <TB1>     INFO: 655360 events read in total (11087ms).
[13:29:15.056] <TB1>     INFO: Expecting 655360 events.
[13:29:26.621] <TB1>     INFO: 655360 events read in total (11034ms).
[13:29:26.667] <TB1>     INFO: Expecting 655360 events.
[13:29:38.304] <TB1>     INFO: 655360 events read in total (11111ms).
[13:29:38.353] <TB1>     INFO: Expecting 655360 events.
[13:29:49.004] <TB1>     INFO: 655360 events read in total (11120ms).
[13:29:50.057] <TB1>     INFO: Expecting 655360 events.
[13:30:01.692] <TB1>     INFO: 655360 events read in total (11108ms).
[13:30:01.749] <TB1>     INFO: Expecting 655360 events.
[13:30:13.389] <TB1>     INFO: 655360 events read in total (11113ms).
[13:30:13.451] <TB1>     INFO: Expecting 655360 events.
[13:30:25.079] <TB1>     INFO: 655360 events read in total (11101ms).
[13:30:25.147] <TB1>     INFO: Expecting 655360 events.
[13:30:36.768] <TB1>     INFO: 655360 events read in total (11095ms).
[13:30:36.841] <TB1>     INFO: Expecting 655360 events.
[13:30:48.430] <TB1>     INFO: 655360 events read in total (11062ms).
[13:30:48.548] <TB1>     INFO: Test took 187271ms.
[13:30:48.645] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:30:48.951] <TB1>     INFO: Expecting 655360 events.
[13:31:00.676] <TB1>     INFO: 655360 events read in total (11010ms).
[13:31:00.687] <TB1>     INFO: Expecting 655360 events.
[13:31:12.311] <TB1>     INFO: 655360 events read in total (11052ms).
[13:31:12.326] <TB1>     INFO: Expecting 655360 events.
[13:31:23.923] <TB1>     INFO: 655360 events read in total (11029ms).
[13:31:23.943] <TB1>     INFO: Expecting 655360 events.
[13:31:35.546] <TB1>     INFO: 655360 events read in total (11044ms).
[13:31:35.569] <TB1>     INFO: Expecting 655360 events.
[13:31:47.142] <TB1>     INFO: 655360 events read in total (11017ms).
[13:31:47.171] <TB1>     INFO: Expecting 655360 events.
[13:31:58.754] <TB1>     INFO: 655360 events read in total (11030ms).
[13:31:58.787] <TB1>     INFO: Expecting 655360 events.
[13:32:10.378] <TB1>     INFO: 655360 events read in total (11044ms).
[13:32:10.415] <TB1>     INFO: Expecting 655360 events.
[13:32:22.017] <TB1>     INFO: 655360 events read in total (11058ms).
[13:32:22.058] <TB1>     INFO: Expecting 655360 events.
[13:32:33.698] <TB1>     INFO: 655360 events read in total (11101ms).
[13:32:33.743] <TB1>     INFO: Expecting 655360 events.
[13:32:45.382] <TB1>     INFO: 655360 events read in total (11112ms).
[13:32:45.432] <TB1>     INFO: Expecting 655360 events.
[13:32:57.052] <TB1>     INFO: 655360 events read in total (11094ms).
[13:32:57.107] <TB1>     INFO: Expecting 655360 events.
[13:33:08.587] <TB1>     INFO: 655360 events read in total (10953ms).
[13:33:08.646] <TB1>     INFO: Expecting 655360 events.
[13:33:20.174] <TB1>     INFO: 655360 events read in total (11002ms).
[13:33:20.239] <TB1>     INFO: Expecting 655360 events.
[13:33:31.935] <TB1>     INFO: 655360 events read in total (11169ms).
[13:33:31.001] <TB1>     INFO: Expecting 655360 events.
[13:33:43.744] <TB1>     INFO: 655360 events read in total (11216ms).
[13:33:43.814] <TB1>     INFO: Expecting 655360 events.
[13:33:55.472] <TB1>     INFO: 655360 events read in total (11131ms).
[13:33:55.546] <TB1>     INFO: Test took 186901ms.
[13:33:55.720] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:33:55.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:33:55.721] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:33:55.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:33:55.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:33:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:33:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:33:55.723] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:33:55.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:33:55.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.725] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:33:55.725] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.725] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:33:55.725] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:33:55.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:33:55.726] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.727] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:33:55.727] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.727] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:33:55.727] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:55.727] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:33:55.727] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.735] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.742] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.749] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.756] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.763] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.770] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.777] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.784] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.791] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.798] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.805] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.812] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:33:55.818] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:33:55.825] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:33:55.832] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:33:55.839] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[13:33:55.846] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[13:33:55.853] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[13:33:55.860] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[13:33:55.867] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[13:33:55.874] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.881] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.888] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.896] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:55.903] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:33:55.931] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[13:33:55.932] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[13:33:55.932] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[13:33:55.932] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[13:33:55.932] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[13:33:55.932] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[13:33:55.932] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[13:33:55.933] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[13:33:55.934] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[13:33:56.281] <TB1>     INFO: Expecting 41600 events.
[13:34:00.133] <TB1>     INFO: 41600 events read in total (3137ms).
[13:34:00.134] <TB1>     INFO: Test took 4197ms.
[13:34:00.782] <TB1>     INFO: Expecting 41600 events.
[13:34:04.609] <TB1>     INFO: 41600 events read in total (3112ms).
[13:34:04.610] <TB1>     INFO: Test took 4171ms.
[13:34:05.269] <TB1>     INFO: Expecting 41600 events.
[13:34:09.085] <TB1>     INFO: 41600 events read in total (3101ms).
[13:34:09.086] <TB1>     INFO: Test took 4169ms.
[13:34:09.391] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:09.524] <TB1>     INFO: Expecting 2560 events.
[13:34:10.484] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:10.485] <TB1>     INFO: Test took 1094ms.
[13:34:10.487] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:10.993] <TB1>     INFO: Expecting 2560 events.
[13:34:11.953] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:11.954] <TB1>     INFO: Test took 1467ms.
[13:34:11.956] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:12.462] <TB1>     INFO: Expecting 2560 events.
[13:34:13.422] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:13.422] <TB1>     INFO: Test took 1466ms.
[13:34:13.425] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:13.931] <TB1>     INFO: Expecting 2560 events.
[13:34:14.890] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:14.891] <TB1>     INFO: Test took 1466ms.
[13:34:14.893] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:15.399] <TB1>     INFO: Expecting 2560 events.
[13:34:16.359] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:16.359] <TB1>     INFO: Test took 1466ms.
[13:34:16.361] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:16.867] <TB1>     INFO: Expecting 2560 events.
[13:34:17.827] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:17.827] <TB1>     INFO: Test took 1466ms.
[13:34:17.829] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:18.336] <TB1>     INFO: Expecting 2560 events.
[13:34:19.295] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:19.295] <TB1>     INFO: Test took 1466ms.
[13:34:19.297] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:19.804] <TB1>     INFO: Expecting 2560 events.
[13:34:20.760] <TB1>     INFO: 2560 events read in total (241ms).
[13:34:20.761] <TB1>     INFO: Test took 1464ms.
[13:34:20.763] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:21.269] <TB1>     INFO: Expecting 2560 events.
[13:34:22.229] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:22.229] <TB1>     INFO: Test took 1466ms.
[13:34:22.231] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:22.738] <TB1>     INFO: Expecting 2560 events.
[13:34:23.698] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:23.698] <TB1>     INFO: Test took 1467ms.
[13:34:23.702] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:24.207] <TB1>     INFO: Expecting 2560 events.
[13:34:25.166] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:25.166] <TB1>     INFO: Test took 1464ms.
[13:34:25.168] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:25.674] <TB1>     INFO: Expecting 2560 events.
[13:34:26.634] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:26.634] <TB1>     INFO: Test took 1467ms.
[13:34:26.638] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:27.144] <TB1>     INFO: Expecting 2560 events.
[13:34:28.101] <TB1>     INFO: 2560 events read in total (242ms).
[13:34:28.101] <TB1>     INFO: Test took 1463ms.
[13:34:28.103] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:28.609] <TB1>     INFO: Expecting 2560 events.
[13:34:29.566] <TB1>     INFO: 2560 events read in total (242ms).
[13:34:29.566] <TB1>     INFO: Test took 1463ms.
[13:34:29.569] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:30.075] <TB1>     INFO: Expecting 2560 events.
[13:34:31.034] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:31.034] <TB1>     INFO: Test took 1466ms.
[13:34:31.037] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:31.542] <TB1>     INFO: Expecting 2560 events.
[13:34:32.501] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:32.501] <TB1>     INFO: Test took 1465ms.
[13:34:32.504] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:33.010] <TB1>     INFO: Expecting 2560 events.
[13:34:33.970] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:33.970] <TB1>     INFO: Test took 1467ms.
[13:34:33.972] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:34.481] <TB1>     INFO: Expecting 2560 events.
[13:34:35.442] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:35.443] <TB1>     INFO: Test took 1471ms.
[13:34:35.445] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:35.951] <TB1>     INFO: Expecting 2560 events.
[13:34:36.910] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:36.911] <TB1>     INFO: Test took 1466ms.
[13:34:36.913] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:37.420] <TB1>     INFO: Expecting 2560 events.
[13:34:38.380] <TB1>     INFO: 2560 events read in total (246ms).
[13:34:38.380] <TB1>     INFO: Test took 1467ms.
[13:34:38.382] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:38.891] <TB1>     INFO: Expecting 2560 events.
[13:34:39.848] <TB1>     INFO: 2560 events read in total (242ms).
[13:34:39.849] <TB1>     INFO: Test took 1467ms.
[13:34:39.851] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:40.357] <TB1>     INFO: Expecting 2560 events.
[13:34:41.316] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:41.316] <TB1>     INFO: Test took 1465ms.
[13:34:41.318] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:41.825] <TB1>     INFO: Expecting 2560 events.
[13:34:42.784] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:42.784] <TB1>     INFO: Test took 1466ms.
[13:34:42.788] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:43.293] <TB1>     INFO: Expecting 2560 events.
[13:34:44.251] <TB1>     INFO: 2560 events read in total (242ms).
[13:34:44.252] <TB1>     INFO: Test took 1464ms.
[13:34:44.253] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:44.762] <TB1>     INFO: Expecting 2560 events.
[13:34:45.722] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:45.723] <TB1>     INFO: Test took 1470ms.
[13:34:45.726] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:46.231] <TB1>     INFO: Expecting 2560 events.
[13:34:47.191] <TB1>     INFO: 2560 events read in total (245ms).
[13:34:47.192] <TB1>     INFO: Test took 1466ms.
[13:34:47.194] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:47.700] <TB1>     INFO: Expecting 2560 events.
[13:34:48.659] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:48.659] <TB1>     INFO: Test took 1465ms.
[13:34:48.661] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:49.168] <TB1>     INFO: Expecting 2560 events.
[13:34:50.129] <TB1>     INFO: 2560 events read in total (246ms).
[13:34:50.129] <TB1>     INFO: Test took 1468ms.
[13:34:50.133] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:50.638] <TB1>     INFO: Expecting 2560 events.
[13:34:51.596] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:51.597] <TB1>     INFO: Test took 1464ms.
[13:34:51.599] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:52.105] <TB1>     INFO: Expecting 2560 events.
[13:34:53.063] <TB1>     INFO: 2560 events read in total (243ms).
[13:34:53.063] <TB1>     INFO: Test took 1464ms.
[13:34:53.066] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:53.572] <TB1>     INFO: Expecting 2560 events.
[13:34:54.531] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:54.531] <TB1>     INFO: Test took 1465ms.
[13:34:54.533] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:55.041] <TB1>     INFO: Expecting 2560 events.
[13:34:55.000] <TB1>     INFO: 2560 events read in total (244ms).
[13:34:55.000] <TB1>     INFO: Test took 1467ms.
[13:34:57.028] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[13:34:57.028] <TB1>     INFO: PH scale (per ROC):    77  78  67  80  80  80  75  79  78  76  72  75  71  83  74  77
[13:34:57.028] <TB1>     INFO: PH offset (per ROC):  171 180 203 165 174 191 180 181 176 176 182 176 178 160 173 186
[13:34:57.198] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:34:57.201] <TB1>     INFO: ######################################################################
[13:34:57.201] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:34:57.201] <TB1>     INFO: ######################################################################
[13:34:57.201] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:34:57.212] <TB1>     INFO: scanning low vcal = 10
[13:34:57.555] <TB1>     INFO: Expecting 41600 events.
[13:35:01.282] <TB1>     INFO: 41600 events read in total (3013ms).
[13:35:01.283] <TB1>     INFO: Test took 4071ms.
[13:35:01.285] <TB1>     INFO: scanning low vcal = 20
[13:35:01.791] <TB1>     INFO: Expecting 41600 events.
[13:35:05.516] <TB1>     INFO: 41600 events read in total (3010ms).
[13:35:05.516] <TB1>     INFO: Test took 4231ms.
[13:35:05.518] <TB1>     INFO: scanning low vcal = 30
[13:35:06.025] <TB1>     INFO: Expecting 41600 events.
[13:35:09.764] <TB1>     INFO: 41600 events read in total (3025ms).
[13:35:09.764] <TB1>     INFO: Test took 4246ms.
[13:35:09.766] <TB1>     INFO: scanning low vcal = 40
[13:35:10.268] <TB1>     INFO: Expecting 41600 events.
[13:35:14.553] <TB1>     INFO: 41600 events read in total (3570ms).
[13:35:14.554] <TB1>     INFO: Test took 4788ms.
[13:35:14.557] <TB1>     INFO: scanning low vcal = 50
[13:35:14.984] <TB1>     INFO: Expecting 41600 events.
[13:35:19.243] <TB1>     INFO: 41600 events read in total (3544ms).
[13:35:19.243] <TB1>     INFO: Test took 4686ms.
[13:35:19.247] <TB1>     INFO: scanning low vcal = 60
[13:35:19.670] <TB1>     INFO: Expecting 41600 events.
[13:35:23.957] <TB1>     INFO: 41600 events read in total (3572ms).
[13:35:23.958] <TB1>     INFO: Test took 4711ms.
[13:35:23.961] <TB1>     INFO: scanning low vcal = 70
[13:35:24.383] <TB1>     INFO: Expecting 41600 events.
[13:35:28.632] <TB1>     INFO: 41600 events read in total (3534ms).
[13:35:28.633] <TB1>     INFO: Test took 4672ms.
[13:35:28.639] <TB1>     INFO: scanning low vcal = 80
[13:35:29.059] <TB1>     INFO: Expecting 41600 events.
[13:35:33.345] <TB1>     INFO: 41600 events read in total (3571ms).
[13:35:33.346] <TB1>     INFO: Test took 4707ms.
[13:35:33.349] <TB1>     INFO: scanning low vcal = 90
[13:35:33.770] <TB1>     INFO: Expecting 41600 events.
[13:35:38.032] <TB1>     INFO: 41600 events read in total (3547ms).
[13:35:38.033] <TB1>     INFO: Test took 4684ms.
[13:35:38.036] <TB1>     INFO: scanning low vcal = 100
[13:35:38.459] <TB1>     INFO: Expecting 41600 events.
[13:35:42.856] <TB1>     INFO: 41600 events read in total (3683ms).
[13:35:42.856] <TB1>     INFO: Test took 4820ms.
[13:35:42.859] <TB1>     INFO: scanning low vcal = 110
[13:35:43.280] <TB1>     INFO: Expecting 41600 events.
[13:35:47.563] <TB1>     INFO: 41600 events read in total (3568ms).
[13:35:47.564] <TB1>     INFO: Test took 4705ms.
[13:35:47.568] <TB1>     INFO: scanning low vcal = 120
[13:35:47.992] <TB1>     INFO: Expecting 41600 events.
[13:35:52.254] <TB1>     INFO: 41600 events read in total (3548ms).
[13:35:52.255] <TB1>     INFO: Test took 4687ms.
[13:35:52.259] <TB1>     INFO: scanning low vcal = 130
[13:35:52.679] <TB1>     INFO: Expecting 41600 events.
[13:35:56.956] <TB1>     INFO: 41600 events read in total (3562ms).
[13:35:56.956] <TB1>     INFO: Test took 4697ms.
[13:35:56.960] <TB1>     INFO: scanning low vcal = 140
[13:35:57.380] <TB1>     INFO: Expecting 41600 events.
[13:36:01.650] <TB1>     INFO: 41600 events read in total (3555ms).
[13:36:01.651] <TB1>     INFO: Test took 4691ms.
[13:36:01.654] <TB1>     INFO: scanning low vcal = 150
[13:36:02.075] <TB1>     INFO: Expecting 41600 events.
[13:36:06.321] <TB1>     INFO: 41600 events read in total (3531ms).
[13:36:06.322] <TB1>     INFO: Test took 4668ms.
[13:36:06.325] <TB1>     INFO: scanning low vcal = 160
[13:36:06.751] <TB1>     INFO: Expecting 41600 events.
[13:36:11.027] <TB1>     INFO: 41600 events read in total (3561ms).
[13:36:11.028] <TB1>     INFO: Test took 4703ms.
[13:36:11.031] <TB1>     INFO: scanning low vcal = 170
[13:36:11.452] <TB1>     INFO: Expecting 41600 events.
[13:36:15.711] <TB1>     INFO: 41600 events read in total (3544ms).
[13:36:15.712] <TB1>     INFO: Test took 4681ms.
[13:36:15.716] <TB1>     INFO: scanning low vcal = 180
[13:36:16.135] <TB1>     INFO: Expecting 41600 events.
[13:36:20.404] <TB1>     INFO: 41600 events read in total (3554ms).
[13:36:20.405] <TB1>     INFO: Test took 4689ms.
[13:36:20.408] <TB1>     INFO: scanning low vcal = 190
[13:36:20.834] <TB1>     INFO: Expecting 41600 events.
[13:36:25.098] <TB1>     INFO: 41600 events read in total (3549ms).
[13:36:25.099] <TB1>     INFO: Test took 4691ms.
[13:36:25.102] <TB1>     INFO: scanning low vcal = 200
[13:36:25.524] <TB1>     INFO: Expecting 41600 events.
[13:36:29.787] <TB1>     INFO: 41600 events read in total (3548ms).
[13:36:29.788] <TB1>     INFO: Test took 4686ms.
[13:36:29.791] <TB1>     INFO: scanning low vcal = 210
[13:36:30.210] <TB1>     INFO: Expecting 41600 events.
[13:36:34.424] <TB1>     INFO: 41600 events read in total (3499ms).
[13:36:34.425] <TB1>     INFO: Test took 4634ms.
[13:36:34.428] <TB1>     INFO: scanning low vcal = 220
[13:36:34.854] <TB1>     INFO: Expecting 41600 events.
[13:36:39.093] <TB1>     INFO: 41600 events read in total (3524ms).
[13:36:39.094] <TB1>     INFO: Test took 4666ms.
[13:36:39.097] <TB1>     INFO: scanning low vcal = 230
[13:36:39.521] <TB1>     INFO: Expecting 41600 events.
[13:36:43.727] <TB1>     INFO: 41600 events read in total (3491ms).
[13:36:43.728] <TB1>     INFO: Test took 4631ms.
[13:36:43.731] <TB1>     INFO: scanning low vcal = 240
[13:36:44.157] <TB1>     INFO: Expecting 41600 events.
[13:36:48.403] <TB1>     INFO: 41600 events read in total (3531ms).
[13:36:48.404] <TB1>     INFO: Test took 4673ms.
[13:36:48.417] <TB1>     INFO: scanning low vcal = 250
[13:36:48.832] <TB1>     INFO: Expecting 41600 events.
[13:36:53.066] <TB1>     INFO: 41600 events read in total (3519ms).
[13:36:53.067] <TB1>     INFO: Test took 4650ms.
[13:36:53.071] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:36:53.499] <TB1>     INFO: Expecting 41600 events.
[13:36:57.714] <TB1>     INFO: 41600 events read in total (3499ms).
[13:36:57.714] <TB1>     INFO: Test took 4643ms.
[13:36:57.718] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:36:58.142] <TB1>     INFO: Expecting 41600 events.
[13:37:02.368] <TB1>     INFO: 41600 events read in total (3511ms).
[13:37:02.369] <TB1>     INFO: Test took 4650ms.
[13:37:02.372] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:37:02.797] <TB1>     INFO: Expecting 41600 events.
[13:37:07.019] <TB1>     INFO: 41600 events read in total (3506ms).
[13:37:07.020] <TB1>     INFO: Test took 4648ms.
[13:37:07.023] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:37:07.447] <TB1>     INFO: Expecting 41600 events.
[13:37:11.679] <TB1>     INFO: 41600 events read in total (3517ms).
[13:37:11.680] <TB1>     INFO: Test took 4657ms.
[13:37:11.684] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:37:12.108] <TB1>     INFO: Expecting 41600 events.
[13:37:16.342] <TB1>     INFO: 41600 events read in total (3519ms).
[13:37:16.343] <TB1>     INFO: Test took 4659ms.
[13:37:16.892] <TB1>     INFO: PixTestGainPedestal::measure() done 
[13:37:16.896] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:37:16.896] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:37:16.896] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:37:16.896] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:37:16.897] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:37:16.897] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:37:16.897] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:37:16.897] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:37:16.897] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:37:16.898] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:37:55.990] <TB1>     INFO: PixTestGainPedestal::fit() done
[13:37:55.991] <TB1>     INFO: non-linearity mean:  0.956 0.967 0.964 0.958 0.960 0.957 0.948 0.952 0.964 0.959 0.953 0.969 0.954 0.952 0.965 0.969
[13:37:55.991] <TB1>     INFO: non-linearity RMS:   0.006 0.004 0.005 0.006 0.005 0.004 0.006 0.007 0.005 0.005 0.006 0.003 0.006 0.006 0.005 0.005
[13:37:55.991] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:37:56.016] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:37:56.041] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:37:56.066] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:37:56.091] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:37:56.116] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:37:56.140] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:37:56.165] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:37:56.190] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:37:56.215] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:37:56.239] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:37:56.264] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:37:56.289] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:37:56.314] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:37:56.338] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:37:56.363] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-02_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:37:56.388] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:37:56.388] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:37:56.395] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:37:56.395] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:37:56.398] <TB1>     INFO: ######################################################################
[13:37:56.398] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:37:56.398] <TB1>     INFO: ######################################################################
[13:37:56.401] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:37:56.412] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:56.412] <TB1>     INFO:     run 1 of 1
[13:37:56.412] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:56.755] <TB1>     INFO: Expecting 3120000 events.
[13:38:47.731] <TB1>     INFO: 1306325 events read in total (50261ms).
[13:39:37.845] <TB1>     INFO: 2611225 events read in total (100376ms).
[13:39:57.494] <TB1>     INFO: 3120000 events read in total (120025ms).
[13:39:57.541] <TB1>     INFO: Test took 121130ms.
[13:39:57.616] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:57.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:59.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:00.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:01.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:03.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:04.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:06.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:07.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:09.035] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:10.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:11.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:13.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:14.809] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:16.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:17.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:18.918] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:20.258] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322199552
[13:40:20.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:40:20.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5583, RMS = 1.58018
[13:40:20.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:40:20.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:40:20.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.725, RMS = 1.66162
[13:40:20.288] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[13:40:20.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:40:20.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2248, RMS = 0.789271
[13:40:20.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:20.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:40:20.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.049, RMS = 0.884113
[13:40:20.290] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:40:20.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:40:20.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1761, RMS = 2.17654
[13:40:20.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:40:20.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:40:20.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0547, RMS = 2.84875
[13:40:20.291] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:40:20.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:40:20.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8241, RMS = 1.23295
[13:40:20.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:40:20.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:40:20.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4708, RMS = 1.3794
[13:40:20.292] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:40:20.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:40:20.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9781, RMS = 1.84762
[13:40:20.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[13:40:20.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:40:20.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.8871, RMS = 1.76259
[13:40:20.293] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[13:40:20.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:40:20.294] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8062, RMS = 1.05291
[13:40:20.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:40:20.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:40:20.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6586, RMS = 1.25165
[13:40:20.295] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:20.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:40:20.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.1851, RMS = 1.95216
[13:40:20.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:40:20.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:40:20.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.1577, RMS = 1.77577
[13:40:20.296] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[13:40:20.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:40:20.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2802, RMS = 1.12976
[13:40:20.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:40:20.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:40:20.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7089, RMS = 1.44125
[13:40:20.297] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:20.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:40:20.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4654, RMS = 1.3774
[13:40:20.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:40:20.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:40:20.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1255, RMS = 1.58606
[13:40:20.298] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:40:20.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:40:20.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.9376, RMS = 1.79814
[13:40:20.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[13:40:20.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:40:20.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.7111, RMS = 2.30581
[13:40:20.299] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[13:40:20.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:40:20.300] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7516, RMS = 1.96982
[13:40:20.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[13:40:20.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:40:20.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3228, RMS = 1.95887
[13:40:20.301] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[13:40:20.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:40:20.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8558, RMS = 1.62778
[13:40:20.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:20.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:40:20.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1165, RMS = 1.96899
[13:40:20.302] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:40:20.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:40:20.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.0429, RMS = 1.72359
[13:40:20.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:40:20.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:40:20.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6211, RMS = 1.72125
[13:40:20.303] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[13:40:20.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:40:20.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5319, RMS = 1.31728
[13:40:20.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[13:40:20.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:40:20.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.4001, RMS = 1.22711
[13:40:20.304] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[13:40:20.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:40:20.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3817, RMS = 0.839152
[13:40:20.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:40:20.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:40:20.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5483, RMS = 0.887213
[13:40:20.305] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:20.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:40:20.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5144, RMS = 1.30579
[13:40:20.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:20.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:40:20.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5201, RMS = 1.67177
[13:40:20.306] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:40:20.309] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[13:40:20.309] <TB1>     INFO: number of dead bumps (per ROC):     0    2    1    0    0    2    0    2    1    0    0    0    0    0    0    0
[13:40:20.309] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:40:20.408] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:40:20.408] <TB1>     INFO: enter test to run
[13:40:20.408] <TB1>     INFO:   test:  no parameter change
[13:40:20.409] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[13:40:20.411] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 476.7mA
[13:40:20.411] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[13:40:20.411] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:40:20.893] <TB1>    QUIET: Connection to board 26 closed.
[13:40:20.894] <TB1>     INFO: pXar: this is the end, my friend
[13:40:20.894] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
