# MIPS CPU

CPU pipeline built in Verilog for 32-bit MIPS Assembly instructions

![fig-4 51](https://github.com/JeffC25/mips-cpu/assets/34695547/fde1160c-0a78-4163-9dbb-5c2f41dc1a68)
