<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>alientek.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_ov5640_capture_data_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>cam_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cam_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CAM_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CAM_RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmos_frame_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_frame_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.CLK_DOMAIN">system_ov5640_capture_data_0_0_cmos_frame_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cmos_rgb</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="vid_io_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>VSYNC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_frame_vsync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_frame_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACTIVE_VIDEO</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cmos_active_video</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ov5640_capture_data</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 08 04:50:11 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7f63f83b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_ov5640_capture_data_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 08 04:50:11 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7f63f83b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ov5640_capture_data</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 08 04:50:11 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:12973f3b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_ov5640_capture_data_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Mar 08 04:50:11 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:12973f3b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_pclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_href</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cam_pwdn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_frame_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_frame_ce</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_frame_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_active_video</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cmos_frame_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/6eb2/src/ov5640_capture_data.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_ov5640_capture_data_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/6eb2/src/ov5640_capture_data.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_ov5640_capture_data_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ov5640_capture_data_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_ov5640_capture_data_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ov5640_capture_data_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d943a87_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2448d8_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d11524a_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb872b_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3559d688_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7856324c_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16330905_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150f5367_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b271c77_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c1bf1d_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbc75f5_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5453d7_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a829ce1_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b773ccb_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2dea32_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea22d22_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257c25a4_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ec4a5c_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e63ba7a_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26915701_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7855e3d1_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bd40f1_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2ea754_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e13f79_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6094e4e0_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38283e70_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739eea60_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6475f19d_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360b1f44_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f2aebb_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb5ea7d_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19118ed_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a085577_ARCHIVE_LOCATION">e:/Navigator/Nav_code_7010__PS/ov5640_rgb565_lcd__07091630/ip_repo/ip/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474c6d10_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0dab6e_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff8f4ce_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35eede93_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc389f0_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0444f3_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbb0701_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1d022f_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69aff377_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dedfff_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5817cab3_ARCHIVE_LOCATION">f:/ZYNQ/Embedded_System/dual_ov5640_lcd/ip_repo/ov5640_cap_data</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CMOS_FRAME_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9a264087"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0bd8772d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="68205968"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4d8a1a73"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
