lef <LEF>
path <DEF>
verilog <VERILOG>
design <DESIGN>
target_skew 50
width <WIDTH>
height <HEIGHT>
tech 45
ck_port <CLOCK_PORT>
db_units 2000
root_buff BUF_X4
toler 1000
percentile 0.075
