<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk100_i = PERIOD TIMEGRP &quot;clk100_i&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk100_i = PERIOD TIMEGRP &quot;clk100_i&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.075" period="4.000" constraintValue="4.000" deviceLimit="0.925" freqLimit="1081.081" physResource="PLL_clocks_gen/PLL_ADV/CLKOUT0" logResource="PLL_clocks_gen/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="pll_clk_250MHz"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_clocks_gen/PLL_ADV/CLKIN1" logResource="PLL_clocks_gen/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_clocks_gen/PLL_ADV/CLKIN1" logResource="PLL_clocks_gen/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 25 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 25 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="3.075" period="4.000" constraintValue="4.000" deviceLimit="0.925" freqLimit="1081.081" physResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pllclk0"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/rxclk"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT" logResource="user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/clkfbout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_100MHz = PERIOD TIMEGRP &quot;pll_clk_100MHz&quot; TS_clk100_i HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_100MHz = PERIOD TIMEGRP &quot;pll_clk_100MHz&quot; TS_clk100_i HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="19" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;</twConstName><twItemCnt>280</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>160</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.134</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/toggle (SLICE_X7Y122.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.866</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/toggle</twDest><twTotPathDel>7.739</twTotPathDel><twClkSkew dest = "1.986" src = "2.140">0.154</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.241</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y122.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y122.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>HDMI_out_1/dvi_tx0/toggle</twComp><twBEL>HDMI_out_1/dvi_tx0/toggle</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>6.776</twRouteDel><twTotDel>7.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.034</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twDest><twTotPathDel>7.579</twTotPathDel><twClkSkew dest = "1.994" src = "2.140">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.241</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.606</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes1/oserdes_m</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.785</twRouteDel><twTotDel>7.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes1/oserdes_s (OLOGIC_X4Y118.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.034</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes1/oserdes_s</twDest><twTotPathDel>7.579</twTotPathDel><twClkSkew dest = "1.994" src = "2.140">0.146</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.241</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes1/oserdes_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">5.606</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes1/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes1/oserdes_s</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.785</twRouteDel><twTotDel>7.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fd_out12</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.521" src = "0.465">-0.056</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fd_out12</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;14&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fd_out12</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.259</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.319</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twBEL></twPathDel><twLogDel>-0.951</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>-308.8</twPctLog><twPctRoute>408.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twDest><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.521" src = "0.463">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.368</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;6&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fd_out2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.303</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.319</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes0/oserdes_s</twBEL></twPathDel><twLogDel>-0.951</twLogDel><twRouteDel>1.303</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>-270.2</twPctLog><twPctRoute>370.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fd_out13</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twDest><twTotPathDel>0.378</twTotPathDel><twClkSkew dest = "0.521" src = "0.465">-0.056</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fd_out13</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;14&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fd_out13</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.260</twDelInfo><twComp>HDMI_out_1/dvi_tx0/n0011&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-1.316</twDelInfo><twComp>HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twComp><twBEL>HDMI_out_1/dvi_tx0/oserdes2/oserdes_s</twBEL></twPathDel><twLogDel>-0.882</twLogDel><twRouteDel>1.260</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_50MHz</twDestClk><twPctLog>-233.3</twPctLog><twPctRoute>333.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_bufg_2/I0" logResource="clk_bufg_2/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="pll_clk_50MHz"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="HDMI_out_1/dvi_tx0/pixel2x/rstsync/CLK" logResource="HDMI_out_1/dvi_tx0/pixel2x/fdp_rst/CK" locationPin="SLICE_X28Y93.CLK" clockNet="clk_50MHz"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Trpw" slack="19.570" period="20.000" constraintValue="10.000" deviceLimit="0.215" physResource="HDMI_out_1/dvi_tx0/pixel2x/rstsync/SR" logResource="HDMI_out_1/dvi_tx0/pixel2x/fdp_rst/SR" locationPin="SLICE_X28Y93.SR" clockNet="pll_locked_reset_sync_OR_197_o"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_250MHz = PERIOD TIMEGRP &quot;pll_clk_250MHz&quot; TS_clk100_i * 2.5 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_250MHz = PERIOD TIMEGRP &quot;pll_clk_250MHz&quot; TS_clk100_i * 2.5 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;</twConstName><twItemCnt>12239</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1686</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.978</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encg/cnt_4 (SLICE_X53Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.022</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encg/cnt_4</twDest><twTotPathDel>6.777</twTotPathDel><twClkSkew dest = "0.545" src = "0.625">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encg/cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">4.659</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encg/cnt&lt;4&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encg/cnt_4</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>5.838</twRouteDel><twTotDel>6.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encg/cnt_3 (SLICE_X53Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.044</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encg/cnt_3</twDest><twTotPathDel>6.755</twTotPathDel><twClkSkew dest = "0.545" src = "0.625">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encg/cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">4.659</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encg/cnt&lt;4&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encg/cnt_3</twBEL></twPathDel><twLogDel>0.917</twLogDel><twRouteDel>5.838</twRouteDel><twTotDel>6.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encg/cnt_1 (SLICE_X52Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>33.083</twSlack><twSrc BELType="FF">resetsync_1/oRstSync</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encg/cnt_1</twDest><twTotPathDel>6.716</twTotPathDel><twClkSkew dest = "0.545" src = "0.625">0.080</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>resetsync_1/oRstSync</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encg/cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X29Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>resetsync_1/oRstSync</twComp><twBEL>resetsync_1/oRstSync</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>resetsync_1/oRstSync</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp><twBEL>pll_locked_reset_sync_OR_197_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">4.659</twDelInfo><twComp>pll_locked_reset_sync_OR_197_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encg/cnt&lt;2&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encg/cnt_1</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>5.838</twRouteDel><twTotDel>6.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3 (SLICE_X32Y97.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fdc_wa2</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fdc_wa2</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X32Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>HDMI_out_1/dvi_tx0/pixel2x/wa&lt;2&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fdc_wa2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>HDMI_out_1/dvi_tx0/pixel2x/wa&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>HDMI_out_1/dvi_tx0/pixel2x/wa&lt;2&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/pixel2x/Mram_wa_d31</twBEL><twBEL>HDMI_out_1/dvi_tx0/pixel2x/fdc_wa3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>79.5</twPctLog><twPctRoute>20.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 (SLICE_X46Y31.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/Mmux_bit_counter[2]_bit_counter[2]_mux_27_OUT21</twBEL><twBEL>user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point HDMI_out_1/dvi_tx0/encb/cnt_4 (SLICE_X42Y76.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">HDMI_out_1/dvi_tx0/encb/cnt_4</twSrc><twDest BELType="FF">HDMI_out_1/dvi_tx0/encb/cnt_4</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>HDMI_out_1/dvi_tx0/encb/cnt_4</twSrc><twDest BELType='FF'>HDMI_out_1/dvi_tx0/encb/cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twSrcClk><twPathDel><twSite>SLICE_X42Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encb/cnt&lt;4&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encb/cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.031</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encb/cnt&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>HDMI_out_1/dvi_tx0/encb/cnt&lt;4&gt;</twComp><twBEL>HDMI_out_1/dvi_tx0/encb/Mmux_GND_99_o_cnt[4]_mux_55_OUT10</twBEL><twBEL>HDMI_out_1/dvi_tx0/encb/cnt_4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.031</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_25MHz</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK" logResource="user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK" locationPin="RAMB8_X3Y17.CLKAWRCLK" clockNet="clk_25MHz"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKB" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK" logResource="user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK" locationPin="RAMB8_X1Y35.CLKBRDCLK" clockNet="clk_25MHz"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK" logResource="user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK" locationPin="RAMB8_X1Y37.CLKBRDCLK" clockNet="clk_25MHz"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH         50%;</twConstName><twItemCnt>2899</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1535</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.144</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X41Y52.C2), 5 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.928</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.650</twTotPathDel><twClkSkew dest = "1.778" src = "1.894">0.116</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N537</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y52.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N537</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>1.732</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.107</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.471</twTotPathDel><twClkSkew dest = "1.778" src = "1.894">0.116</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N537</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y52.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N537</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>1.553</twRouteDel><twTotDel>2.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.156</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.422</twTotPathDel><twClkSkew dest = "1.778" src = "1.894">0.116</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X42Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N537</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y52.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>N537</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X42Y61.C2), 5 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.275</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_4</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.302</twTotPathDel><twClkSkew dest = "1.780" src = "1.897">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_4</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X45Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>N539</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>2.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.402</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_1</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.175</twTotPathDel><twClkSkew dest = "1.780" src = "1.897">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_1</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>N539</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.410</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.167</twTotPathDel><twClkSkew dest = "1.780" src = "1.897">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>N539</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X32Y57.C5), 5 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.417</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.158</twTotPathDel><twClkSkew dest = "1.774" src = "1.893">0.119</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X32Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;9&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.485</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.092</twTotPathDel><twClkSkew dest = "1.774" src = "1.891">0.117</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X33Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.155</twRouteDel><twTotDel>2.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.606</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_6</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>1.969</twTotPathDel><twClkSkew dest = "1.774" src = "1.893">0.119</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_6</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X35Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;7&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>N535</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.937</twLogDel><twRouteDel>1.032</twRouteDel><twTotDel>1.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X32Y57.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_3</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew dest = "0.922" src = "0.882">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_3</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X33Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X42Y61.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_3</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew dest = "0.928" src = "0.888">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_3</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X43Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4</twBEL><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (SLICE_X34Y56.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_9</twSrc><twDest BELType="RAM">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "0.919" src = "0.884">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_9</twSrc><twDest BELType='RAM'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X41Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;9&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y56.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/sdata&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">user_app_1/clk_vid_in</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="81"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="user_app_1/clk_vid_in"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK" locationPin="RAMB8_X0Y28.CLKAWRCLK" clockNet="user_app_1/clk_vid_in"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0" logResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pllclk1"/></twPinLimitRpt></twConst><twConst anchorID="85" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk0&quot; TS_DVI_CLOCK0 * 10         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk0&quot; TS_DVI_CLOCK0 * 10
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="87" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2         HIGH 50%;</twConstName><twItemCnt>1348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>438</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.069</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (SLICE_X57Y75.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.931</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.869</twTotPathDel><twClkSkew dest = "0.572" src = "0.607">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.869</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.213</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.587</twTotPathDel><twClkSkew dest = "0.572" src = "0.607">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>N529</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>3.188</twRouteDel><twTotDel>4.587</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.305</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twTotPathDel>4.522</twTotPathDel><twClkSkew dest = "0.238" src = "0.246">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y70.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y73.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>4.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (SLICE_X57Y75.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.976</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.824</twTotPathDel><twClkSkew dest = "0.572" src = "0.607">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.760</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.352</twLogDel><twRouteDel>3.472</twRouteDel><twTotDel>4.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.258</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.542</twTotPathDel><twClkSkew dest = "0.572" src = "0.607">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>N529</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>3.188</twRouteDel><twTotDel>4.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.350</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.477</twTotPathDel><twClkSkew dest = "0.238" src = "0.246">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y70.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y73.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.554</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.164</twLogDel><twRouteDel>3.313</twRouteDel><twTotDel>4.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0 (SLICE_X50Y60.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.081</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twDest><twTotPathDel>4.754</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N519</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>3.288</twRouteDel><twTotDel>4.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.226</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_3</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twDest><twTotPathDel>4.599</twTotPathDel><twClkSkew dest = "0.152" src = "0.162">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_3</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N519</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>3.133</twRouteDel><twTotDel>4.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.296</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twDest><twTotPathDel>4.539</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.B5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>N519</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/valid_data_d</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y61.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;2&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.466</twLogDel><twRouteDel>3.073</twRouteDel><twTotDel>4.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2 (SLICE_X38Y58.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twDest><twTotPathDel>0.605</twTotPathDel><twClkSkew dest = "0.924" src = "0.890">-0.034</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X35Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2 (SLICE_X42Y63.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.328</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twDest><twTotPathDel>0.672</twTotPathDel><twClkSkew dest = "0.930" src = "0.892">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X44Y64.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2 (SLICE_X39Y51.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType="FF">user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twDest><twTotPathDel>0.685</twTotPathDel><twClkSkew dest = "0.928" src = "0.891">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.365" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.306</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/clk_vid_in</twSrcClk><twPathDel><twSite>SLICE_X40Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.426</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twComp><twBEL>user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>0.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/video_receiver_1/dvi_decoder_1/pclkx2</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0" logResource="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pllclk2"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;9&gt;/CLK" logResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_8/CK" locationPin="SLICE_X32Y58.CLK" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword&lt;9&gt;/CLK" logResource="user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_9/CK" locationPin="SLICE_X32Y58.CLK" clockNet="user_app_1/video_receiver_1/dvi_decoder_1/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;</twConstName><twItemCnt>25576</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1628</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.507</twMinPer></twConstHead><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (SLICE_X0Y79.A1), 126 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.493</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twTotPathDel>8.417</twTotPathDel><twClkSkew dest = "0.507" src = "0.495">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>6.760</twRouteDel><twTotDel>8.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.811</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twTotPathDel>8.101</twTotPathDel><twClkSkew dest = "0.507" src = "0.493">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>6.444</twRouteDel><twTotDel>8.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.357</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twTotPathDel>7.553</twTotPathDel><twClkSkew dest = "0.507" src = "0.495">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y86.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT&lt;2&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twBEL></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>5.826</twRouteDel><twTotDel>7.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3 (SLICE_X0Y79.D2), 126 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>8.411</twTotPathDel><twClkSkew dest = "0.507" src = "0.495">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>6.754</twRouteDel><twTotDel>8.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.817</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>8.095</twTotPathDel><twClkSkew dest = "0.507" src = "0.493">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>6.438</twRouteDel><twTotDel>8.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.363</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twTotPathDel>7.547</twTotPathDel><twClkSkew dest = "0.507" src = "0.495">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y86.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT&lt;2&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3</twBEL></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>5.820</twRouteDel><twTotDel>7.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1 (SLICE_X0Y79.B4), 126 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.666</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>8.244</twTotPathDel><twClkSkew dest = "0.507" src = "0.495">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>6.587</twRouteDel><twTotDel>8.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.984</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>7.928</twTotPathDel><twClkSkew dest = "0.507" src = "0.493">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.006</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y106.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.629</twDelInfo><twComp>N136</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>6.271</twRouteDel><twTotDel>7.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.530</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twTotPathDel>7.380</twTotPathDel><twClkSkew dest = "0.507" src = "0.495">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y86.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y91.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y91.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT&lt;2&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y81.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;7&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1</twBEL></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>5.653</twRouteDel><twTotDel>7.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0 (SLICE_X0Y79.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0_rstpot</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X3Y89.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.062</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y89.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.062</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4 (SLICE_X6Y109.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew dest = "0.042" src = "0.034">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X7Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y109.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;4&gt;</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="142" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tmcbcper_UICLK" slack="9.000" period="10.000" constraintValue="10.000" deviceLimit="1.000" freqLimit="1000.000" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk"/><twPinLimit anchorID="144" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc&lt;3&gt;/CLK" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK" locationPin="SLICE_X0Y79.CLK" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="145" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180&quot;         TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="146"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="147" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="148" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0&quot;         TS_pll_clk_100MHz * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_pll_clk_100MHz * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="151" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;</twConstName><twItemCnt>11351</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1024</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.646</twMinPer></twConstHead><twPathRptBanner iPaths="323" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y28.ADDRB13), 323 paths
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.354</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>8.522</twTotPathDel><twClkSkew dest = "0.233" src = "0.255">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;21</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;7&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>N291</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N333</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y28.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y28.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>3.601</twLogDel><twRouteDel>4.921</twRouteDel><twTotDel>8.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.462</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>8.414</twTotPathDel><twClkSkew dest = "0.233" src = "0.255">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A&lt;7&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;7&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>N291</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N333</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y28.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y28.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>3.547</twLogDel><twRouteDel>4.867</twRouteDel><twTotDel>8.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.583</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>8.293</twTotPathDel><twClkSkew dest = "0.233" src = "0.255">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;4&gt;_0_0</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;7&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>N291</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N333</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y28.ADDRB13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y28.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>3.288</twLogDel><twRouteDel>5.005</twRouteDel><twTotDel>8.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="323" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer2 (RAMB8_X0Y28.ADDRBRDADDR12), 323 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.652</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer2</twDest><twTotPathDel>8.225</twTotPathDel><twClkSkew dest = "0.234" src = "0.255">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer2</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;21</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;7&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>N291</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N333</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y28.ADDRBRDADDR12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y28.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer2</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer2</twBEL></twPathDel><twLogDel>3.601</twLogDel><twRouteDel>4.624</twRouteDel><twTotDel>8.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.760</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer2</twDest><twTotPathDel>8.117</twTotPathDel><twClkSkew dest = "0.234" src = "0.255">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer2</twDest><twLogLvls>4</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A&lt;7&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;7&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>N291</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N333</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y28.ADDRBRDADDR12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y28.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer2</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer2</twBEL></twPathDel><twLogDel>3.547</twLogDel><twRouteDel>4.570</twRouteDel><twTotDel>8.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.881</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer2</twDest><twTotPathDel>7.996</twTotPathDel><twClkSkew dest = "0.234" src = "0.255">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer2</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.651</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;4&gt;_0_0</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y55.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N291</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy&lt;7&gt;11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y59.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>N291</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y59.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>N333</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y28.ADDRBRDADDR12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;9&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y28.CLKBRDCLK</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer2</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer2</twBEL></twPathDel><twLogDel>3.288</twLogDel><twRouteDel>4.708</twRouteDel><twTotDel>7.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="110" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y28.ADDRB7), 110 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.985</twSlack><twSrc BELType="CPU">user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>7.891</twTotPathDel><twClkSkew dest = "0.233" src = "0.255">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P1WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P1WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>user_app_1/c3_p1_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/write_line</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n02361</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n0236</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr&lt;5&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;3&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y28.ADDRB7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;3&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y28.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>3.122</twLogDel><twRouteDel>4.769</twRouteDel><twTotDel>7.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.369</twSlack><twSrc BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>7.509</twTotPathDel><twClkSkew dest = "0.233" src = "0.253">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count&lt;16&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count&lt;6&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/top</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/write_line</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n02361</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n0236</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr&lt;5&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;3&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y28.ADDRB7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;3&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y28.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>1.721</twLogDel><twRouteDel>5.788</twRouteDel><twTotDel>7.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.571</twSlack><twSrc BELType="FF">user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_13</twSrc><twDest BELType="RAM">user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twTotPathDel>7.307</twTotPathDel><twClkSkew dest = "0.233" src = "0.253">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_13</twSrc><twDest BELType='RAM'>user_app_1/mem_video__writer_1/Mram_line_buffer1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X1Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X1Y59.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count&lt;16&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count&lt;6&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/top</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o&lt;16&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>user_app_1/mem_video__writer_1/write_line</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n02361</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/_n0236</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr&lt;5&gt;</twComp><twBEL>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;3&gt;_01</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y28.ADDRB7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT&lt;3&gt;_0_0</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y28.CLKB</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>user_app_1/mem_video__writer_1/Mram_line_buffer1</twComp><twBEL>user_app_1/mem_video__writer_1/Mram_line_buffer1</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>5.516</twRouteDel><twTotDel>7.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/Mram_rd_line_buffer_g (RAMB8_X1Y37.ADDRAWRADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.431</twSlack><twSrc BELType="FF">user_app_1/mem_dispatcher__read_unit/data_out__addr_2</twSrc><twDest BELType="RAM">user_app_1/Mram_rd_line_buffer_g</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew dest = "0.070" src = "0.063">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/mem_dispatcher__read_unit/data_out__addr_2</twSrc><twDest BELType='RAM'>user_app_1/Mram_rd_line_buffer_g</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X18Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/data_out__addr&lt;3&gt;</twComp><twBEL>user_app_1/mem_dispatcher__read_unit/data_out__addr_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y37.ADDRAWRADDR5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/data_out__addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y37.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>user_app_1/Mram_rd_line_buffer_g</twComp><twBEL>user_app_1/Mram_rd_line_buffer_g</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/Mram_rd_line_buffer_g (RAMB8_X1Y37.ADDRAWRADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">user_app_1/mem_dispatcher__read_unit/data_out__addr_3</twSrc><twDest BELType="RAM">user_app_1/Mram_rd_line_buffer_g</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.070" src = "0.063">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/mem_dispatcher__read_unit/data_out__addr_3</twSrc><twDest BELType='RAM'>user_app_1/Mram_rd_line_buffer_g</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X18Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/data_out__addr&lt;3&gt;</twComp><twBEL>user_app_1/mem_dispatcher__read_unit/data_out__addr_3</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y37.ADDRAWRADDR6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/data_out__addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y37.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>user_app_1/Mram_rd_line_buffer_g</twComp><twBEL>user_app_1/Mram_rd_line_buffer_g</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point user_app_1/mem_dispatcher__read_unit/buff_add_0 (SLICE_X19Y71.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">user_app_1/mem_dispatcher__read_unit/buff_add_0</twSrc><twDest BELType="FF">user_app_1/mem_dispatcher__read_unit/buff_add_0</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>user_app_1/mem_dispatcher__read_unit/buff_add_0</twSrc><twDest BELType='FF'>user_app_1/mem_dispatcher__read_unit/buff_add_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X19Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/buff_add&lt;2&gt;</twComp><twBEL>user_app_1/mem_dispatcher__read_unit/buff_add_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/buff_add&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>user_app_1/mem_dispatcher__read_unit/buff_add&lt;2&gt;</twComp><twBEL>user_app_1/mem_dispatcher__read_unit/Mmux_buff_add[9]_buff_add[9]_mux_48_OUT11</twBEL><twBEL>user_app_1/mem_dispatcher__read_unit/buff_add_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">user_app_1/c3_clk0</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_pll_clk_100MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="user_app_1/c3_clk0"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK" logResource="user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK" locationPin="RAMB8_X0Y28.CLKBRDCLK" clockNet="user_app_1/c3_clk0"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK" logResource="user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK" locationPin="RAMB8_X1Y35.CLKAWRCLK" clockNet="user_app_1/c3_clk0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="180"><twConstRollup name="TS_clk100_i" fullName="TS_clk100_i = PERIOD TIMEGRP &quot;clk100_i&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="8.994" errors="0" errorRollup="0" items="0" itemsRollup="49446"/><twConstRollup name="TS_pll_clk_100MHz" fullName="TS_pll_clk_100MHz = PERIOD TIMEGRP &quot;pll_clk_100MHz&quot; TS_clk100_i HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.334" actualRollup="8.994" errors="0" errorRollup="0" items="0" itemsRollup="36927"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.507" actualRollup="N/A" errors="0" errorRollup="0" items="25576" itemsRollup="0"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180&quot;         TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="2" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0&quot;         TS_pll_clk_100MHz * 6 HIGH 50%;" type="child" depth="2" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_pll_clk_100MHz HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.646" actualRollup="N/A" errors="0" errorRollup="0" items="11351" itemsRollup="0"/><twConstRollup name="TS_pll_clk_50MHz" fullName="TS_pll_clk_50MHz = PERIOD TIMEGRP &quot;pll_clk_50MHz&quot; TS_clk100_i * 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="8.134" actualRollup="N/A" errors="0" errorRollup="0" items="280" itemsRollup="0"/><twConstRollup name="TS_pll_clk_250MHz" fullName="TS_pll_clk_250MHz = PERIOD TIMEGRP &quot;pll_clk_250MHz&quot; TS_clk100_i * 2.5 HIGH         50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_pll_clk_25MHz" fullName="TS_pll_clk_25MHz = PERIOD TIMEGRP &quot;pll_clk_25MHz&quot; TS_clk100_i * 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="6.978" actualRollup="N/A" errors="0" errorRollup="0" items="12239" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="181"><twConstRollup name="TS_DVI_CLOCK0" fullName="TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 25 MHz HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="10.138" errors="0" errorRollup="0" items="0" itemsRollup="4247"/><twConstRollup name="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" fullName="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk1&quot; TS_DVI_CLOCK0 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="6.144" actualRollup="N/A" errors="0" errorRollup="0" items="2899" itemsRollup="0"/><twConstRollup name="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0" fullName="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk0&quot; TS_DVI_CLOCK0 * 10         HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" fullName="TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP         &quot;user_app_1_video_receiver_1_dvi_decoder_1_pllclk2&quot; TS_DVI_CLOCK0 * 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="5.069" actualRollup="N/A" errors="0" errorRollup="0" items="1348" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="182">0</twUnmetConstCnt><twDataSheet anchorID="183" twNameLen="15"><twClk2SUList anchorID="184" twDestWidth="11"><twDest>TMDS_IN&lt;3&gt;</twDest><twClk2SU><twSrc>TMDS_IN&lt;3&gt;</twSrc><twRiseRise>5.069</twRiseRise></twClk2SU><twClk2SU><twSrc>TMDS_INB&lt;3&gt;</twSrc><twRiseRise>5.069</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="185" twDestWidth="11"><twDest>TMDS_INB&lt;3&gt;</twDest><twClk2SU><twSrc>TMDS_IN&lt;3&gt;</twSrc><twRiseRise>5.069</twRiseRise></twClk2SU><twClk2SU><twSrc>TMDS_INB&lt;3&gt;</twSrc><twRiseRise>5.069</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="186" twDestWidth="8"><twDest>clk100_i</twDest><twClk2SU><twSrc>clk100_i</twSrc><twRiseRise>8.646</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="187"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>53693</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>8900</twConnCnt></twConstCov><twStats anchorID="188"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Feb 22 14:22:47 2017 </twTimestamp></twFoot><twClientInfo anchorID="189"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 304 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
