#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 28 00:13:46 2023
# Process ID: 19588
# Current directory: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20552 C:\Users\rabia\OneDrive\Masast\vhdl\project_6_gstl_3_new\project_6_gstl_3_new.xpr
# Log file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/vivado.log
# Journal file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new\vivado.jou
# Running On: the_gokcell, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12789 MB
#-----------------------------------------------------------
start_guiopen_project C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_counter.tcl
close_sim
launch_simulation
source tb_counter.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_counter.tcl
update_compile_order -fileset sources_1
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
source tb_counter.tcl
run all
close_sim
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
source testbench.tcl
close_sim
close [ open C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v w ]
add_files C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter_sw [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
