 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : DnCNN
Version: R-2020.09
Date   : Thu Jun 23 15:39:47 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_1P08V_125C   Library: slow_vdd1v2
Wire Load Model Mode: top

  Startpoint: scale_C2[24]
              (input port clocked by clk)
  Endpoint: write_row2_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.58       1.58 f
  scale_C2[24] (in)                                       0.00       1.58 f
  U8951/Y (AO22XL)                                        0.08       1.67 f
  U5312/Y (OR4XL)                                         0.15       1.81 f
  U5283/Y (BUFX2)                                         0.06       1.87 f
  mult_348_S4/b[24] (DnCNN_DW_mult_uns_44)                0.00       1.87 f
  mult_348_S4/U1495/Y (XNOR2X1)                           0.10       1.97 r
  mult_348_S4/U1573/Y (OAI22X2)                           0.05       2.02 f
  mult_348_S4/U1572/S (ADDFXL)                            0.16       2.18 r
  mult_348_S4/U1606/CO (ADDFXL)                           0.10       2.27 r
  mult_348_S4/U1382/S (ADDFXL)                            0.14       2.41 r
  mult_348_S4/U1381/S (ADDFHXL)                           0.16       2.57 f
  mult_348_S4/U1345/S (ADDFXL)                            0.15       2.72 r
  mult_348_S4/U1400/Y (NOR2X2)                            0.03       2.74 f
  mult_348_S4/U1654/Y (NOR2XL)                            0.05       2.79 r
  mult_348_S4/U1752/Y (NAND2X1)                           0.06       2.85 f
  mult_348_S4/U1618/Y (OAI21X2)                           0.05       2.90 r
  mult_348_S4/U1694/Y (AOI21X1)                           0.06       2.95 f
  mult_348_S4/U2102/Y (XOR2XL)                            0.07       3.02 r
  mult_348_S4/product[31] (DnCNN_DW_mult_uns_44)          0.00       3.02 r
  U8801/Y (AOI22X1)                                       0.03       3.05 f
  U5302/Y (NAND2BXL)                                      0.04       3.10 r
  write_row2_reg[0][31]/D (DFFRXL)                        0.00       3.10 r
  data arrival time                                                  3.10

  clock clk (rise edge)                                   3.16       3.16
  clock network delay (ideal)                             0.00       3.16
  write_row2_reg[0][31]/CK (DFFRXL)                       0.00       3.16 r
  library setup time                                     -0.06       3.10
  data required time                                                 3.10
  --------------------------------------------------------------------------
  data required time                                                 3.10
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: scale_C2[24]
              (input port clocked by clk)
  Endpoint: write_row2_reg[0][30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.58       1.58 f
  scale_C2[24] (in)                                       0.00       1.58 f
  U8951/Y (AO22XL)                                        0.08       1.67 f
  U5312/Y (OR4XL)                                         0.15       1.81 f
  U5283/Y (BUFX2)                                         0.06       1.87 f
  mult_348_S4/b[24] (DnCNN_DW_mult_uns_44)                0.00       1.87 f
  mult_348_S4/U1495/Y (XNOR2X1)                           0.10       1.97 r
  mult_348_S4/U1573/Y (OAI22X2)                           0.05       2.02 f
  mult_348_S4/U1572/S (ADDFXL)                            0.16       2.18 r
  mult_348_S4/U1606/CO (ADDFXL)                           0.10       2.27 r
  mult_348_S4/U1382/S (ADDFXL)                            0.14       2.41 r
  mult_348_S4/U1381/S (ADDFHXL)                           0.16       2.57 f
  mult_348_S4/U1345/S (ADDFXL)                            0.15       2.72 r
  mult_348_S4/U1400/Y (NOR2X2)                            0.03       2.74 f
  mult_348_S4/U1654/Y (NOR2XL)                            0.05       2.79 r
  mult_348_S4/U1752/Y (NAND2X1)                           0.06       2.85 f
  mult_348_S4/U1618/Y (OAI21X2)                           0.05       2.90 r
  mult_348_S4/U1751/Y (AOI21X1)                           0.06       2.95 f
  mult_348_S4/U2101/Y (XOR2XL)                            0.07       3.02 r
  mult_348_S4/product[30] (DnCNN_DW_mult_uns_44)          0.00       3.02 r
  U6122/Y (AOI22X1)                                       0.03       3.05 f
  U5231/Y (NAND2BXL)                                      0.04       3.10 r
  write_row2_reg[0][30]/D (DFFRXL)                        0.00       3.10 r
  data arrival time                                                  3.10

  clock clk (rise edge)                                   3.16       3.16
  clock network delay (ideal)                             0.00       3.16
  write_row2_reg[0][30]/CK (DFFRXL)                       0.00       3.16 r
  library setup time                                     -0.06       3.10
  data required time                                                 3.10
  --------------------------------------------------------------------------
  data required time                                                 3.10
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: scale_C2[24]
              (input port clocked by clk)
  Endpoint: write_row0_reg[3][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.58       1.58 f
  scale_C2[24] (in)                                       0.00       1.58 f
  U8951/Y (AO22XL)                                        0.08       1.67 f
  U5460/Y (OR4XL)                                         0.14       1.81 f
  U4772/Y (BUFX2)                                         0.06       1.86 f
  mult_346_S4_I4/b[24] (DnCNN_DW_mult_uns_39)             0.00       1.86 f
  mult_346_S4_I4/U1316/Y (XNOR2XL)                        0.09       1.95 r
  mult_346_S4_I4/U1939/Y (OAI22X1)                        0.06       2.01 f
  mult_346_S4_I4/U1414/S (ADDFXL)                         0.16       2.18 r
  mult_346_S4_I4/U1477/CO (ADDFX1)                        0.11       2.29 r
  mult_346_S4_I4/U1468/CO (ADDFX1)                        0.11       2.40 r
  mult_346_S4_I4/U1489/CO (ADDFX1)                        0.10       2.50 r
  mult_346_S4_I4/U1351/S (ADDFX1)                         0.15       2.65 f
  mult_346_S4_I4/U1310/S (ADDFHXL)                        0.15       2.79 r
  mult_346_S4_I4/U1309/Y (NOR2X2)                         0.03       2.82 f
  mult_346_S4_I4/U1387/Y (NOR2X1)                         0.04       2.85 r
  mult_346_S4_I4/U1561/Y (AND2XL)                         0.06       2.91 r
  mult_346_S4_I4/U1504/Y (AOI21X1)                        0.05       2.96 f
  mult_346_S4_I4/U2075/Y (XOR2XL)                         0.07       3.03 r
  mult_346_S4_I4/product[31] (DnCNN_DW_mult_uns_39)       0.00       3.03 r
  U5376/Y (AOI2BB2X1)                                     0.03       3.06 f
  U5244/Y (NAND2BXL)                                      0.04       3.10 r
  write_row0_reg[3][31]/D (DFFRXL)                        0.00       3.10 r
  data arrival time                                                  3.10

  clock clk (rise edge)                                   3.16       3.16
  clock network delay (ideal)                             0.00       3.16
  write_row0_reg[3][31]/CK (DFFRXL)                       0.00       3.16 r
  library setup time                                     -0.06       3.10
  data required time                                                 3.10
  --------------------------------------------------------------------------
  data required time                                                 3.10
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: scale_C7[6]
              (input port clocked by clk)
  Endpoint: write_row2_reg[1][29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.58       1.58 f
  scale_C7[6] (in)                                        0.00       1.58 f
  U4845/Y (AOI22X1)                                       0.08       1.66 r
  U4829/Y (NAND4X6)                                       0.10       1.76 f
  U4801/Y (BUFX16)                                        0.10       1.86 f
  mult_348_S4_I2/b[6] (DnCNN_DW_mult_uns_45)              0.00       1.86 f
  mult_348_S4_I2/U964/Y (XNOR2X1)                         0.10       1.96 r
  mult_348_S4_I2/U1603/Y (OAI22XL)                        0.07       2.04 f
  mult_348_S4_I2/U1949/S (ADDFX1)                         0.19       2.22 r
  mult_348_S4_I2/U1820/S (ADDFX1)                         0.17       2.39 f
  mult_348_S4_I2/U1355/S (ADDFX1)                         0.16       2.55 r
  mult_348_S4_I2/U1523/Y (AND2XL)                         0.06       2.61 r
  mult_348_S4_I2/U1726/Y (AOI21X1)                        0.05       2.66 f
  mult_348_S4_I2/U1473/Y (OAI21X1)                        0.04       2.70 r
  mult_348_S4_I2/U1314/Y (AOI21X1)                        0.03       2.73 f
  mult_348_S4_I2/U1361/Y (OAI21X1)                        0.06       2.79 r
  mult_348_S4_I2/U1600/Y (AOI21X2)                        0.06       2.85 f
  mult_348_S4_I2/U1522/Y (OAI21X2)                        0.05       2.90 r
  mult_348_S4_I2/U1521/Y (AOI21X1)                        0.06       2.96 f
  mult_348_S4_I2/U2114/Y (XOR2XL)                         0.07       3.03 r
  mult_348_S4_I2/product[29] (DnCNN_DW_mult_uns_45)       0.00       3.03 r
  U5367/Y (AOI2BB2X1)                                     0.03       3.06 f
  U5363/Y (NAND2XL)                                       0.04       3.10 r
  write_row2_reg[1][29]/D (DFFRHQX1)                      0.00       3.10 r
  data arrival time                                                  3.10

  clock clk (rise edge)                                   3.16       3.16
  clock network delay (ideal)                             0.00       3.16
  write_row2_reg[1][29]/CK (DFFRHQX1)                     0.00       3.16 r
  library setup time                                     -0.06       3.10
  data required time                                                 3.10
  --------------------------------------------------------------------------
  data required time                                                 3.10
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
