vendor_name = ModelSim
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier_with_8bitAdders.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitAdder.bdf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFulAdder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/db/Add_Sub_Mul_Div_Accum_Lab4.cbx.xml
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Arena_16bitFullAdder
instance = comp, \Arena_16bitIN_A_fa[0]~I , Arena_16bitIN_A_fa[0], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[0]~I , Arena_16bitIN_B_fa[0], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_Cin_fa~I , Arena_16bitIN_Cin_fa, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~0 , Arena_16bitOUT_Sum_fa~0, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[1]~I , Arena_16bitIN_B_fa[1], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[1]~I , Arena_16bitIN_A_fa[1], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[0]~9 , Arena_16bitCout_vec[0]~9, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[0]~8 , Arena_16bitCout_vec[0]~8, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~1 , Arena_16bitOUT_Sum_fa~1, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[2]~I , Arena_16bitIN_B_fa[2], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[1]~10 , Arena_16bitCout_vec[1]~10, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[2]~I , Arena_16bitIN_A_fa[2], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~2 , Arena_16bitOUT_Sum_fa~2, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[3]~I , Arena_16bitIN_B_fa[3], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[3]~I , Arena_16bitIN_A_fa[3], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[2]~11 , Arena_16bitCout_vec[2]~11, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[2]~12 , Arena_16bitCout_vec[2]~12, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~3 , Arena_16bitOUT_Sum_fa~3, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[4]~I , Arena_16bitIN_A_fa[4], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[4]~I , Arena_16bitIN_B_fa[4], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[3]~13 , Arena_16bitCout_vec[3]~13, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~4 , Arena_16bitOUT_Sum_fa~4, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[5]~I , Arena_16bitIN_A_fa[5], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[4]~33 , Arena_16bitCout_vec[4]~33, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[4]~14 , Arena_16bitCout_vec[4]~14, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[4]~15 , Arena_16bitCout_vec[4]~15, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[4]~16 , Arena_16bitCout_vec[4]~16, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[5]~I , Arena_16bitIN_B_fa[5], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~5 , Arena_16bitOUT_Sum_fa~5, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[6]~I , Arena_16bitIN_B_fa[6], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[6]~I , Arena_16bitIN_A_fa[6], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[5]~17 , Arena_16bitCout_vec[5]~17, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~6 , Arena_16bitOUT_Sum_fa~6, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[6]~18 , Arena_16bitCout_vec[6]~18, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[6]~19 , Arena_16bitCout_vec[6]~19, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[7]~I , Arena_16bitIN_B_fa[7], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[7]~I , Arena_16bitIN_A_fa[7], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~7 , Arena_16bitOUT_Sum_fa~7, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[7]~20 , Arena_16bitCout_vec[7]~20, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[8]~I , Arena_16bitIN_B_fa[8], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[8]~I , Arena_16bitIN_A_fa[8], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~8 , Arena_16bitOUT_Sum_fa~8, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[8]~21 , Arena_16bitCout_vec[8]~21, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[8]~22 , Arena_16bitCout_vec[8]~22, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[9]~I , Arena_16bitIN_A_fa[9], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[9]~I , Arena_16bitIN_B_fa[9], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~9 , Arena_16bitOUT_Sum_fa~9, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[10]~I , Arena_16bitIN_B_fa[10], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[9]~23 , Arena_16bitCout_vec[9]~23, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[10]~I , Arena_16bitIN_A_fa[10], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~10 , Arena_16bitOUT_Sum_fa~10, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[11]~I , Arena_16bitIN_A_fa[11], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[10]~24 , Arena_16bitCout_vec[10]~24, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[10]~25 , Arena_16bitCout_vec[10]~25, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[11]~I , Arena_16bitIN_B_fa[11], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~11 , Arena_16bitOUT_Sum_fa~11, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[12]~I , Arena_16bitIN_A_fa[12], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[12]~I , Arena_16bitIN_B_fa[12], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[11]~26 , Arena_16bitCout_vec[11]~26, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~12 , Arena_16bitOUT_Sum_fa~12, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[12]~28 , Arena_16bitCout_vec[12]~28, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[12]~27 , Arena_16bitCout_vec[12]~27, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[13]~I , Arena_16bitIN_A_fa[13], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[13]~I , Arena_16bitIN_B_fa[13], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~13 , Arena_16bitOUT_Sum_fa~13, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[13]~29 , Arena_16bitCout_vec[13]~29, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[14]~I , Arena_16bitIN_B_fa[14], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[14]~I , Arena_16bitIN_A_fa[14], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~14 , Arena_16bitOUT_Sum_fa~14, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_A_fa[15]~I , Arena_16bitIN_A_fa[15], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[14]~30 , Arena_16bitCout_vec[14]~30, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec[14]~31 , Arena_16bitCout_vec[14]~31, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitIN_B_fa[15]~I , Arena_16bitIN_B_fa[15], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa~15 , Arena_16bitOUT_Sum_fa~15, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitCout_vec~32 , Arena_16bitCout_vec~32, Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[0]~I , Arena_16bitOUT_Sum_fa[0], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[1]~I , Arena_16bitOUT_Sum_fa[1], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[2]~I , Arena_16bitOUT_Sum_fa[2], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[3]~I , Arena_16bitOUT_Sum_fa[3], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[4]~I , Arena_16bitOUT_Sum_fa[4], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[5]~I , Arena_16bitOUT_Sum_fa[5], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[6]~I , Arena_16bitOUT_Sum_fa[6], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[7]~I , Arena_16bitOUT_Sum_fa[7], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[8]~I , Arena_16bitOUT_Sum_fa[8], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[9]~I , Arena_16bitOUT_Sum_fa[9], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[10]~I , Arena_16bitOUT_Sum_fa[10], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[11]~I , Arena_16bitOUT_Sum_fa[11], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[12]~I , Arena_16bitOUT_Sum_fa[12], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[13]~I , Arena_16bitOUT_Sum_fa[13], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[14]~I , Arena_16bitOUT_Sum_fa[14], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Sum_fa[15]~I , Arena_16bitOUT_Sum_fa[15], Arena_16bitFullAdder, 1
instance = comp, \Arena_16bitOUT_Cout_fa~I , Arena_16bitOUT_Cout_fa, Arena_16bitFullAdder, 1
