// Seed: 1922911819
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  tri0 id_3 = id_3;
  integer id_4;
  always @(posedge id_3 or negedge 1) $display(1, 1);
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_9,
    output wire id_5,
    input wire id_6,
    output tri0 id_7
);
  initial assume ({1, id_2 ? id_3 : 1});
  module_0(
      id_3, id_1
  );
endmodule
