|pipeline
n <= etapa3:inst2.n
btn_clk => sensa_boton:inst6.BOTON
RELOJ => sensa_boton:inst6.CLK
RELOJ => time_divisor:inst7.reloj
RESET => etapa3:inst2.RESET
RESET => etapa2:inst3.RESET
RESET => etapa1:inst.RESET
RESET => decoDisp_regContent:inst5.reset
RESET => decoDisp_Instr:inst4.reset
z <= etapa3:inst2.z
v <= etapa3:inst2.v
c <= etapa3:inst2.c
h <= etapa3:inst2.h
i <= etapa3:inst2.i
ACCA_D[0] <= etapa2:inst3.ACCA_D[0]
ACCA_D[1] <= etapa2:inst3.ACCA_D[1]
ACCA_D[2] <= etapa2:inst3.ACCA_D[2]
ACCA_D[3] <= etapa2:inst3.ACCA_D[3]
ACCA_D[4] <= etapa2:inst3.ACCA_D[4]
ACCA_D[5] <= etapa2:inst3.ACCA_D[5]
ACCA_D[6] <= etapa2:inst3.ACCA_D[6]
ACCA_D[7] <= etapa2:inst3.ACCA_D[7]
ACCA_D[8] <= etapa2:inst3.ACCA_D[8]
ACCA_D[9] <= etapa2:inst3.ACCA_D[9]
ACCA_D[10] <= etapa2:inst3.ACCA_D[10]
ACCA_D[11] <= etapa2:inst3.ACCA_D[11]
ACCA_D[12] <= etapa2:inst3.ACCA_D[12]
ACCA_D[13] <= etapa2:inst3.ACCA_D[13]
ACCA_D[14] <= etapa2:inst3.ACCA_D[14]
ACCA_D[15] <= etapa2:inst3.ACCA_D[15]
ACCB_D[0] <= etapa2:inst3.ACCB_D[0]
ACCB_D[1] <= etapa2:inst3.ACCB_D[1]
ACCB_D[2] <= etapa2:inst3.ACCB_D[2]
ACCB_D[3] <= etapa2:inst3.ACCB_D[3]
ACCB_D[4] <= etapa2:inst3.ACCB_D[4]
ACCB_D[5] <= etapa2:inst3.ACCB_D[5]
ACCB_D[6] <= etapa2:inst3.ACCB_D[6]
ACCB_D[7] <= etapa2:inst3.ACCB_D[7]
ACCB_D[8] <= etapa2:inst3.ACCB_D[8]
ACCB_D[9] <= etapa2:inst3.ACCB_D[9]
ACCB_D[10] <= etapa2:inst3.ACCB_D[10]
ACCB_D[11] <= etapa2:inst3.ACCB_D[11]
ACCB_D[12] <= etapa2:inst3.ACCB_D[12]
ACCB_D[13] <= etapa2:inst3.ACCB_D[13]
ACCB_D[14] <= etapa2:inst3.ACCB_D[14]
ACCB_D[15] <= etapa2:inst3.ACCB_D[15]
AUX_D[0] <= etapa2:inst3.AUX_D[0]
AUX_D[1] <= etapa2:inst3.AUX_D[1]
AUX_D[2] <= etapa2:inst3.AUX_D[2]
AUX_D[3] <= etapa2:inst3.AUX_D[3]
AUX_D[4] <= etapa2:inst3.AUX_D[4]
AUX_D[5] <= etapa2:inst3.AUX_D[5]
AUX_D[6] <= etapa2:inst3.AUX_D[6]
AUX_D[7] <= etapa2:inst3.AUX_D[7]
AUX_D[8] <= etapa2:inst3.AUX_D[8]
AUX_D[9] <= etapa2:inst3.AUX_D[9]
AUX_D[10] <= etapa2:inst3.AUX_D[10]
AUX_D[11] <= etapa2:inst3.AUX_D[11]
AUX_D[12] <= etapa2:inst3.AUX_D[12]
AUX_D[13] <= etapa2:inst3.AUX_D[13]
AUX_D[14] <= etapa2:inst3.AUX_D[14]
AUX_D[15] <= etapa2:inst3.AUX_D[15]
disp1[0] <= decoDisp_regContent:inst5.first_digit[0]
disp1[1] <= decoDisp_regContent:inst5.first_digit[1]
disp1[2] <= decoDisp_regContent:inst5.first_digit[2]
disp1[3] <= decoDisp_regContent:inst5.first_digit[3]
disp1[4] <= decoDisp_regContent:inst5.first_digit[4]
disp1[5] <= decoDisp_regContent:inst5.first_digit[5]
disp1[6] <= decoDisp_regContent:inst5.first_digit[6]
sw_selectReg => decoDisp_regContent:inst5.sw_selectReg
disp2[0] <= decoDisp_regContent:inst5.second_digit[0]
disp2[1] <= decoDisp_regContent:inst5.second_digit[1]
disp2[2] <= decoDisp_regContent:inst5.second_digit[2]
disp2[3] <= decoDisp_regContent:inst5.second_digit[3]
disp2[4] <= decoDisp_regContent:inst5.second_digit[4]
disp2[5] <= decoDisp_regContent:inst5.second_digit[5]
disp2[6] <= decoDisp_regContent:inst5.second_digit[6]
disp3[0] <= decoDisp_regContent:inst5.third_digit[0]
disp3[1] <= decoDisp_regContent:inst5.third_digit[1]
disp3[2] <= decoDisp_regContent:inst5.third_digit[2]
disp3[3] <= decoDisp_regContent:inst5.third_digit[3]
disp3[4] <= decoDisp_regContent:inst5.third_digit[4]
disp3[5] <= decoDisp_regContent:inst5.third_digit[5]
disp3[6] <= decoDisp_regContent:inst5.third_digit[6]
disp4[0] <= decoDisp_Instr:inst4.first_digit[0]
disp4[1] <= decoDisp_Instr:inst4.first_digit[1]
disp4[2] <= decoDisp_Instr:inst4.first_digit[2]
disp4[3] <= decoDisp_Instr:inst4.first_digit[3]
disp4[4] <= decoDisp_Instr:inst4.first_digit[4]
disp4[5] <= decoDisp_Instr:inst4.first_digit[5]
disp4[6] <= decoDisp_Instr:inst4.first_digit[6]
disp5[0] <= decoDisp_Instr:inst4.second_digit[0]
disp5[1] <= decoDisp_Instr:inst4.second_digit[1]
disp5[2] <= decoDisp_Instr:inst4.second_digit[2]
disp5[3] <= decoDisp_Instr:inst4.second_digit[3]
disp5[4] <= decoDisp_Instr:inst4.second_digit[4]
disp5[5] <= decoDisp_Instr:inst4.second_digit[5]
disp5[6] <= decoDisp_Instr:inst4.second_digit[6]
disp6[0] <= decoDisp_Instr:inst4.third_digit[0]
disp6[1] <= decoDisp_Instr:inst4.third_digit[1]
disp6[2] <= decoDisp_Instr:inst4.third_digit[2]
disp6[3] <= decoDisp_Instr:inst4.third_digit[3]
disp6[4] <= decoDisp_Instr:inst4.third_digit[4]
disp6[5] <= decoDisp_Instr:inst4.third_digit[5]
disp6[6] <= decoDisp_Instr:inst4.third_digit[6]
IX_D[0] <= etapa2:inst3.IX_D[0]
IX_D[1] <= etapa2:inst3.IX_D[1]
IX_D[2] <= etapa2:inst3.IX_D[2]
IX_D[3] <= etapa2:inst3.IX_D[3]
IX_D[4] <= etapa2:inst3.IX_D[4]
IX_D[5] <= etapa2:inst3.IX_D[5]
IX_D[6] <= etapa2:inst3.IX_D[6]
IX_D[7] <= etapa2:inst3.IX_D[7]
IX_D[8] <= etapa2:inst3.IX_D[8]
IX_D[9] <= etapa2:inst3.IX_D[9]
IX_D[10] <= etapa2:inst3.IX_D[10]
IX_D[11] <= etapa2:inst3.IX_D[11]
IX_D[12] <= etapa2:inst3.IX_D[12]
IX_D[13] <= etapa2:inst3.IX_D[13]
IX_D[14] <= etapa2:inst3.IX_D[14]
IX_D[15] <= etapa2:inst3.IX_D[15]
IY_D[0] <= etapa2:inst3.IY_D[0]
IY_D[1] <= etapa2:inst3.IY_D[1]
IY_D[2] <= etapa2:inst3.IY_D[2]
IY_D[3] <= etapa2:inst3.IY_D[3]
IY_D[4] <= etapa2:inst3.IY_D[4]
IY_D[5] <= etapa2:inst3.IY_D[5]
IY_D[6] <= etapa2:inst3.IY_D[6]
IY_D[7] <= etapa2:inst3.IY_D[7]
IY_D[8] <= etapa2:inst3.IY_D[8]
IY_D[9] <= etapa2:inst3.IY_D[9]
IY_D[10] <= etapa2:inst3.IY_D[10]
IY_D[11] <= etapa2:inst3.IY_D[11]
IY_D[12] <= etapa2:inst3.IY_D[12]
IY_D[13] <= etapa2:inst3.IY_D[13]
IY_D[14] <= etapa2:inst3.IY_D[14]
IY_D[15] <= etapa2:inst3.IY_D[15]
SP_D[0] <= etapa2:inst3.SP_D[0]
SP_D[1] <= etapa2:inst3.SP_D[1]
SP_D[2] <= etapa2:inst3.SP_D[2]
SP_D[3] <= etapa2:inst3.SP_D[3]
SP_D[4] <= etapa2:inst3.SP_D[4]
SP_D[5] <= etapa2:inst3.SP_D[5]
SP_D[6] <= etapa2:inst3.SP_D[6]
SP_D[7] <= etapa2:inst3.SP_D[7]
SP_D[8] <= etapa2:inst3.SP_D[8]
SP_D[9] <= etapa2:inst3.SP_D[9]
SP_D[10] <= etapa2:inst3.SP_D[10]
SP_D[11] <= etapa2:inst3.SP_D[11]
SP_D[12] <= etapa2:inst3.SP_D[12]
SP_D[13] <= etapa2:inst3.SP_D[13]
SP_D[14] <= etapa2:inst3.SP_D[14]
SP_D[15] <= etapa2:inst3.SP_D[15]


|pipeline|etapa3:inst2
branch <= registro_1:inst100.SALIDA
RELOJ => registro_1:inst100.RELOJ
RELOJ => registro_1:inst101.RELOJ
RELOJ => registro_1:inst102.RELOJ
RELOJ => registro_1:inst103.RELOJ
RELOJ => registro_1:inst104.RELOJ
RELOJ => registro_1:inst105.RELOJ
RELOJ => registro_1:inst106.RELOJ
RELOJ => reg_acoplo_4:inst107.RELOJ
RELOJ => registro_pc:inst6.RELOJ
RELOJ => registro_pc:inst5.RELOJ
RESET => registro_1:inst100.RESET
RESET => ccr:inst3.RESET
RESET => registro_1:inst101.RESET
RESET => registro_1:inst102.RESET
RESET => registro_1:inst103.RESET
RESET => registro_1:inst104.RESET
RESET => registro_1:inst105.RESET
RESET => registro_1:inst106.RESET
RESET => reg_acoplo_4:inst107.RESET
RESET => registro_pc:inst6.RESET
RESET => registro_pc:inst5.RESET
selC => mux_1:inst1.sel
cadj => mux_1:inst1.E1
op1[0] => upa:inst.op1[0]
op1[0] => mux_result:inst2.op1[0]
op1[1] => upa:inst.op1[1]
op1[1] => mux_result:inst2.op1[1]
op1[2] => upa:inst.op1[2]
op1[2] => mux_result:inst2.op1[2]
op1[3] => upa:inst.op1[3]
op1[3] => mux_result:inst2.op1[3]
op1[4] => upa:inst.op1[4]
op1[4] => mux_result:inst2.op1[4]
op1[5] => upa:inst.op1[5]
op1[5] => mux_result:inst2.op1[5]
op1[6] => upa:inst.op1[6]
op1[6] => mux_result:inst2.op1[6]
op1[7] => upa:inst.op1[7]
op1[7] => mux_result:inst2.op1[7]
op1[8] => upa:inst.op1[8]
op1[8] => mux_result:inst2.op1[8]
op1[9] => upa:inst.op1[9]
op1[9] => mux_result:inst2.op1[9]
op1[10] => upa:inst.op1[10]
op1[10] => mux_result:inst2.op1[10]
op1[11] => upa:inst.op1[11]
op1[11] => mux_result:inst2.op1[11]
op1[12] => upa:inst.op1[12]
op1[12] => mux_result:inst2.op1[12]
op1[13] => upa:inst.op1[13]
op1[13] => mux_result:inst2.op1[13]
op1[14] => upa:inst.op1[14]
op1[14] => mux_result:inst2.op1[14]
op1[15] => upa:inst.op1[15]
op1[15] => mux_result:inst2.op1[15]
op2[0] => upa:inst.op2[0]
op2[0] => mux_result:inst2.op2[0]
op2[1] => upa:inst.op2[1]
op2[1] => mux_result:inst2.op2[1]
op2[2] => upa:inst.op2[2]
op2[2] => mux_result:inst2.op2[2]
op2[3] => upa:inst.op2[3]
op2[3] => mux_result:inst2.op2[3]
op2[4] => upa:inst.op2[4]
op2[4] => mux_result:inst2.op2[4]
op2[5] => upa:inst.op2[5]
op2[5] => mux_result:inst2.op2[5]
op2[6] => upa:inst.op2[6]
op2[6] => mux_result:inst2.op2[6]
op2[7] => upa:inst.op2[7]
op2[7] => mux_result:inst2.op2[7]
op2[8] => upa:inst.op2[8]
op2[8] => mux_result:inst2.op2[8]
op2[9] => upa:inst.op2[9]
op2[9] => mux_result:inst2.op2[9]
op2[10] => upa:inst.op2[10]
op2[10] => mux_result:inst2.op2[10]
op2[11] => upa:inst.op2[11]
op2[11] => mux_result:inst2.op2[11]
op2[12] => upa:inst.op2[12]
op2[12] => mux_result:inst2.op2[12]
op2[13] => upa:inst.op2[13]
op2[13] => mux_result:inst2.op2[13]
op2[14] => upa:inst.op2[14]
op2[14] => mux_result:inst2.op2[14]
op2[15] => upa:inst.op2[15]
op2[15] => mux_result:inst2.op2[15]
selop[0] => upa:inst.selop[0]
selop[1] => upa:inst.selop[1]
selop[2] => upa:inst.selop[2]
selop[3] => upa:inst.selop[3]
selflags[0] => ccr:inst3.selflags[0]
selflags[1] => ccr:inst3.selflags[1]
selflags[2] => ccr:inst3.selflags[2]
selflags[3] => ccr:inst3.selflags[3]
vf => branch:inst4.vf
selbranch[0] => branch:inst4.selbranch[0]
selbranch[1] => branch:inst4.selbranch[1]
selbranch[2] => branch:inst4.selbranch[2]
n <= registro_1:inst101.SALIDA
z <= registro_1:inst102.SALIDA
v <= registro_1:inst103.SALIDA
c <= registro_1:inst104.SALIDA
h <= registro_1:inst105.SALIDA
i <= registro_1:inst106.SALIDA
memwo <= reg_acoplo_4:inst107.memwo
memwi => reg_acoplo_4:inst107.memwi
seldirwi[0] => reg_acoplo_4:inst107.seldirwi[0]
seldirwi[1] => reg_acoplo_4:inst107.seldirwi[1]
selregwi[0] => reg_acoplo_4:inst107.selregwi[0]
selregwi[1] => reg_acoplo_4:inst107.selregwi[1]
selregwi[2] => reg_acoplo_4:inst107.selregwi[2]
datow[0] <= registro_pc:inst6.SALIDA[0]
datow[1] <= registro_pc:inst6.SALIDA[1]
datow[2] <= registro_pc:inst6.SALIDA[2]
datow[3] <= registro_pc:inst6.SALIDA[3]
datow[4] <= registro_pc:inst6.SALIDA[4]
datow[5] <= registro_pc:inst6.SALIDA[5]
datow[6] <= registro_pc:inst6.SALIDA[6]
datow[7] <= registro_pc:inst6.SALIDA[7]
datow[8] <= registro_pc:inst6.SALIDA[8]
datow[9] <= registro_pc:inst6.SALIDA[9]
datow[10] <= registro_pc:inst6.SALIDA[10]
datow[11] <= registro_pc:inst6.SALIDA[11]
datow[12] <= registro_pc:inst6.SALIDA[12]
datow[13] <= registro_pc:inst6.SALIDA[13]
datow[14] <= registro_pc:inst6.SALIDA[14]
datow[15] <= registro_pc:inst6.SALIDA[15]
d3[0] => mux_result:inst2.d3[0]
d3[1] => mux_result:inst2.d3[1]
d3[2] => mux_result:inst2.d3[2]
d3[3] => mux_result:inst2.d3[3]
d3[4] => mux_result:inst2.d3[4]
d3[5] => mux_result:inst2.d3[5]
d3[6] => mux_result:inst2.d3[6]
d3[7] => mux_result:inst2.d3[7]
d3[8] => mux_result:inst2.d3[8]
d3[9] => mux_result:inst2.d3[9]
d3[10] => mux_result:inst2.d3[10]
d3[11] => mux_result:inst2.d3[11]
d3[12] => mux_result:inst2.d3[12]
d3[13] => mux_result:inst2.d3[13]
d3[14] => mux_result:inst2.d3[14]
d3[15] => mux_result:inst2.d3[15]
selresult[0] => mux_result:inst2.selresult[0]
selresult[1] => mux_result:inst2.selresult[1]
dirw[0] <= registro_pc:inst5.SALIDA[0]
dirw[1] <= registro_pc:inst5.SALIDA[1]
dirw[2] <= registro_pc:inst5.SALIDA[2]
dirw[3] <= registro_pc:inst5.SALIDA[3]
dirw[4] <= registro_pc:inst5.SALIDA[4]
dirw[5] <= registro_pc:inst5.SALIDA[5]
dirw[6] <= registro_pc:inst5.SALIDA[6]
dirw[7] <= registro_pc:inst5.SALIDA[7]
dirw[8] <= registro_pc:inst5.SALIDA[8]
dirw[9] <= registro_pc:inst5.SALIDA[9]
dirw[10] <= registro_pc:inst5.SALIDA[10]
dirw[11] <= registro_pc:inst5.SALIDA[11]
dirw[12] <= registro_pc:inst5.SALIDA[12]
dirw[13] <= registro_pc:inst5.SALIDA[13]
dirw[14] <= registro_pc:inst5.SALIDA[14]
dirw[15] <= registro_pc:inst5.SALIDA[15]
seldirwo[0] <= reg_acoplo_4:inst107.seldirwo[0]
seldirwo[1] <= reg_acoplo_4:inst107.seldirwo[1]
selregwo[0] <= reg_acoplo_4:inst107.selregwo[0]
selregwo[1] <= reg_acoplo_4:inst107.selregwo[1]
selregwo[2] <= reg_acoplo_4:inst107.selregwo[2]


|pipeline|etapa3:inst2|registro_1:inst100
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|branch:inst4
selbranch[0] => Equal0.IN5
selbranch[0] => Equal1.IN5
selbranch[0] => Equal2.IN5
selbranch[0] => Equal3.IN5
selbranch[0] => Equal4.IN5
selbranch[0] => Equal5.IN5
selbranch[0] => Equal6.IN5
selbranch[0] => Equal7.IN5
selbranch[1] => Equal0.IN4
selbranch[1] => Equal1.IN4
selbranch[1] => Equal2.IN4
selbranch[1] => Equal3.IN4
selbranch[1] => Equal4.IN4
selbranch[1] => Equal5.IN4
selbranch[1] => Equal6.IN4
selbranch[1] => Equal7.IN4
selbranch[2] => Equal0.IN3
selbranch[2] => Equal1.IN3
selbranch[2] => Equal2.IN3
selbranch[2] => Equal3.IN3
selbranch[2] => Equal4.IN3
selbranch[2] => Equal5.IN3
selbranch[2] => Equal6.IN3
selbranch[2] => Equal7.IN3
n => branch.IN0
n => branch.IN0
z => branch.IN0
z => branch.IN1
z => branch.IN0
v => branch.IN1
v => branch.IN0
c => branch.IN0
c => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.IN1
vf => branch.DATAB
branch <= branch$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|ccr:inst3
selflags[0] => Equal0.IN3
selflags[0] => Equal1.IN3
selflags[0] => Equal2.IN2
selflags[0] => Equal3.IN3
selflags[0] => Equal4.IN2
selflags[0] => Equal5.IN3
selflags[0] => Equal6.IN1
selflags[0] => Equal7.IN3
selflags[0] => Equal8.IN2
selflags[0] => Equal9.IN3
selflags[0] => Equal10.IN1
selflags[0] => Equal11.IN3
selflags[0] => Equal12.IN1
selflags[1] => Equal0.IN2
selflags[1] => Equal1.IN2
selflags[1] => Equal2.IN3
selflags[1] => Equal3.IN2
selflags[1] => Equal4.IN1
selflags[1] => Equal5.IN1
selflags[1] => Equal6.IN3
selflags[1] => Equal7.IN2
selflags[1] => Equal8.IN1
selflags[1] => Equal9.IN1
selflags[1] => Equal10.IN3
selflags[1] => Equal11.IN2
selflags[1] => Equal12.IN0
selflags[2] => Equal0.IN1
selflags[2] => Equal1.IN1
selflags[2] => Equal2.IN1
selflags[2] => Equal3.IN1
selflags[2] => Equal4.IN3
selflags[2] => Equal5.IN2
selflags[2] => Equal6.IN2
selflags[2] => Equal7.IN1
selflags[2] => Equal8.IN0
selflags[2] => Equal9.IN0
selflags[2] => Equal10.IN0
selflags[2] => Equal11.IN0
selflags[2] => Equal12.IN3
selflags[3] => Equal0.IN0
selflags[3] => Equal1.IN0
selflags[3] => Equal2.IN0
selflags[3] => Equal3.IN0
selflags[3] => Equal4.IN0
selflags[3] => Equal5.IN0
selflags[3] => Equal6.IN0
selflags[3] => Equal7.IN0
selflags[3] => Equal8.IN3
selflags[3] => Equal9.IN2
selflags[3] => Equal10.IN2
selflags[3] => Equal11.IN1
selflags[3] => Equal12.IN2
RESET => hi.ACLR
RESET => ii.ACLR
RESET => ci.ACLR
RESET => vi.ACLR
RESET => zi.ACLR
RESET => ni.ACLR
nupa => ni.DATAIN
zupa => zi.DATAIN
vupa => vi.DATAA
vupa => vi.DATAB
vupa => vi.DATAB
cupa => ci.DATAB
cupa => ci.DATAB
hupa => hi.DATAIN
n <= ni.DB_MAX_OUTPUT_PORT_TYPE
z <= zi.DB_MAX_OUTPUT_PORT_TYPE
v <= vi.DB_MAX_OUTPUT_PORT_TYPE
c <= ci.DB_MAX_OUTPUT_PORT_TYPE
h <= hi.DB_MAX_OUTPUT_PORT_TYPE
i <= ii.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|upa:inst
selop[0] => Equal0.IN7
selop[0] => Equal1.IN7
selop[0] => Equal2.IN7
selop[0] => Equal3.IN7
selop[0] => Equal4.IN7
selop[0] => Equal5.IN7
selop[0] => Equal6.IN7
selop[0] => Equal7.IN7
selop[0] => Equal8.IN7
selop[0] => Equal9.IN7
selop[0] => Equal10.IN7
selop[0] => Equal11.IN7
selop[1] => Equal0.IN6
selop[1] => Equal1.IN6
selop[1] => Equal2.IN6
selop[1] => Equal3.IN6
selop[1] => Equal4.IN6
selop[1] => Equal5.IN6
selop[1] => Equal6.IN6
selop[1] => Equal7.IN6
selop[1] => Equal8.IN6
selop[1] => Equal9.IN6
selop[1] => Equal10.IN6
selop[1] => Equal11.IN6
selop[2] => Equal0.IN5
selop[2] => Equal1.IN5
selop[2] => Equal2.IN5
selop[2] => Equal3.IN5
selop[2] => Equal4.IN5
selop[2] => Equal5.IN5
selop[2] => Equal6.IN5
selop[2] => Equal7.IN5
selop[2] => Equal8.IN5
selop[2] => Equal9.IN5
selop[2] => Equal10.IN5
selop[2] => Equal11.IN5
selop[3] => Equal0.IN4
selop[3] => Equal1.IN4
selop[3] => Equal2.IN4
selop[3] => Equal3.IN4
selop[3] => Equal4.IN4
selop[3] => Equal5.IN4
selop[3] => Equal6.IN4
selop[3] => Equal7.IN4
selop[3] => Equal8.IN4
selop[3] => Equal9.IN4
selop[3] => Equal10.IN4
selop[3] => Equal11.IN4
op1[0] => Add0.IN16
op1[0] => Add2.IN32
op1[0] => opres.IN0
op1[0] => opres.IN0
op1[0] => opres.IN0
op1[0] => opres[1].DATAB
op1[0] => opres[1].DATAB
op1[0] => opres[16].DATAA
op1[0] => opres[16].DATAB
op1[0] => opres[16].DATAB
op1[0] => Add4.IN16
op1[1] => Add0.IN15
op1[1] => Add2.IN31
op1[1] => opres.IN0
op1[1] => opres.IN0
op1[1] => opres.IN0
op1[1] => opres[0].DATAA
op1[1] => opres[0].DATAB
op1[1] => opres[0].DATAB
op1[1] => opres[2].DATAB
op1[1] => opres[2].DATAB
op1[1] => Add4.IN15
op1[2] => Add0.IN14
op1[2] => Add2.IN30
op1[2] => opres.IN0
op1[2] => opres.IN0
op1[2] => opres.IN0
op1[2] => opres[1].DATAA
op1[2] => opres[1].DATAB
op1[2] => opres[1].DATAB
op1[2] => opres[3].DATAB
op1[2] => opres[3].DATAB
op1[2] => Add4.IN14
op1[3] => Add0.IN13
op1[3] => Add2.IN29
op1[3] => opres.IN0
op1[3] => opres.IN0
op1[3] => opres.IN0
op1[3] => opres[2].DATAA
op1[3] => opres[2].DATAB
op1[3] => opres[2].DATAB
op1[3] => opres[4].DATAB
op1[3] => opres[4].DATAB
op1[3] => Add4.IN13
op1[4] => Add0.IN12
op1[4] => Add2.IN28
op1[4] => opres.IN0
op1[4] => opres.IN0
op1[4] => opres.IN0
op1[4] => opres[3].DATAA
op1[4] => opres[3].DATAB
op1[4] => opres[3].DATAB
op1[4] => opres[5].DATAB
op1[4] => opres[5].DATAB
op1[4] => Add4.IN12
op1[5] => Add0.IN11
op1[5] => Add2.IN27
op1[5] => opres.IN0
op1[5] => opres.IN0
op1[5] => opres.IN0
op1[5] => opres[4].DATAA
op1[5] => opres[4].DATAB
op1[5] => opres[4].DATAB
op1[5] => opres[6].DATAB
op1[5] => opres[6].DATAB
op1[5] => Add4.IN11
op1[6] => Add0.IN10
op1[6] => Add2.IN26
op1[6] => opres.IN0
op1[6] => opres.IN0
op1[6] => opres.IN0
op1[6] => opres[5].DATAA
op1[6] => opres[5].DATAB
op1[6] => opres[5].DATAB
op1[6] => opres[7].DATAB
op1[6] => opres[7].DATAB
op1[6] => Add4.IN10
op1[7] => Add0.IN9
op1[7] => Add2.IN25
op1[7] => opres.IN0
op1[7] => opres.IN0
op1[7] => opres.IN0
op1[7] => opres[6].DATAA
op1[7] => opres[6].DATAB
op1[7] => opres[6].DATAB
op1[7] => opres[8].DATAB
op1[7] => opres[8].DATAB
op1[7] => Add4.IN9
op1[8] => Add0.IN8
op1[8] => Add2.IN24
op1[8] => opres.IN0
op1[8] => opres.IN0
op1[8] => opres.IN0
op1[8] => opres[7].DATAA
op1[8] => opres[7].DATAB
op1[8] => opres[7].DATAB
op1[8] => opres[9].DATAB
op1[8] => opres[9].DATAB
op1[8] => Add4.IN8
op1[9] => Add0.IN7
op1[9] => Add2.IN23
op1[9] => opres.IN0
op1[9] => opres.IN0
op1[9] => opres.IN0
op1[9] => opres[8].DATAA
op1[9] => opres[8].DATAB
op1[9] => opres[8].DATAB
op1[9] => opres[10].DATAB
op1[9] => opres[10].DATAB
op1[9] => Add4.IN7
op1[10] => Add0.IN6
op1[10] => Add2.IN22
op1[10] => opres.IN0
op1[10] => opres.IN0
op1[10] => opres.IN0
op1[10] => opres[9].DATAA
op1[10] => opres[9].DATAB
op1[10] => opres[9].DATAB
op1[10] => opres[11].DATAB
op1[10] => opres[11].DATAB
op1[10] => Add4.IN6
op1[11] => Add0.IN5
op1[11] => Add2.IN21
op1[11] => opres.IN0
op1[11] => opres.IN0
op1[11] => opres.IN0
op1[11] => opres[10].DATAA
op1[11] => opres[10].DATAB
op1[11] => opres[10].DATAB
op1[11] => opres[12].DATAB
op1[11] => opres[12].DATAB
op1[11] => Add4.IN5
op1[12] => Add0.IN4
op1[12] => Add2.IN20
op1[12] => opres.IN0
op1[12] => opres.IN0
op1[12] => opres.IN0
op1[12] => opres[11].DATAA
op1[12] => opres[11].DATAB
op1[12] => opres[11].DATAB
op1[12] => opres[13].DATAB
op1[12] => opres[13].DATAB
op1[12] => Add4.IN4
op1[13] => Add0.IN3
op1[13] => Add2.IN19
op1[13] => opres.IN0
op1[13] => opres.IN0
op1[13] => opres.IN0
op1[13] => opres[12].DATAA
op1[13] => opres[12].DATAB
op1[13] => opres[12].DATAB
op1[13] => opres[14].DATAB
op1[13] => opres[14].DATAB
op1[13] => Add4.IN3
op1[14] => Add0.IN2
op1[14] => Add2.IN18
op1[14] => opres.IN0
op1[14] => opres.IN0
op1[14] => opres.IN0
op1[14] => opres[13].DATAA
op1[14] => opres[13].DATAB
op1[14] => opres[13].DATAB
op1[14] => opres[15].DATAB
op1[14] => opres[15].DATAB
op1[14] => Add4.IN2
op1[15] => Add0.IN1
op1[15] => Add2.IN17
op1[15] => opres.IN0
op1[15] => opres.IN0
op1[15] => opres.IN0
op1[15] => opres[14].DATAA
op1[15] => opres[14].DATAB
op1[15] => opres[14].DATAB
op1[15] => opres[15].DATAB
op1[15] => opres[16].DATAB
op1[15] => opres[16].DATAB
op1[15] => Add4.IN1
op2[0] => Add0.IN32
op2[0] => opres.IN1
op2[0] => opres.IN1
op2[0] => opres.IN1
op2[0] => Add4.IN32
op2[0] => Add2.IN16
op2[1] => Add0.IN31
op2[1] => opres.IN1
op2[1] => opres.IN1
op2[1] => opres.IN1
op2[1] => Add4.IN31
op2[1] => Add2.IN15
op2[2] => Add0.IN30
op2[2] => opres.IN1
op2[2] => opres.IN1
op2[2] => opres.IN1
op2[2] => Add4.IN30
op2[2] => Add2.IN14
op2[3] => Add0.IN29
op2[3] => opres.IN1
op2[3] => opres.IN1
op2[3] => opres.IN1
op2[3] => Add4.IN29
op2[3] => Add2.IN13
op2[4] => Add0.IN28
op2[4] => opres.IN1
op2[4] => opres.IN1
op2[4] => opres.IN1
op2[4] => Add4.IN28
op2[4] => Add2.IN12
op2[5] => Add0.IN27
op2[5] => opres.IN1
op2[5] => opres.IN1
op2[5] => opres.IN1
op2[5] => Add4.IN27
op2[5] => Add2.IN11
op2[6] => Add0.IN26
op2[6] => opres.IN1
op2[6] => opres.IN1
op2[6] => opres.IN1
op2[6] => Add4.IN26
op2[6] => Add2.IN10
op2[7] => Add0.IN25
op2[7] => opres.IN1
op2[7] => opres.IN1
op2[7] => opres.IN1
op2[7] => Add4.IN25
op2[7] => Add2.IN9
op2[8] => Add0.IN24
op2[8] => opres.IN1
op2[8] => opres.IN1
op2[8] => opres.IN1
op2[8] => Add4.IN24
op2[8] => Add2.IN8
op2[9] => Add0.IN23
op2[9] => opres.IN1
op2[9] => opres.IN1
op2[9] => opres.IN1
op2[9] => Add4.IN23
op2[9] => Add2.IN7
op2[10] => Add0.IN22
op2[10] => opres.IN1
op2[10] => opres.IN1
op2[10] => opres.IN1
op2[10] => Add4.IN22
op2[10] => Add2.IN6
op2[11] => Add0.IN21
op2[11] => opres.IN1
op2[11] => opres.IN1
op2[11] => opres.IN1
op2[11] => Add4.IN21
op2[11] => Add2.IN5
op2[12] => Add0.IN20
op2[12] => opres.IN1
op2[12] => opres.IN1
op2[12] => opres.IN1
op2[12] => Add4.IN20
op2[12] => Add2.IN4
op2[13] => Add0.IN19
op2[13] => opres.IN1
op2[13] => opres.IN1
op2[13] => opres.IN1
op2[13] => Add4.IN19
op2[13] => Add2.IN3
op2[14] => Add0.IN18
op2[14] => opres.IN1
op2[14] => opres.IN1
op2[14] => opres.IN1
op2[14] => Add4.IN18
op2[14] => Add2.IN2
op2[15] => Add0.IN17
op2[15] => opres.IN1
op2[15] => opres.IN1
op2[15] => opres.IN1
op2[15] => Add4.IN17
op2[15] => Add2.IN1
acarreo => Add1.IN34
acarreo => Add3.IN34
acarreo => Add5.IN34
acarreo => opres[0].DATAB
acarreo => opres[15].DATAA
n <= opres[15].DB_MAX_OUTPUT_PORT_TYPE
z <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
v <= opres[16].DB_MAX_OUTPUT_PORT_TYPE
c <= opres[16].DB_MAX_OUTPUT_PORT_TYPE
h <= opres[8].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= opres[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= opres[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= opres[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= opres[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= opres[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= opres[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= opres[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= opres[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= opres[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= opres[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= opres[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= opres[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= opres[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= opres[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= opres[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= opres[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|mux_1:inst1
sel => sal.OUTPUTSELECT
E0 => sal.DATAB
E1 => sal.DATAA
sal <= sal.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_1:inst101
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_1:inst102
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_1:inst103
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_1:inst104
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_1:inst105
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_1:inst106
RELOJ => valor_interno.CLK
RESET => valor_interno.ACLR
ENTRADA => valor_interno.DATAIN
SALIDA <= valor_interno.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|reg_acoplo_4:inst107
RELOJ => seldirw[0].CLK
RELOJ => seldirw[1].CLK
RELOJ => memw.CLK
RELOJ => selregw[0].CLK
RELOJ => selregw[1].CLK
RELOJ => selregw[2].CLK
RESET => seldirw[0].ACLR
RESET => seldirw[1].ACLR
RESET => memw.ACLR
RESET => selregw[0].ACLR
RESET => selregw[1].ACLR
RESET => selregw[2].ACLR
selregwi[0] => selregw[0].DATAIN
selregwi[1] => selregw[1].DATAIN
selregwi[2] => selregw[2].DATAIN
memwi => memw.DATAIN
seldirwi[0] => seldirw[0].DATAIN
seldirwi[1] => seldirw[1].DATAIN
selregwo[0] <= selregw[0].DB_MAX_OUTPUT_PORT_TYPE
selregwo[1] <= selregw[1].DB_MAX_OUTPUT_PORT_TYPE
selregwo[2] <= selregw[2].DB_MAX_OUTPUT_PORT_TYPE
memwo <= memw.DB_MAX_OUTPUT_PORT_TYPE
seldirwo[0] <= seldirw[0].DB_MAX_OUTPUT_PORT_TYPE
seldirwo[1] <= seldirw[1].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_pc:inst6
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|mux_result:inst2
selresult[0] => Equal0.IN1
selresult[0] => Equal1.IN1
selresult[0] => Equal2.IN0
selresult[0] => Equal3.IN1
selresult[1] => Equal0.IN0
selresult[1] => Equal1.IN0
selresult[1] => Equal2.IN1
selresult[1] => Equal3.IN0
res[0] => datow[0].DATAB
res[1] => datow[1].DATAB
res[2] => datow[2].DATAB
res[3] => datow[3].DATAB
res[4] => datow[4].DATAB
res[5] => datow[5].DATAB
res[6] => datow[6].DATAB
res[7] => datow[7].DATAB
res[8] => datow[8].DATAB
res[9] => datow[9].DATAB
res[10] => datow[10].DATAB
res[11] => datow[11].DATAB
res[12] => datow[12].DATAB
res[13] => datow[13].DATAB
res[14] => datow[14].DATAB
res[15] => datow[15].DATAB
op1[0] => datow[0].DATAA
op1[1] => datow[1].DATAA
op1[2] => datow[2].DATAA
op1[3] => datow[3].DATAA
op1[4] => datow[4].DATAA
op1[5] => datow[5].DATAA
op1[6] => datow[6].DATAA
op1[7] => datow[7].DATAA
op1[8] => datow[8].DATAA
op1[9] => datow[9].DATAA
op1[10] => datow[10].DATAA
op1[11] => datow[11].DATAA
op1[12] => datow[12].DATAA
op1[13] => datow[13].DATAA
op1[14] => datow[14].DATAA
op1[15] => datow[15].DATAA
op2[0] => datow[0].DATAB
op2[1] => datow[1].DATAB
op2[2] => datow[2].DATAB
op2[3] => datow[3].DATAB
op2[4] => datow[4].DATAB
op2[5] => datow[5].DATAB
op2[6] => datow[6].DATAB
op2[7] => datow[7].DATAB
op2[8] => datow[8].DATAB
op2[9] => datow[9].DATAB
op2[10] => datow[10].DATAB
op2[11] => datow[11].DATAB
op2[12] => datow[12].DATAB
op2[13] => datow[13].DATAB
op2[14] => datow[14].DATAB
op2[15] => datow[15].DATAB
d3[0] => dirw[0]$latch.DATAIN
d3[1] => dirw[1]$latch.DATAIN
d3[2] => dirw[2]$latch.DATAIN
d3[3] => dirw[3]$latch.DATAIN
d3[4] => dirw[4]$latch.DATAIN
d3[5] => dirw[5]$latch.DATAIN
d3[6] => dirw[6]$latch.DATAIN
d3[7] => dirw[7]$latch.DATAIN
d3[8] => dirw[8]$latch.DATAIN
d3[9] => dirw[9]$latch.DATAIN
d3[10] => dirw[10]$latch.DATAIN
d3[11] => dirw[11]$latch.DATAIN
d3[12] => dirw[12]$latch.DATAIN
d3[13] => dirw[13]$latch.DATAIN
d3[14] => dirw[14]$latch.DATAIN
d3[15] => dirw[15]$latch.DATAIN
dirw[0] <= dirw[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[1] <= dirw[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[2] <= dirw[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[3] <= dirw[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[4] <= dirw[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[5] <= dirw[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[6] <= dirw[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[7] <= dirw[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[8] <= dirw[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[9] <= dirw[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[10] <= dirw[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[11] <= dirw[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[12] <= dirw[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[13] <= dirw[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[14] <= dirw[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dirw[15] <= dirw[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[0] <= datow[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[1] <= datow[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[2] <= datow[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[3] <= datow[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[4] <= datow[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[5] <= datow[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[6] <= datow[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[7] <= datow[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[8] <= datow[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[9] <= datow[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[10] <= datow[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[11] <= datow[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[12] <= datow[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[13] <= datow[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[14] <= datow[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
datow[15] <= datow[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa3:inst2|registro_pc:inst5
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|sensa_boton:inst6
BOTON => ESIGUIENTE.DATAIN
BOTON => RELOJ.DATAB
CLK => ESIGUIENTE.CLK
CLK => RELOJ~reg0.CLK
RELOJ <= RELOJ~reg0.DB_MAX_OUTPUT_PORT_TYPE
EPRESENTE <= ESIGUIENTE.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3
selco <= reg_acoplo_3:inst10.selco
RELOJ => reg_acoplo_3:inst10.RELOJ
RELOJ => registros:inst700666.RELOJ
RELOJ => registro_pc:inst9.RELOJ
RELOJ => registro_pc:inst700.RELOJ
RELOJ => registro_pc:inst8.RELOJ
RESET => reg_acoplo_3:inst10.RESET
RESET => registros:inst700666.RESET
RESET => registro_pc:inst9.RESET
RESET => registro_pc:inst700.RESET
RESET => registro_pc:inst8.RESET
int31[0] => u_control:inst206.inst[0]
int31[1] => u_control:inst206.inst[1]
int31[2] => u_control:inst206.inst[2]
int31[3] => u_control:inst206.inst[3]
int31[4] => u_control:inst206.inst[4]
int31[5] => u_control:inst206.inst[5]
int31[6] => u_control:inst206.inst[6]
int31[7] => u_control:inst206.inst[7]
int31[8] => u_control:inst206.inst[8]
int31[9] => u_control:inst206.inst[9]
int31[10] => u_control:inst206.inst[10]
int31[11] => u_control:inst206.inst[11]
int31[12] => u_control:inst206.inst[12]
int31[13] => u_control:inst206.inst[13]
int31[14] => u_control:inst206.inst[14]
int31[15] => u_control:inst206.inst[15]
cadjo <= reg_acoplo_3:inst10.cadjo
vfo <= reg_acoplo_3:inst10.vfo
memwo <= reg_acoplo_3:inst10.memwo
ACCA_D[0] <= registros:inst700666.ACCA_D[0]
ACCA_D[1] <= registros:inst700666.ACCA_D[1]
ACCA_D[2] <= registros:inst700666.ACCA_D[2]
ACCA_D[3] <= registros:inst700666.ACCA_D[3]
ACCA_D[4] <= registros:inst700666.ACCA_D[4]
ACCA_D[5] <= registros:inst700666.ACCA_D[5]
ACCA_D[6] <= registros:inst700666.ACCA_D[6]
ACCA_D[7] <= registros:inst700666.ACCA_D[7]
ACCA_D[8] <= registros:inst700666.ACCA_D[8]
ACCA_D[9] <= registros:inst700666.ACCA_D[9]
ACCA_D[10] <= registros:inst700666.ACCA_D[10]
ACCA_D[11] <= registros:inst700666.ACCA_D[11]
ACCA_D[12] <= registros:inst700666.ACCA_D[12]
ACCA_D[13] <= registros:inst700666.ACCA_D[13]
ACCA_D[14] <= registros:inst700666.ACCA_D[14]
ACCA_D[15] <= registros:inst700666.ACCA_D[15]
datoW[0] => registros:inst700666.datoW[0]
datoW[0] => memoria_datos:inst200.datoW[0]
datoW[1] => registros:inst700666.datoW[1]
datoW[1] => memoria_datos:inst200.datoW[1]
datoW[2] => registros:inst700666.datoW[2]
datoW[2] => memoria_datos:inst200.datoW[2]
datoW[3] => registros:inst700666.datoW[3]
datoW[3] => memoria_datos:inst200.datoW[3]
datoW[4] => registros:inst700666.datoW[4]
datoW[4] => memoria_datos:inst200.datoW[4]
datoW[5] => registros:inst700666.datoW[5]
datoW[5] => memoria_datos:inst200.datoW[5]
datoW[6] => registros:inst700666.datoW[6]
datoW[6] => memoria_datos:inst200.datoW[6]
datoW[7] => registros:inst700666.datoW[7]
datoW[7] => memoria_datos:inst200.datoW[7]
datoW[8] => registros:inst700666.datoW[8]
datoW[8] => memoria_datos:inst200.datoW[8]
datoW[9] => registros:inst700666.datoW[9]
datoW[9] => memoria_datos:inst200.datoW[9]
datoW[10] => registros:inst700666.datoW[10]
datoW[10] => memoria_datos:inst200.datoW[10]
datoW[11] => registros:inst700666.datoW[11]
datoW[11] => memoria_datos:inst200.datoW[11]
datoW[12] => registros:inst700666.datoW[12]
datoW[12] => memoria_datos:inst200.datoW[12]
datoW[13] => registros:inst700666.datoW[13]
datoW[13] => memoria_datos:inst200.datoW[13]
datoW[14] => registros:inst700666.datoW[14]
datoW[14] => memoria_datos:inst200.datoW[14]
datoW[15] => registros:inst700666.datoW[15]
datoW[15] => memoria_datos:inst200.datoW[15]
selregw[0] => registros:inst700666.selregw[0]
selregw[1] => registros:inst700666.selregw[1]
selregw[2] => registros:inst700666.selregw[2]
ACCB_D[0] <= registros:inst700666.ACCB_D[0]
ACCB_D[1] <= registros:inst700666.ACCB_D[1]
ACCB_D[2] <= registros:inst700666.ACCB_D[2]
ACCB_D[3] <= registros:inst700666.ACCB_D[3]
ACCB_D[4] <= registros:inst700666.ACCB_D[4]
ACCB_D[5] <= registros:inst700666.ACCB_D[5]
ACCB_D[6] <= registros:inst700666.ACCB_D[6]
ACCB_D[7] <= registros:inst700666.ACCB_D[7]
ACCB_D[8] <= registros:inst700666.ACCB_D[8]
ACCB_D[9] <= registros:inst700666.ACCB_D[9]
ACCB_D[10] <= registros:inst700666.ACCB_D[10]
ACCB_D[11] <= registros:inst700666.ACCB_D[11]
ACCB_D[12] <= registros:inst700666.ACCB_D[12]
ACCB_D[13] <= registros:inst700666.ACCB_D[13]
ACCB_D[14] <= registros:inst700666.ACCB_D[14]
ACCB_D[15] <= registros:inst700666.ACCB_D[15]
AUX_D[0] <= registros:inst700666.AUX_D[0]
AUX_D[1] <= registros:inst700666.AUX_D[1]
AUX_D[2] <= registros:inst700666.AUX_D[2]
AUX_D[3] <= registros:inst700666.AUX_D[3]
AUX_D[4] <= registros:inst700666.AUX_D[4]
AUX_D[5] <= registros:inst700666.AUX_D[5]
AUX_D[6] <= registros:inst700666.AUX_D[6]
AUX_D[7] <= registros:inst700666.AUX_D[7]
AUX_D[8] <= registros:inst700666.AUX_D[8]
AUX_D[9] <= registros:inst700666.AUX_D[9]
AUX_D[10] <= registros:inst700666.AUX_D[10]
AUX_D[11] <= registros:inst700666.AUX_D[11]
AUX_D[12] <= registros:inst700666.AUX_D[12]
AUX_D[13] <= registros:inst700666.AUX_D[13]
AUX_D[14] <= registros:inst700666.AUX_D[14]
AUX_D[15] <= registros:inst700666.AUX_D[15]
D3[0] <= registro_pc:inst9.SALIDA[0]
D3[1] <= registro_pc:inst9.SALIDA[1]
D3[2] <= registro_pc:inst9.SALIDA[2]
D3[3] <= registro_pc:inst9.SALIDA[3]
D3[4] <= registro_pc:inst9.SALIDA[4]
D3[5] <= registro_pc:inst9.SALIDA[5]
D3[6] <= registro_pc:inst9.SALIDA[6]
D3[7] <= registro_pc:inst9.SALIDA[7]
D3[8] <= registro_pc:inst9.SALIDA[8]
D3[9] <= registro_pc:inst9.SALIDA[9]
D3[10] <= registro_pc:inst9.SALIDA[10]
D3[11] <= registro_pc:inst9.SALIDA[11]
D3[12] <= registro_pc:inst9.SALIDA[12]
D3[13] <= registro_pc:inst9.SALIDA[13]
D3[14] <= registro_pc:inst9.SALIDA[14]
D3[15] <= registro_pc:inst9.SALIDA[15]
PC[0] => mux_pc:inst201.E1[0]
PC[1] => mux_pc:inst201.E1[1]
PC[2] => mux_pc:inst201.E1[2]
PC[3] => mux_pc:inst201.E1[3]
PC[4] => mux_pc:inst201.E1[4]
PC[5] => mux_pc:inst201.E1[5]
PC[6] => mux_pc:inst201.E1[6]
PC[7] => mux_pc:inst201.E1[7]
PC[8] => mux_pc:inst201.E1[8]
PC[9] => mux_pc:inst201.E1[9]
PC[10] => mux_pc:inst201.E1[10]
PC[11] => mux_pc:inst201.E1[11]
PC[12] => mux_pc:inst201.E1[12]
PC[13] => mux_pc:inst201.E1[13]
PC[14] => mux_pc:inst201.E1[14]
PC[15] => mux_pc:inst201.E1[15]
INST15[0] => mux_pc:inst4.E1[0]
INST15[0] => mux_dir:inst2.E1[0]
INST15[0] => mux_pc:inst1.E1[0]
INST15[1] => mux_pc:inst4.E1[1]
INST15[1] => mux_dir:inst2.E1[1]
INST15[1] => mux_pc:inst1.E1[1]
INST15[2] => mux_pc:inst4.E1[2]
INST15[2] => mux_dir:inst2.E1[2]
INST15[2] => mux_pc:inst1.E1[2]
INST15[3] => mux_pc:inst4.E1[3]
INST15[3] => mux_dir:inst2.E1[3]
INST15[3] => mux_pc:inst1.E1[3]
INST15[4] => mux_pc:inst4.E1[4]
INST15[4] => mux_dir:inst2.E1[4]
INST15[4] => mux_pc:inst1.E1[4]
INST15[5] => mux_pc:inst4.E1[5]
INST15[5] => mux_dir:inst2.E1[5]
INST15[5] => mux_pc:inst1.E1[5]
INST15[6] => mux_pc:inst4.E1[6]
INST15[6] => mux_dir:inst2.E1[6]
INST15[6] => mux_pc:inst1.E1[6]
INST15[7] => mux_pc:inst4.E1[7]
INST15[7] => mux_dir:inst2.E1[7]
INST15[7] => mux_pc:inst1.E1[7]
INST15[8] => mux_pc:inst4.E1[8]
INST15[8] => mux_dir:inst2.E1[8]
INST15[8] => mux_pc:inst1.E1[8]
INST15[9] => mux_pc:inst4.E1[9]
INST15[9] => mux_dir:inst2.E1[9]
INST15[9] => mux_pc:inst1.E1[9]
INST15[10] => mux_pc:inst4.E1[10]
INST15[10] => mux_dir:inst2.E1[10]
INST15[10] => mux_pc:inst1.E1[10]
INST15[11] => mux_pc:inst4.E1[11]
INST15[11] => mux_dir:inst2.E1[11]
INST15[11] => mux_pc:inst1.E1[11]
INST15[12] => mux_pc:inst4.E1[12]
INST15[12] => mux_dir:inst2.E1[12]
INST15[12] => mux_pc:inst1.E1[12]
INST15[13] => mux_pc:inst4.E1[13]
INST15[13] => mux_dir:inst2.E1[13]
INST15[13] => mux_pc:inst1.E1[13]
INST15[14] => mux_pc:inst4.E1[14]
INST15[14] => mux_dir:inst2.E1[14]
INST15[14] => mux_pc:inst1.E1[14]
INST15[15] => mux_pc:inst4.E1[15]
INST15[15] => mux_dir:inst2.E1[15]
INST15[15] => mux_pc:inst1.E1[15]
dirW[0] => mux_dir:inst2.E2[0]
dirW[1] => mux_dir:inst2.E2[1]
dirW[2] => mux_dir:inst2.E2[2]
dirW[3] => mux_dir:inst2.E2[3]
dirW[4] => mux_dir:inst2.E2[4]
dirW[5] => mux_dir:inst2.E2[5]
dirW[6] => mux_dir:inst2.E2[6]
dirW[7] => mux_dir:inst2.E2[7]
dirW[8] => mux_dir:inst2.E2[8]
dirW[9] => mux_dir:inst2.E2[9]
dirW[10] => mux_dir:inst2.E2[10]
dirW[11] => mux_dir:inst2.E2[11]
dirW[12] => mux_dir:inst2.E2[12]
dirW[13] => mux_dir:inst2.E2[13]
dirW[14] => mux_dir:inst2.E2[14]
dirW[15] => mux_dir:inst2.E2[15]
seldirw[0] => mux_dirw:inst6.seldirw[0]
seldirw[1] => mux_dirw:inst6.seldirw[1]
IX_D[0] <= registros:inst700666.IX_D[0]
IX_D[1] <= registros:inst700666.IX_D[1]
IX_D[2] <= registros:inst700666.IX_D[2]
IX_D[3] <= registros:inst700666.IX_D[3]
IX_D[4] <= registros:inst700666.IX_D[4]
IX_D[5] <= registros:inst700666.IX_D[5]
IX_D[6] <= registros:inst700666.IX_D[6]
IX_D[7] <= registros:inst700666.IX_D[7]
IX_D[8] <= registros:inst700666.IX_D[8]
IX_D[9] <= registros:inst700666.IX_D[9]
IX_D[10] <= registros:inst700666.IX_D[10]
IX_D[11] <= registros:inst700666.IX_D[11]
IX_D[12] <= registros:inst700666.IX_D[12]
IX_D[13] <= registros:inst700666.IX_D[13]
IX_D[14] <= registros:inst700666.IX_D[14]
IX_D[15] <= registros:inst700666.IX_D[15]
IY_D[0] <= registros:inst700666.IY_D[0]
IY_D[1] <= registros:inst700666.IY_D[1]
IY_D[2] <= registros:inst700666.IY_D[2]
IY_D[3] <= registros:inst700666.IY_D[3]
IY_D[4] <= registros:inst700666.IY_D[4]
IY_D[5] <= registros:inst700666.IY_D[5]
IY_D[6] <= registros:inst700666.IY_D[6]
IY_D[7] <= registros:inst700666.IY_D[7]
IY_D[8] <= registros:inst700666.IY_D[8]
IY_D[9] <= registros:inst700666.IY_D[9]
IY_D[10] <= registros:inst700666.IY_D[10]
IY_D[11] <= registros:inst700666.IY_D[11]
IY_D[12] <= registros:inst700666.IY_D[12]
IY_D[13] <= registros:inst700666.IY_D[13]
IY_D[14] <= registros:inst700666.IY_D[14]
IY_D[15] <= registros:inst700666.IY_D[15]
OP1[0] <= registro_pc:inst700.SALIDA[0]
OP1[1] <= registro_pc:inst700.SALIDA[1]
OP1[2] <= registro_pc:inst700.SALIDA[2]
OP1[3] <= registro_pc:inst700.SALIDA[3]
OP1[4] <= registro_pc:inst700.SALIDA[4]
OP1[5] <= registro_pc:inst700.SALIDA[5]
OP1[6] <= registro_pc:inst700.SALIDA[6]
OP1[7] <= registro_pc:inst700.SALIDA[7]
OP1[8] <= registro_pc:inst700.SALIDA[8]
OP1[9] <= registro_pc:inst700.SALIDA[9]
OP1[10] <= registro_pc:inst700.SALIDA[10]
OP1[11] <= registro_pc:inst700.SALIDA[11]
OP1[12] <= registro_pc:inst700.SALIDA[12]
OP1[13] <= registro_pc:inst700.SALIDA[13]
OP1[14] <= registro_pc:inst700.SALIDA[14]
OP1[15] <= registro_pc:inst700.SALIDA[15]
memW => memoria_datos:inst200.memW
INST7[0] => ext_signo:inst.entrada[0]
INST7[1] => ext_signo:inst.entrada[1]
INST7[2] => ext_signo:inst.entrada[2]
INST7[3] => ext_signo:inst.entrada[3]
INST7[4] => ext_signo:inst.entrada[4]
INST7[5] => ext_signo:inst.entrada[5]
INST7[6] => ext_signo:inst.entrada[6]
INST7[7] => ext_signo:inst.entrada[7]
OP2[0] <= registro_pc:inst8.SALIDA[0]
OP2[1] <= registro_pc:inst8.SALIDA[1]
OP2[2] <= registro_pc:inst8.SALIDA[2]
OP2[3] <= registro_pc:inst8.SALIDA[3]
OP2[4] <= registro_pc:inst8.SALIDA[4]
OP2[5] <= registro_pc:inst8.SALIDA[5]
OP2[6] <= registro_pc:inst8.SALIDA[6]
OP2[7] <= registro_pc:inst8.SALIDA[7]
OP2[8] <= registro_pc:inst8.SALIDA[8]
OP2[9] <= registro_pc:inst8.SALIDA[9]
OP2[10] <= registro_pc:inst8.SALIDA[10]
OP2[11] <= registro_pc:inst8.SALIDA[11]
OP2[12] <= registro_pc:inst8.SALIDA[12]
OP2[13] <= registro_pc:inst8.SALIDA[13]
OP2[14] <= registro_pc:inst8.SALIDA[14]
OP2[15] <= registro_pc:inst8.SALIDA[15]
selbrancho[0] <= reg_acoplo_3:inst10.selbrancho[0]
selbrancho[1] <= reg_acoplo_3:inst10.selbrancho[1]
selbrancho[2] <= reg_acoplo_3:inst10.selbrancho[2]
seldirwo[0] <= reg_acoplo_3:inst10.seldirwo[0]
seldirwo[1] <= reg_acoplo_3:inst10.seldirwo[1]
selfalgso[0] <= reg_acoplo_3:inst10.selfalgso[0]
selfalgso[1] <= reg_acoplo_3:inst10.selfalgso[1]
selfalgso[2] <= reg_acoplo_3:inst10.selfalgso[2]
selfalgso[3] <= reg_acoplo_3:inst10.selfalgso[3]
selopo[0] <= reg_acoplo_3:inst10.selopo[0]
selopo[1] <= reg_acoplo_3:inst10.selopo[1]
selopo[2] <= reg_acoplo_3:inst10.selopo[2]
selopo[3] <= reg_acoplo_3:inst10.selopo[3]
selregwo[0] <= reg_acoplo_3:inst10.selregwo[0]
selregwo[1] <= reg_acoplo_3:inst10.selregwo[1]
selregwo[2] <= reg_acoplo_3:inst10.selregwo[2]
selresulto[0] <= reg_acoplo_3:inst10.selresulto[0]
selresulto[1] <= reg_acoplo_3:inst10.selresulto[1]
SP_D[0] <= registros:inst700666.SP_D[0]
SP_D[1] <= registros:inst700666.SP_D[1]
SP_D[2] <= registros:inst700666.SP_D[2]
SP_D[3] <= registros:inst700666.SP_D[3]
SP_D[4] <= registros:inst700666.SP_D[4]
SP_D[5] <= registros:inst700666.SP_D[5]
SP_D[6] <= registros:inst700666.SP_D[6]
SP_D[7] <= registros:inst700666.SP_D[7]
SP_D[8] <= registros:inst700666.SP_D[8]
SP_D[9] <= registros:inst700666.SP_D[9]
SP_D[10] <= registros:inst700666.SP_D[10]
SP_D[11] <= registros:inst700666.SP_D[11]
SP_D[12] <= registros:inst700666.SP_D[12]
SP_D[13] <= registros:inst700666.SP_D[13]
SP_D[14] <= registros:inst700666.SP_D[14]
SP_D[15] <= registros:inst700666.SP_D[15]


|pipeline|etapa2:inst3|reg_acoplo_3:inst10
RELOJ => seldirw[0].CLK
RELOJ => seldirw[1].CLK
RELOJ => memw.CLK
RELOJ => selregw[0].CLK
RELOJ => selregw[1].CLK
RELOJ => selregw[2].CLK
RELOJ => vf.CLK
RELOJ => selbranch[0].CLK
RELOJ => selbranch[1].CLK
RELOJ => selbranch[2].CLK
RELOJ => selfalgs[0].CLK
RELOJ => selfalgs[1].CLK
RELOJ => selfalgs[2].CLK
RELOJ => selfalgs[3].CLK
RELOJ => cadj.CLK
RELOJ => selc.CLK
RELOJ => selresult[0].CLK
RELOJ => selresult[1].CLK
RELOJ => selop[0].CLK
RELOJ => selop[1].CLK
RELOJ => selop[2].CLK
RELOJ => selop[3].CLK
RESET => seldirw[0].ACLR
RESET => seldirw[1].ACLR
RESET => memw.ACLR
RESET => selregw[0].ACLR
RESET => selregw[1].ACLR
RESET => selregw[2].ACLR
RESET => vf.PRESET
RESET => selbranch[0].ACLR
RESET => selbranch[1].ACLR
RESET => selbranch[2].ACLR
RESET => selfalgs[0].ACLR
RESET => selfalgs[1].ACLR
RESET => selfalgs[2].ACLR
RESET => selfalgs[3].ACLR
RESET => cadj.ACLR
RESET => selc.ACLR
RESET => selresult[0].ACLR
RESET => selresult[1].ACLR
RESET => selop[0].ACLR
RESET => selop[1].ACLR
RESET => selop[2].ACLR
RESET => selop[3].ACLR
selopi[0] => selop[0].DATAIN
selopi[1] => selop[1].DATAIN
selopi[2] => selop[2].DATAIN
selopi[3] => selop[3].DATAIN
selresulti[0] => selresult[0].DATAIN
selresulti[1] => selresult[1].DATAIN
selci => selc.DATAIN
cadji => cadj.DATAIN
selfalgsi[0] => selfalgs[0].DATAIN
selfalgsi[1] => selfalgs[1].DATAIN
selfalgsi[2] => selfalgs[2].DATAIN
selfalgsi[3] => selfalgs[3].DATAIN
selbranchi[0] => selbranch[0].DATAIN
selbranchi[1] => selbranch[1].DATAIN
selbranchi[2] => selbranch[2].DATAIN
vfi => vf.DATAIN
selregwi[0] => selregw[0].DATAIN
selregwi[1] => selregw[1].DATAIN
selregwi[2] => selregw[2].DATAIN
memwi => memw.DATAIN
seldirwi[0] => seldirw[0].DATAIN
seldirwi[1] => seldirw[1].DATAIN
selopo[0] <= selop[0].DB_MAX_OUTPUT_PORT_TYPE
selopo[1] <= selop[1].DB_MAX_OUTPUT_PORT_TYPE
selopo[2] <= selop[2].DB_MAX_OUTPUT_PORT_TYPE
selopo[3] <= selop[3].DB_MAX_OUTPUT_PORT_TYPE
selresulto[0] <= selresult[0].DB_MAX_OUTPUT_PORT_TYPE
selresulto[1] <= selresult[1].DB_MAX_OUTPUT_PORT_TYPE
selco <= selc.DB_MAX_OUTPUT_PORT_TYPE
cadjo <= cadj.DB_MAX_OUTPUT_PORT_TYPE
selfalgso[0] <= selfalgs[0].DB_MAX_OUTPUT_PORT_TYPE
selfalgso[1] <= selfalgs[1].DB_MAX_OUTPUT_PORT_TYPE
selfalgso[2] <= selfalgs[2].DB_MAX_OUTPUT_PORT_TYPE
selfalgso[3] <= selfalgs[3].DB_MAX_OUTPUT_PORT_TYPE
selbrancho[0] <= selbranch[0].DB_MAX_OUTPUT_PORT_TYPE
selbrancho[1] <= selbranch[1].DB_MAX_OUTPUT_PORT_TYPE
selbrancho[2] <= selbranch[2].DB_MAX_OUTPUT_PORT_TYPE
vfo <= vf.DB_MAX_OUTPUT_PORT_TYPE
selregwo[0] <= selregw[0].DB_MAX_OUTPUT_PORT_TYPE
selregwo[1] <= selregw[1].DB_MAX_OUTPUT_PORT_TYPE
selregwo[2] <= selregw[2].DB_MAX_OUTPUT_PORT_TYPE
memwo <= memw.DB_MAX_OUTPUT_PORT_TYPE
seldirwo[0] <= seldirw[0].DB_MAX_OUTPUT_PORT_TYPE
seldirwo[1] <= seldirw[1].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|u_control:inst206
inst[0] => Equal0.IN31
inst[0] => Equal1.IN31
inst[0] => Equal2.IN31
inst[0] => Equal3.IN31
inst[0] => Equal4.IN31
inst[1] => Equal0.IN30
inst[1] => Equal1.IN30
inst[1] => Equal2.IN30
inst[1] => Equal3.IN30
inst[1] => Equal4.IN30
inst[2] => Equal0.IN29
inst[2] => Equal1.IN29
inst[2] => Equal2.IN29
inst[2] => Equal3.IN29
inst[2] => Equal4.IN29
inst[3] => Equal0.IN28
inst[3] => Equal1.IN28
inst[3] => Equal2.IN28
inst[3] => Equal3.IN28
inst[3] => Equal4.IN28
inst[4] => Equal0.IN27
inst[4] => Equal1.IN27
inst[4] => Equal2.IN27
inst[4] => Equal3.IN27
inst[4] => Equal4.IN27
inst[5] => Equal0.IN26
inst[5] => Equal1.IN26
inst[5] => Equal2.IN26
inst[5] => Equal3.IN26
inst[5] => Equal4.IN26
inst[6] => Equal0.IN25
inst[6] => Equal1.IN25
inst[6] => Equal2.IN25
inst[6] => Equal3.IN25
inst[6] => Equal4.IN25
inst[7] => Equal0.IN24
inst[7] => Equal1.IN24
inst[7] => Equal2.IN24
inst[7] => Equal3.IN24
inst[7] => Equal4.IN24
inst[8] => Equal0.IN23
inst[8] => Equal1.IN23
inst[8] => Equal2.IN23
inst[8] => Equal3.IN23
inst[8] => Equal4.IN23
inst[9] => Equal0.IN22
inst[9] => Equal1.IN22
inst[9] => Equal2.IN22
inst[9] => Equal3.IN22
inst[9] => Equal4.IN22
inst[10] => Equal0.IN21
inst[10] => Equal1.IN21
inst[10] => Equal2.IN21
inst[10] => Equal3.IN21
inst[10] => Equal4.IN21
inst[11] => Equal0.IN20
inst[11] => Equal1.IN20
inst[11] => Equal2.IN20
inst[11] => Equal3.IN20
inst[11] => Equal4.IN20
inst[12] => Equal0.IN19
inst[12] => Equal1.IN19
inst[12] => Equal2.IN19
inst[12] => Equal3.IN19
inst[12] => Equal4.IN19
inst[13] => Equal0.IN18
inst[13] => Equal1.IN18
inst[13] => Equal2.IN18
inst[13] => Equal3.IN18
inst[13] => Equal4.IN18
inst[14] => Equal0.IN17
inst[14] => Equal1.IN17
inst[14] => Equal2.IN17
inst[14] => Equal3.IN17
inst[14] => Equal4.IN17
inst[15] => Equal0.IN16
inst[15] => Equal1.IN16
inst[15] => Equal2.IN16
inst[15] => Equal3.IN16
inst[15] => Equal4.IN16
selregr[0] <= selregr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selregr[1] <= <GND>
selregr[2] <= <GND>
selregr[3] <= <GND>
sels1 <= <GND>
sr <= sr$latch.DB_MAX_OUTPUT_PORT_TYPE
cin <= <GND>
sels2 <= <GND>
seldato <= seldato$latch.DB_MAX_OUTPUT_PORT_TYPE
selsrc[0] <= selsrc[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selsrc[1] <= selsrc[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
selsrc[2] <= <GND>
seldir[0] <= seldir[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
seldir[1] <= <GND>
selop[0] <= selop[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selop[1] <= <GND>
selop[2] <= selop[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
selop[3] <= <GND>
selresult[0] <= selresult[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selresult[1] <= <GND>
selc <= selc$latch.DB_MAX_OUTPUT_PORT_TYPE
cadj <= <GND>
selfalgs[0] <= selfalgs[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selfalgs[1] <= selfalgs[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
selfalgs[2] <= <GND>
selfalgs[3] <= <GND>
selbranch[0] <= <GND>
selbranch[1] <= <GND>
selbranch[2] <= <GND>
vf <= vf$latch.DB_MAX_OUTPUT_PORT_TYPE
selregw[0] <= selregw[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
selregw[1] <= <GND>
selregw[2] <= selregw[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
memw <= <GND>
seldirw[0] <= <GND>
seldirw[1] <= <GND>


|pipeline|etapa2:inst3|registros:inst700666
ACCA_D[0] <= registro_esp:ACCA.SALIDA[0]
ACCA_D[1] <= registro_esp:ACCA.SALIDA[1]
ACCA_D[2] <= registro_esp:ACCA.SALIDA[2]
ACCA_D[3] <= registro_esp:ACCA.SALIDA[3]
ACCA_D[4] <= registro_esp:ACCA.SALIDA[4]
ACCA_D[5] <= registro_esp:ACCA.SALIDA[5]
ACCA_D[6] <= registro_esp:ACCA.SALIDA[6]
ACCA_D[7] <= registro_esp:ACCA.SALIDA[7]
ACCA_D[8] <= registro_esp:ACCA.SALIDA[8]
ACCA_D[9] <= registro_esp:ACCA.SALIDA[9]
ACCA_D[10] <= registro_esp:ACCA.SALIDA[10]
ACCA_D[11] <= registro_esp:ACCA.SALIDA[11]
ACCA_D[12] <= registro_esp:ACCA.SALIDA[12]
ACCA_D[13] <= registro_esp:ACCA.SALIDA[13]
ACCA_D[14] <= registro_esp:ACCA.SALIDA[14]
ACCA_D[15] <= registro_esp:ACCA.SALIDA[15]
RELOJ => registro_esp:ACCA.RELOJ
RELOJ => registro_esp:ACCB.RELOJ
RELOJ => registro_esp:AUX.RELOJ
RELOJ => registro_esp:IX.RELOJ
RELOJ => registro_esp:IY.RELOJ
RELOJ => registro_esp:SP.RELOJ
RESET => registro_esp:ACCA.RESET
RESET => registro_esp:ACCB.RESET
RESET => registro_esp:AUX.RESET
RESET => registro_esp:IX.RESET
RESET => registro_esp:IY.RESET
RESET => registro_esp:SP.RESET
selregw[0] => deco_regw:inst1000.selregw[0]
selregw[1] => deco_regw:inst1000.selregw[1]
selregw[2] => deco_regw:inst1000.selregw[2]
datoW[0] => registro_esp:ACCA.ENTRADA[0]
datoW[0] => registro_esp:ACCB.ENTRADA[0]
datoW[0] => registro_esp:AUX.ENTRADA[0]
datoW[0] => registro_esp:IX.ENTRADA[0]
datoW[0] => registro_esp:IY.ENTRADA[0]
datoW[0] => registro_esp:SP.ENTRADA[0]
datoW[1] => registro_esp:ACCA.ENTRADA[1]
datoW[1] => registro_esp:ACCB.ENTRADA[1]
datoW[1] => registro_esp:AUX.ENTRADA[1]
datoW[1] => registro_esp:IX.ENTRADA[1]
datoW[1] => registro_esp:IY.ENTRADA[1]
datoW[1] => registro_esp:SP.ENTRADA[1]
datoW[2] => registro_esp:ACCA.ENTRADA[2]
datoW[2] => registro_esp:ACCB.ENTRADA[2]
datoW[2] => registro_esp:AUX.ENTRADA[2]
datoW[2] => registro_esp:IX.ENTRADA[2]
datoW[2] => registro_esp:IY.ENTRADA[2]
datoW[2] => registro_esp:SP.ENTRADA[2]
datoW[3] => registro_esp:ACCA.ENTRADA[3]
datoW[3] => registro_esp:ACCB.ENTRADA[3]
datoW[3] => registro_esp:AUX.ENTRADA[3]
datoW[3] => registro_esp:IX.ENTRADA[3]
datoW[3] => registro_esp:IY.ENTRADA[3]
datoW[3] => registro_esp:SP.ENTRADA[3]
datoW[4] => registro_esp:ACCA.ENTRADA[4]
datoW[4] => registro_esp:ACCB.ENTRADA[4]
datoW[4] => registro_esp:AUX.ENTRADA[4]
datoW[4] => registro_esp:IX.ENTRADA[4]
datoW[4] => registro_esp:IY.ENTRADA[4]
datoW[4] => registro_esp:SP.ENTRADA[4]
datoW[5] => registro_esp:ACCA.ENTRADA[5]
datoW[5] => registro_esp:ACCB.ENTRADA[5]
datoW[5] => registro_esp:AUX.ENTRADA[5]
datoW[5] => registro_esp:IX.ENTRADA[5]
datoW[5] => registro_esp:IY.ENTRADA[5]
datoW[5] => registro_esp:SP.ENTRADA[5]
datoW[6] => registro_esp:ACCA.ENTRADA[6]
datoW[6] => registro_esp:ACCB.ENTRADA[6]
datoW[6] => registro_esp:AUX.ENTRADA[6]
datoW[6] => registro_esp:IX.ENTRADA[6]
datoW[6] => registro_esp:IY.ENTRADA[6]
datoW[6] => registro_esp:SP.ENTRADA[6]
datoW[7] => registro_esp:ACCA.ENTRADA[7]
datoW[7] => registro_esp:ACCB.ENTRADA[7]
datoW[7] => registro_esp:AUX.ENTRADA[7]
datoW[7] => registro_esp:IX.ENTRADA[7]
datoW[7] => registro_esp:IY.ENTRADA[7]
datoW[7] => registro_esp:SP.ENTRADA[7]
datoW[8] => registro_esp:ACCA.ENTRADA[8]
datoW[8] => registro_esp:ACCB.ENTRADA[8]
datoW[8] => registro_esp:AUX.ENTRADA[8]
datoW[8] => registro_esp:IX.ENTRADA[8]
datoW[8] => registro_esp:IY.ENTRADA[8]
datoW[8] => registro_esp:SP.ENTRADA[8]
datoW[9] => registro_esp:ACCA.ENTRADA[9]
datoW[9] => registro_esp:ACCB.ENTRADA[9]
datoW[9] => registro_esp:AUX.ENTRADA[9]
datoW[9] => registro_esp:IX.ENTRADA[9]
datoW[9] => registro_esp:IY.ENTRADA[9]
datoW[9] => registro_esp:SP.ENTRADA[9]
datoW[10] => registro_esp:ACCA.ENTRADA[10]
datoW[10] => registro_esp:ACCB.ENTRADA[10]
datoW[10] => registro_esp:AUX.ENTRADA[10]
datoW[10] => registro_esp:IX.ENTRADA[10]
datoW[10] => registro_esp:IY.ENTRADA[10]
datoW[10] => registro_esp:SP.ENTRADA[10]
datoW[11] => registro_esp:ACCA.ENTRADA[11]
datoW[11] => registro_esp:ACCB.ENTRADA[11]
datoW[11] => registro_esp:AUX.ENTRADA[11]
datoW[11] => registro_esp:IX.ENTRADA[11]
datoW[11] => registro_esp:IY.ENTRADA[11]
datoW[11] => registro_esp:SP.ENTRADA[11]
datoW[12] => registro_esp:ACCA.ENTRADA[12]
datoW[12] => registro_esp:ACCB.ENTRADA[12]
datoW[12] => registro_esp:AUX.ENTRADA[12]
datoW[12] => registro_esp:IX.ENTRADA[12]
datoW[12] => registro_esp:IY.ENTRADA[12]
datoW[12] => registro_esp:SP.ENTRADA[12]
datoW[13] => registro_esp:ACCA.ENTRADA[13]
datoW[13] => registro_esp:ACCB.ENTRADA[13]
datoW[13] => registro_esp:AUX.ENTRADA[13]
datoW[13] => registro_esp:IX.ENTRADA[13]
datoW[13] => registro_esp:IY.ENTRADA[13]
datoW[13] => registro_esp:SP.ENTRADA[13]
datoW[14] => registro_esp:ACCA.ENTRADA[14]
datoW[14] => registro_esp:ACCB.ENTRADA[14]
datoW[14] => registro_esp:AUX.ENTRADA[14]
datoW[14] => registro_esp:IX.ENTRADA[14]
datoW[14] => registro_esp:IY.ENTRADA[14]
datoW[14] => registro_esp:SP.ENTRADA[14]
datoW[15] => registro_esp:ACCA.ENTRADA[15]
datoW[15] => registro_esp:ACCB.ENTRADA[15]
datoW[15] => registro_esp:AUX.ENTRADA[15]
datoW[15] => registro_esp:IX.ENTRADA[15]
datoW[15] => registro_esp:IY.ENTRADA[15]
datoW[15] => registro_esp:SP.ENTRADA[15]
ACCB_D[0] <= registro_esp:ACCB.SALIDA[0]
ACCB_D[1] <= registro_esp:ACCB.SALIDA[1]
ACCB_D[2] <= registro_esp:ACCB.SALIDA[2]
ACCB_D[3] <= registro_esp:ACCB.SALIDA[3]
ACCB_D[4] <= registro_esp:ACCB.SALIDA[4]
ACCB_D[5] <= registro_esp:ACCB.SALIDA[5]
ACCB_D[6] <= registro_esp:ACCB.SALIDA[6]
ACCB_D[7] <= registro_esp:ACCB.SALIDA[7]
ACCB_D[8] <= registro_esp:ACCB.SALIDA[8]
ACCB_D[9] <= registro_esp:ACCB.SALIDA[9]
ACCB_D[10] <= registro_esp:ACCB.SALIDA[10]
ACCB_D[11] <= registro_esp:ACCB.SALIDA[11]
ACCB_D[12] <= registro_esp:ACCB.SALIDA[12]
ACCB_D[13] <= registro_esp:ACCB.SALIDA[13]
ACCB_D[14] <= registro_esp:ACCB.SALIDA[14]
ACCB_D[15] <= registro_esp:ACCB.SALIDA[15]
AUX_D[0] <= registro_esp:AUX.SALIDA[0]
AUX_D[1] <= registro_esp:AUX.SALIDA[1]
AUX_D[2] <= registro_esp:AUX.SALIDA[2]
AUX_D[3] <= registro_esp:AUX.SALIDA[3]
AUX_D[4] <= registro_esp:AUX.SALIDA[4]
AUX_D[5] <= registro_esp:AUX.SALIDA[5]
AUX_D[6] <= registro_esp:AUX.SALIDA[6]
AUX_D[7] <= registro_esp:AUX.SALIDA[7]
AUX_D[8] <= registro_esp:AUX.SALIDA[8]
AUX_D[9] <= registro_esp:AUX.SALIDA[9]
AUX_D[10] <= registro_esp:AUX.SALIDA[10]
AUX_D[11] <= registro_esp:AUX.SALIDA[11]
AUX_D[12] <= registro_esp:AUX.SALIDA[12]
AUX_D[13] <= registro_esp:AUX.SALIDA[13]
AUX_D[14] <= registro_esp:AUX.SALIDA[14]
AUX_D[15] <= registro_esp:AUX.SALIDA[15]
D1[0] <= mux_regs:inst.D1[0]
D1[1] <= mux_regs:inst.D1[1]
D1[2] <= mux_regs:inst.D1[2]
D1[3] <= mux_regs:inst.D1[3]
D1[4] <= mux_regs:inst.D1[4]
D1[5] <= mux_regs:inst.D1[5]
D1[6] <= mux_regs:inst.D1[6]
D1[7] <= mux_regs:inst.D1[7]
D1[8] <= mux_regs:inst.D1[8]
D1[9] <= mux_regs:inst.D1[9]
D1[10] <= mux_regs:inst.D1[10]
D1[11] <= mux_regs:inst.D1[11]
D1[12] <= mux_regs:inst.D1[12]
D1[13] <= mux_regs:inst.D1[13]
D1[14] <= mux_regs:inst.D1[14]
D1[15] <= mux_regs:inst.D1[15]
selregr[0] => mux_regs:inst.selregr[0]
selregr[1] => mux_regs:inst.selregr[1]
selregr[2] => mux_regs:inst.selregr[2]
selregr[3] => mux_regs:inst.selregr[3]
D2[0] <= mux_regs:inst.D2[0]
D2[1] <= mux_regs:inst.D2[1]
D2[2] <= mux_regs:inst.D2[2]
D2[3] <= mux_regs:inst.D2[3]
D2[4] <= mux_regs:inst.D2[4]
D2[5] <= mux_regs:inst.D2[5]
D2[6] <= mux_regs:inst.D2[6]
D2[7] <= mux_regs:inst.D2[7]
D2[8] <= mux_regs:inst.D2[8]
D2[9] <= mux_regs:inst.D2[9]
D2[10] <= mux_regs:inst.D2[10]
D2[11] <= mux_regs:inst.D2[11]
D2[12] <= mux_regs:inst.D2[12]
D2[13] <= mux_regs:inst.D2[13]
D2[14] <= mux_regs:inst.D2[14]
D2[15] <= mux_regs:inst.D2[15]
IX_D[0] <= registro_esp:IX.SALIDA[0]
IX_D[1] <= registro_esp:IX.SALIDA[1]
IX_D[2] <= registro_esp:IX.SALIDA[2]
IX_D[3] <= registro_esp:IX.SALIDA[3]
IX_D[4] <= registro_esp:IX.SALIDA[4]
IX_D[5] <= registro_esp:IX.SALIDA[5]
IX_D[6] <= registro_esp:IX.SALIDA[6]
IX_D[7] <= registro_esp:IX.SALIDA[7]
IX_D[8] <= registro_esp:IX.SALIDA[8]
IX_D[9] <= registro_esp:IX.SALIDA[9]
IX_D[10] <= registro_esp:IX.SALIDA[10]
IX_D[11] <= registro_esp:IX.SALIDA[11]
IX_D[12] <= registro_esp:IX.SALIDA[12]
IX_D[13] <= registro_esp:IX.SALIDA[13]
IX_D[14] <= registro_esp:IX.SALIDA[14]
IX_D[15] <= registro_esp:IX.SALIDA[15]
IY_D[0] <= registro_esp:IY.SALIDA[0]
IY_D[1] <= registro_esp:IY.SALIDA[1]
IY_D[2] <= registro_esp:IY.SALIDA[2]
IY_D[3] <= registro_esp:IY.SALIDA[3]
IY_D[4] <= registro_esp:IY.SALIDA[4]
IY_D[5] <= registro_esp:IY.SALIDA[5]
IY_D[6] <= registro_esp:IY.SALIDA[6]
IY_D[7] <= registro_esp:IY.SALIDA[7]
IY_D[8] <= registro_esp:IY.SALIDA[8]
IY_D[9] <= registro_esp:IY.SALIDA[9]
IY_D[10] <= registro_esp:IY.SALIDA[10]
IY_D[11] <= registro_esp:IY.SALIDA[11]
IY_D[12] <= registro_esp:IY.SALIDA[12]
IY_D[13] <= registro_esp:IY.SALIDA[13]
IY_D[14] <= registro_esp:IY.SALIDA[14]
IY_D[15] <= registro_esp:IY.SALIDA[15]
SP_D[0] <= registro_esp:SP.SALIDA[0]
SP_D[1] <= registro_esp:SP.SALIDA[1]
SP_D[2] <= registro_esp:SP.SALIDA[2]
SP_D[3] <= registro_esp:SP.SALIDA[3]
SP_D[4] <= registro_esp:SP.SALIDA[4]
SP_D[5] <= registro_esp:SP.SALIDA[5]
SP_D[6] <= registro_esp:SP.SALIDA[6]
SP_D[7] <= registro_esp:SP.SALIDA[7]
SP_D[8] <= registro_esp:SP.SALIDA[8]
SP_D[9] <= registro_esp:SP.SALIDA[9]
SP_D[10] <= registro_esp:SP.SALIDA[10]
SP_D[11] <= registro_esp:SP.SALIDA[11]
SP_D[12] <= registro_esp:SP.SALIDA[12]
SP_D[13] <= registro_esp:SP.SALIDA[13]
SP_D[14] <= registro_esp:SP.SALIDA[14]
SP_D[15] <= registro_esp:SP.SALIDA[15]


|pipeline|etapa2:inst3|registros:inst700666|registro_esp:ACCA
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
WR => SALIDA[0]~reg0.ENA
WR => SALIDA[1]~reg0.ENA
WR => SALIDA[2]~reg0.ENA
WR => SALIDA[3]~reg0.ENA
WR => SALIDA[4]~reg0.ENA
WR => SALIDA[5]~reg0.ENA
WR => SALIDA[6]~reg0.ENA
WR => SALIDA[7]~reg0.ENA
WR => SALIDA[8]~reg0.ENA
WR => SALIDA[9]~reg0.ENA
WR => SALIDA[10]~reg0.ENA
WR => SALIDA[11]~reg0.ENA
WR => SALIDA[12]~reg0.ENA
WR => SALIDA[13]~reg0.ENA
WR => SALIDA[14]~reg0.ENA
WR => SALIDA[15]~reg0.ENA
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|deco_regw:inst1000
selregw[0] => Equal0.IN2
selregw[0] => Equal1.IN2
selregw[0] => Equal2.IN1
selregw[0] => Equal3.IN2
selregw[0] => Equal4.IN1
selregw[0] => Equal5.IN2
selregw[0] => Equal6.IN0
selregw[1] => Equal0.IN1
selregw[1] => Equal1.IN1
selregw[1] => Equal2.IN2
selregw[1] => Equal3.IN1
selregw[1] => Equal4.IN0
selregw[1] => Equal5.IN0
selregw[1] => Equal6.IN2
selregw[2] => Equal0.IN0
selregw[2] => Equal1.IN0
selregw[2] => Equal2.IN0
selregw[2] => Equal3.IN0
selregw[2] => Equal4.IN2
selregw[2] => Equal5.IN1
selregw[2] => Equal6.IN1
ACCA <= ACCA.DB_MAX_OUTPUT_PORT_TYPE
ACCB <= ACCB.DB_MAX_OUTPUT_PORT_TYPE
IX <= IX.DB_MAX_OUTPUT_PORT_TYPE
IY <= IY.DB_MAX_OUTPUT_PORT_TYPE
SP <= SP.DB_MAX_OUTPUT_PORT_TYPE
AUX <= AUX.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|registro_esp:ACCB
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
WR => SALIDA[0]~reg0.ENA
WR => SALIDA[1]~reg0.ENA
WR => SALIDA[2]~reg0.ENA
WR => SALIDA[3]~reg0.ENA
WR => SALIDA[4]~reg0.ENA
WR => SALIDA[5]~reg0.ENA
WR => SALIDA[6]~reg0.ENA
WR => SALIDA[7]~reg0.ENA
WR => SALIDA[8]~reg0.ENA
WR => SALIDA[9]~reg0.ENA
WR => SALIDA[10]~reg0.ENA
WR => SALIDA[11]~reg0.ENA
WR => SALIDA[12]~reg0.ENA
WR => SALIDA[13]~reg0.ENA
WR => SALIDA[14]~reg0.ENA
WR => SALIDA[15]~reg0.ENA
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|registro_esp:AUX
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
WR => SALIDA[0]~reg0.ENA
WR => SALIDA[1]~reg0.ENA
WR => SALIDA[2]~reg0.ENA
WR => SALIDA[3]~reg0.ENA
WR => SALIDA[4]~reg0.ENA
WR => SALIDA[5]~reg0.ENA
WR => SALIDA[6]~reg0.ENA
WR => SALIDA[7]~reg0.ENA
WR => SALIDA[8]~reg0.ENA
WR => SALIDA[9]~reg0.ENA
WR => SALIDA[10]~reg0.ENA
WR => SALIDA[11]~reg0.ENA
WR => SALIDA[12]~reg0.ENA
WR => SALIDA[13]~reg0.ENA
WR => SALIDA[14]~reg0.ENA
WR => SALIDA[15]~reg0.ENA
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|mux_regs:inst
selregr[0] => Equal0.IN3
selregr[0] => Equal1.IN3
selregr[0] => Equal2.IN2
selregr[0] => Equal3.IN3
selregr[0] => Equal4.IN2
selregr[0] => Equal5.IN3
selregr[0] => Equal6.IN1
selregr[0] => Equal7.IN3
selregr[0] => Equal8.IN2
selregr[0] => Equal9.IN3
selregr[0] => Equal10.IN1
selregr[0] => Equal11.IN3
selregr[0] => Equal12.IN1
selregr[0] => Equal13.IN3
selregr[0] => Equal14.IN0
selregr[0] => Equal15.IN3
selregr[1] => Equal0.IN2
selregr[1] => Equal1.IN2
selregr[1] => Equal2.IN3
selregr[1] => Equal3.IN2
selregr[1] => Equal4.IN1
selregr[1] => Equal5.IN1
selregr[1] => Equal6.IN3
selregr[1] => Equal7.IN2
selregr[1] => Equal8.IN1
selregr[1] => Equal9.IN1
selregr[1] => Equal10.IN3
selregr[1] => Equal11.IN2
selregr[1] => Equal12.IN0
selregr[1] => Equal13.IN0
selregr[1] => Equal14.IN3
selregr[1] => Equal15.IN2
selregr[2] => Equal0.IN1
selregr[2] => Equal1.IN1
selregr[2] => Equal2.IN1
selregr[2] => Equal3.IN1
selregr[2] => Equal4.IN3
selregr[2] => Equal5.IN2
selregr[2] => Equal6.IN2
selregr[2] => Equal7.IN1
selregr[2] => Equal8.IN0
selregr[2] => Equal9.IN0
selregr[2] => Equal10.IN0
selregr[2] => Equal11.IN0
selregr[2] => Equal12.IN3
selregr[2] => Equal13.IN2
selregr[2] => Equal14.IN2
selregr[2] => Equal15.IN1
selregr[3] => Equal0.IN0
selregr[3] => Equal1.IN0
selregr[3] => Equal2.IN0
selregr[3] => Equal3.IN0
selregr[3] => Equal4.IN0
selregr[3] => Equal5.IN0
selregr[3] => Equal6.IN0
selregr[3] => Equal7.IN0
selregr[3] => Equal8.IN3
selregr[3] => Equal9.IN2
selregr[3] => Equal10.IN2
selregr[3] => Equal11.IN1
selregr[3] => Equal12.IN2
selregr[3] => Equal13.IN1
selregr[3] => Equal14.IN1
selregr[3] => Equal15.IN0
ACCA[0] => D1[0].DATAB
ACCA[0] => D1[0].DATAB
ACCA[0] => D1[0].DATAB
ACCA[0] => D1[0].DATAB
ACCA[0] => D1[0].DATAB
ACCA[1] => D1[1].DATAB
ACCA[1] => D1[1].DATAB
ACCA[1] => D1[1].DATAB
ACCA[1] => D1[1].DATAB
ACCA[1] => D1[1].DATAB
ACCA[2] => D1[2].DATAB
ACCA[2] => D1[2].DATAB
ACCA[2] => D1[2].DATAB
ACCA[2] => D1[2].DATAB
ACCA[2] => D1[2].DATAB
ACCA[3] => D1[3].DATAB
ACCA[3] => D1[3].DATAB
ACCA[3] => D1[3].DATAB
ACCA[3] => D1[3].DATAB
ACCA[3] => D1[3].DATAB
ACCA[4] => D1[4].DATAB
ACCA[4] => D1[4].DATAB
ACCA[4] => D1[4].DATAB
ACCA[4] => D1[4].DATAB
ACCA[4] => D1[4].DATAB
ACCA[5] => D1[5].DATAB
ACCA[5] => D1[5].DATAB
ACCA[5] => D1[5].DATAB
ACCA[5] => D1[5].DATAB
ACCA[5] => D1[5].DATAB
ACCA[6] => D1[6].DATAB
ACCA[6] => D1[6].DATAB
ACCA[6] => D1[6].DATAB
ACCA[6] => D1[6].DATAB
ACCA[6] => D1[6].DATAB
ACCA[7] => D1[7].DATAB
ACCA[7] => D1[7].DATAB
ACCA[7] => D1[7].DATAB
ACCA[7] => D1[7].DATAB
ACCA[7] => D1[7].DATAB
ACCA[8] => D1[8].DATAB
ACCA[8] => D1[8].DATAB
ACCA[8] => D1[8].DATAB
ACCA[8] => D1[8].DATAB
ACCA[8] => D1[8].DATAB
ACCA[9] => D1[9].DATAB
ACCA[9] => D1[9].DATAB
ACCA[9] => D1[9].DATAB
ACCA[9] => D1[9].DATAB
ACCA[9] => D1[9].DATAB
ACCA[10] => D1[10].DATAB
ACCA[10] => D1[10].DATAB
ACCA[10] => D1[10].DATAB
ACCA[10] => D1[10].DATAB
ACCA[10] => D1[10].DATAB
ACCA[11] => D1[11].DATAB
ACCA[11] => D1[11].DATAB
ACCA[11] => D1[11].DATAB
ACCA[11] => D1[11].DATAB
ACCA[11] => D1[11].DATAB
ACCA[12] => D1[12].DATAB
ACCA[12] => D1[12].DATAB
ACCA[12] => D1[12].DATAB
ACCA[12] => D1[12].DATAB
ACCA[12] => D1[12].DATAB
ACCA[13] => D1[13].DATAB
ACCA[13] => D1[13].DATAB
ACCA[13] => D1[13].DATAB
ACCA[13] => D1[13].DATAB
ACCA[13] => D1[13].DATAB
ACCA[14] => D1[14].DATAB
ACCA[14] => D1[14].DATAB
ACCA[14] => D1[14].DATAB
ACCA[14] => D1[14].DATAB
ACCA[14] => D1[14].DATAB
ACCA[15] => D1[15].DATAB
ACCA[15] => D1[15].DATAB
ACCA[15] => D1[15].DATAB
ACCA[15] => D1[15].DATAB
ACCA[15] => D1[15].DATAB
ACCB[0] => D2[0].DATAB
ACCB[0] => D1[0].DATAB
ACCB[0] => D1[0].DATAB
ACCB[0] => D1[0].DATAB
ACCB[0] => D1[0].DATAB
ACCB[1] => D2[1].DATAB
ACCB[1] => D1[1].DATAB
ACCB[1] => D1[1].DATAB
ACCB[1] => D1[1].DATAB
ACCB[1] => D1[1].DATAB
ACCB[2] => D2[2].DATAB
ACCB[2] => D1[2].DATAB
ACCB[2] => D1[2].DATAB
ACCB[2] => D1[2].DATAB
ACCB[2] => D1[2].DATAB
ACCB[3] => D2[3].DATAB
ACCB[3] => D1[3].DATAB
ACCB[3] => D1[3].DATAB
ACCB[3] => D1[3].DATAB
ACCB[3] => D1[3].DATAB
ACCB[4] => D2[4].DATAB
ACCB[4] => D1[4].DATAB
ACCB[4] => D1[4].DATAB
ACCB[4] => D1[4].DATAB
ACCB[4] => D1[4].DATAB
ACCB[5] => D2[5].DATAB
ACCB[5] => D1[5].DATAB
ACCB[5] => D1[5].DATAB
ACCB[5] => D1[5].DATAB
ACCB[5] => D1[5].DATAB
ACCB[6] => D2[6].DATAB
ACCB[6] => D1[6].DATAB
ACCB[6] => D1[6].DATAB
ACCB[6] => D1[6].DATAB
ACCB[6] => D1[6].DATAB
ACCB[7] => D2[7].DATAB
ACCB[7] => D1[7].DATAB
ACCB[7] => D1[7].DATAB
ACCB[7] => D1[7].DATAB
ACCB[7] => D1[7].DATAB
ACCB[8] => D2[8].DATAB
ACCB[8] => D1[8].DATAB
ACCB[8] => D1[8].DATAB
ACCB[8] => D1[8].DATAB
ACCB[8] => D1[8].DATAB
ACCB[9] => D2[9].DATAB
ACCB[9] => D1[9].DATAB
ACCB[9] => D1[9].DATAB
ACCB[9] => D1[9].DATAB
ACCB[9] => D1[9].DATAB
ACCB[10] => D2[10].DATAB
ACCB[10] => D1[10].DATAB
ACCB[10] => D1[10].DATAB
ACCB[10] => D1[10].DATAB
ACCB[10] => D1[10].DATAB
ACCB[11] => D2[11].DATAB
ACCB[11] => D1[11].DATAB
ACCB[11] => D1[11].DATAB
ACCB[11] => D1[11].DATAB
ACCB[11] => D1[11].DATAB
ACCB[12] => D2[12].DATAB
ACCB[12] => D1[12].DATAB
ACCB[12] => D1[12].DATAB
ACCB[12] => D1[12].DATAB
ACCB[12] => D1[12].DATAB
ACCB[13] => D2[13].DATAB
ACCB[13] => D1[13].DATAB
ACCB[13] => D1[13].DATAB
ACCB[13] => D1[13].DATAB
ACCB[13] => D1[13].DATAB
ACCB[14] => D2[14].DATAB
ACCB[14] => D1[14].DATAB
ACCB[14] => D1[14].DATAB
ACCB[14] => D1[14].DATAB
ACCB[14] => D1[14].DATAB
ACCB[15] => D2[15].DATAB
ACCB[15] => D1[15].DATAB
ACCB[15] => D1[15].DATAB
ACCB[15] => D1[15].DATAB
ACCB[15] => D1[15].DATAB
IX[0] => D2[0].DATAB
IX[0] => D2[0].DATAB
IX[0] => D2[0].DATAB
IX[0] => D1[0].DATAB
IX[1] => D2[1].DATAB
IX[1] => D2[1].DATAB
IX[1] => D2[1].DATAB
IX[1] => D1[1].DATAB
IX[2] => D2[2].DATAB
IX[2] => D2[2].DATAB
IX[2] => D2[2].DATAB
IX[2] => D1[2].DATAB
IX[3] => D2[3].DATAB
IX[3] => D2[3].DATAB
IX[3] => D2[3].DATAB
IX[3] => D1[3].DATAB
IX[4] => D2[4].DATAB
IX[4] => D2[4].DATAB
IX[4] => D2[4].DATAB
IX[4] => D1[4].DATAB
IX[5] => D2[5].DATAB
IX[5] => D2[5].DATAB
IX[5] => D2[5].DATAB
IX[5] => D1[5].DATAB
IX[6] => D2[6].DATAB
IX[6] => D2[6].DATAB
IX[6] => D2[6].DATAB
IX[6] => D1[6].DATAB
IX[7] => D2[7].DATAB
IX[7] => D2[7].DATAB
IX[7] => D2[7].DATAB
IX[7] => D1[7].DATAB
IX[8] => D2[8].DATAB
IX[8] => D2[8].DATAB
IX[8] => D2[8].DATAB
IX[8] => D1[8].DATAB
IX[9] => D2[9].DATAB
IX[9] => D2[9].DATAB
IX[9] => D2[9].DATAB
IX[9] => D1[9].DATAB
IX[10] => D2[10].DATAB
IX[10] => D2[10].DATAB
IX[10] => D2[10].DATAB
IX[10] => D1[10].DATAB
IX[11] => D2[11].DATAB
IX[11] => D2[11].DATAB
IX[11] => D2[11].DATAB
IX[11] => D1[11].DATAB
IX[12] => D2[12].DATAB
IX[12] => D2[12].DATAB
IX[12] => D2[12].DATAB
IX[12] => D1[12].DATAB
IX[13] => D2[13].DATAB
IX[13] => D2[13].DATAB
IX[13] => D2[13].DATAB
IX[13] => D1[13].DATAB
IX[14] => D2[14].DATAB
IX[14] => D2[14].DATAB
IX[14] => D2[14].DATAB
IX[14] => D1[14].DATAB
IX[15] => D2[15].DATAB
IX[15] => D2[15].DATAB
IX[15] => D2[15].DATAB
IX[15] => D1[15].DATAB
IY[0] => D2[0].DATAB
IY[0] => D2[0].DATAB
IY[0] => D2[0].DATAB
IY[0] => D1[0].DATAA
IY[1] => D2[1].DATAB
IY[1] => D2[1].DATAB
IY[1] => D2[1].DATAB
IY[1] => D1[1].DATAA
IY[2] => D2[2].DATAB
IY[2] => D2[2].DATAB
IY[2] => D2[2].DATAB
IY[2] => D1[2].DATAA
IY[3] => D2[3].DATAB
IY[3] => D2[3].DATAB
IY[3] => D2[3].DATAB
IY[3] => D1[3].DATAA
IY[4] => D2[4].DATAB
IY[4] => D2[4].DATAB
IY[4] => D2[4].DATAB
IY[4] => D1[4].DATAA
IY[5] => D2[5].DATAB
IY[5] => D2[5].DATAB
IY[5] => D2[5].DATAB
IY[5] => D1[5].DATAA
IY[6] => D2[6].DATAB
IY[6] => D2[6].DATAB
IY[6] => D2[6].DATAB
IY[6] => D1[6].DATAA
IY[7] => D2[7].DATAB
IY[7] => D2[7].DATAB
IY[7] => D2[7].DATAB
IY[7] => D1[7].DATAA
IY[8] => D2[8].DATAB
IY[8] => D2[8].DATAB
IY[8] => D2[8].DATAB
IY[8] => D1[8].DATAA
IY[9] => D2[9].DATAB
IY[9] => D2[9].DATAB
IY[9] => D2[9].DATAB
IY[9] => D1[9].DATAA
IY[10] => D2[10].DATAB
IY[10] => D2[10].DATAB
IY[10] => D2[10].DATAB
IY[10] => D1[10].DATAA
IY[11] => D2[11].DATAB
IY[11] => D2[11].DATAB
IY[11] => D2[11].DATAB
IY[11] => D1[11].DATAA
IY[12] => D2[12].DATAB
IY[12] => D2[12].DATAB
IY[12] => D2[12].DATAB
IY[12] => D1[12].DATAA
IY[13] => D2[13].DATAB
IY[13] => D2[13].DATAB
IY[13] => D2[13].DATAB
IY[13] => D1[13].DATAA
IY[14] => D2[14].DATAB
IY[14] => D2[14].DATAB
IY[14] => D2[14].DATAB
IY[14] => D1[14].DATAA
IY[15] => D2[15].DATAB
IY[15] => D2[15].DATAB
IY[15] => D2[15].DATAB
IY[15] => D1[15].DATAA
SP[0] => D2[0].DATAA
SP[1] => D2[1].DATAA
SP[2] => D2[2].DATAA
SP[3] => D2[3].DATAA
SP[4] => D2[4].DATAA
SP[5] => D2[5].DATAA
SP[6] => D2[6].DATAA
SP[7] => D2[7].DATAA
SP[8] => D2[8].DATAA
SP[9] => D2[9].DATAA
SP[10] => D2[10].DATAA
SP[11] => D2[11].DATAA
SP[12] => D2[12].DATAA
SP[13] => D2[13].DATAA
SP[14] => D2[14].DATAA
SP[15] => D2[15].DATAA
AUX[0] => D1[0].DATAB
AUX[1] => D1[1].DATAB
AUX[2] => D1[2].DATAB
AUX[3] => D1[3].DATAB
AUX[4] => D1[4].DATAB
AUX[5] => D1[5].DATAB
AUX[6] => D1[6].DATAB
AUX[7] => D1[7].DATAB
AUX[8] => D1[8].DATAB
AUX[9] => D1[9].DATAB
AUX[10] => D1[10].DATAB
AUX[11] => D1[11].DATAB
AUX[12] => D1[12].DATAB
AUX[13] => D1[13].DATAB
AUX[14] => D1[14].DATAB
AUX[15] => D1[15].DATAB
D1[0] <= D1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= D1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= D1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= D1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= D1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= D1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= D1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= D1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= D1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= D1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= D1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= D1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= D1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= D1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= D1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= D1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= D2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= D2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= D2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= D2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= D2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= D2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= D2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= D2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= D2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= D2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= D2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= D2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= D2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= D2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= D2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= D2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|registro_esp:IX
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
WR => SALIDA[0]~reg0.ENA
WR => SALIDA[1]~reg0.ENA
WR => SALIDA[2]~reg0.ENA
WR => SALIDA[3]~reg0.ENA
WR => SALIDA[4]~reg0.ENA
WR => SALIDA[5]~reg0.ENA
WR => SALIDA[6]~reg0.ENA
WR => SALIDA[7]~reg0.ENA
WR => SALIDA[8]~reg0.ENA
WR => SALIDA[9]~reg0.ENA
WR => SALIDA[10]~reg0.ENA
WR => SALIDA[11]~reg0.ENA
WR => SALIDA[12]~reg0.ENA
WR => SALIDA[13]~reg0.ENA
WR => SALIDA[14]~reg0.ENA
WR => SALIDA[15]~reg0.ENA
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|registro_esp:IY
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
WR => SALIDA[0]~reg0.ENA
WR => SALIDA[1]~reg0.ENA
WR => SALIDA[2]~reg0.ENA
WR => SALIDA[3]~reg0.ENA
WR => SALIDA[4]~reg0.ENA
WR => SALIDA[5]~reg0.ENA
WR => SALIDA[6]~reg0.ENA
WR => SALIDA[7]~reg0.ENA
WR => SALIDA[8]~reg0.ENA
WR => SALIDA[9]~reg0.ENA
WR => SALIDA[10]~reg0.ENA
WR => SALIDA[11]~reg0.ENA
WR => SALIDA[12]~reg0.ENA
WR => SALIDA[13]~reg0.ENA
WR => SALIDA[14]~reg0.ENA
WR => SALIDA[15]~reg0.ENA
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registros:inst700666|registro_esp:SP
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
WR => SALIDA[0]~reg0.ENA
WR => SALIDA[1]~reg0.ENA
WR => SALIDA[2]~reg0.ENA
WR => SALIDA[3]~reg0.ENA
WR => SALIDA[4]~reg0.ENA
WR => SALIDA[5]~reg0.ENA
WR => SALIDA[6]~reg0.ENA
WR => SALIDA[7]~reg0.ENA
WR => SALIDA[8]~reg0.ENA
WR => SALIDA[9]~reg0.ENA
WR => SALIDA[10]~reg0.ENA
WR => SALIDA[11]~reg0.ENA
WR => SALIDA[12]~reg0.ENA
WR => SALIDA[13]~reg0.ENA
WR => SALIDA[14]~reg0.ENA
WR => SALIDA[15]~reg0.ENA
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registro_pc:inst9
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|mux_dir:inst2
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[0] => Equal2.IN0
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
sel[1] => Equal2.IN1
E0[0] => sal[0].DATAB
E0[1] => sal[1].DATAB
E0[2] => sal[2].DATAB
E0[3] => sal[3].DATAB
E0[4] => sal[4].DATAB
E0[5] => sal[5].DATAB
E0[6] => sal[6].DATAB
E0[7] => sal[7].DATAB
E0[8] => sal[8].DATAB
E0[9] => sal[9].DATAB
E0[10] => sal[10].DATAB
E0[11] => sal[11].DATAB
E0[12] => sal[12].DATAB
E0[13] => sal[13].DATAB
E0[14] => sal[14].DATAB
E0[15] => sal[15].DATAB
E1[0] => sal[0].DATAB
E1[1] => sal[1].DATAB
E1[2] => sal[2].DATAB
E1[3] => sal[3].DATAB
E1[4] => sal[4].DATAB
E1[5] => sal[5].DATAB
E1[6] => sal[6].DATAB
E1[7] => sal[7].DATAB
E1[8] => sal[8].DATAB
E1[9] => sal[9].DATAB
E1[10] => sal[10].DATAB
E1[11] => sal[11].DATAB
E1[12] => sal[12].DATAB
E1[13] => sal[13].DATAB
E1[14] => sal[14].DATAB
E1[15] => sal[15].DATAB
E2[0] => sal[0].DATAA
E2[1] => sal[1].DATAA
E2[2] => sal[2].DATAA
E2[3] => sal[3].DATAA
E2[4] => sal[4].DATAA
E2[5] => sal[5].DATAA
E2[6] => sal[6].DATAA
E2[7] => sal[7].DATAA
E2[8] => sal[8].DATAA
E2[9] => sal[9].DATAA
E2[10] => sal[10].DATAA
E2[11] => sal[11].DATAA
E2[12] => sal[12].DATAA
E2[13] => sal[13].DATAA
E2[14] => sal[14].DATAA
E2[15] => sal[15].DATAA
sal[0] <= sal[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[1] <= sal[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[2] <= sal[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[3] <= sal[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[4] <= sal[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[5] <= sal[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[6] <= sal[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[7] <= sal[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[8] <= sal[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[9] <= sal[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[10] <= sal[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[11] <= sal[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[12] <= sal[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[13] <= sal[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[14] <= sal[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
sal[15] <= sal[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|sumador:inst3
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
sr => res.OUTPUTSELECT
cin => Add1.IN32
cin => Add3.IN32
d1[0] => Add0.IN16
d1[0] => Add2.IN32
d1[1] => Add0.IN15
d1[1] => Add2.IN31
d1[2] => Add0.IN14
d1[2] => Add2.IN30
d1[3] => Add0.IN13
d1[3] => Add2.IN29
d1[4] => Add0.IN12
d1[4] => Add2.IN28
d1[5] => Add0.IN11
d1[5] => Add2.IN27
d1[6] => Add0.IN10
d1[6] => Add2.IN26
d1[7] => Add0.IN9
d1[7] => Add2.IN25
d1[8] => Add0.IN8
d1[8] => Add2.IN24
d1[9] => Add0.IN7
d1[9] => Add2.IN23
d1[10] => Add0.IN6
d1[10] => Add2.IN22
d1[11] => Add0.IN5
d1[11] => Add2.IN21
d1[12] => Add0.IN4
d1[12] => Add2.IN20
d1[13] => Add0.IN3
d1[13] => Add2.IN19
d1[14] => Add0.IN2
d1[14] => Add2.IN18
d1[15] => Add0.IN1
d1[15] => Add2.IN17
d2[0] => Add0.IN32
d2[0] => Add2.IN16
d2[1] => Add0.IN31
d2[1] => Add2.IN15
d2[2] => Add0.IN30
d2[2] => Add2.IN14
d2[3] => Add0.IN29
d2[3] => Add2.IN13
d2[4] => Add0.IN28
d2[4] => Add2.IN12
d2[5] => Add0.IN27
d2[5] => Add2.IN11
d2[6] => Add0.IN26
d2[6] => Add2.IN10
d2[7] => Add0.IN25
d2[7] => Add2.IN9
d2[8] => Add0.IN24
d2[8] => Add2.IN8
d2[9] => Add0.IN23
d2[9] => Add2.IN7
d2[10] => Add0.IN22
d2[10] => Add2.IN6
d2[11] => Add0.IN21
d2[11] => Add2.IN5
d2[12] => Add0.IN20
d2[12] => Add2.IN4
d2[13] => Add0.IN19
d2[13] => Add2.IN3
d2[14] => Add0.IN18
d2[14] => Add2.IN2
d2[15] => Add0.IN17
d2[15] => Add2.IN1
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|mux_pc:inst201
sel => sal[0].OUTPUTSELECT
sel => sal[1].OUTPUTSELECT
sel => sal[2].OUTPUTSELECT
sel => sal[3].OUTPUTSELECT
sel => sal[4].OUTPUTSELECT
sel => sal[5].OUTPUTSELECT
sel => sal[6].OUTPUTSELECT
sel => sal[7].OUTPUTSELECT
sel => sal[8].OUTPUTSELECT
sel => sal[9].OUTPUTSELECT
sel => sal[10].OUTPUTSELECT
sel => sal[11].OUTPUTSELECT
sel => sal[12].OUTPUTSELECT
sel => sal[13].OUTPUTSELECT
sel => sal[14].OUTPUTSELECT
sel => sal[15].OUTPUTSELECT
E0[0] => sal[0].DATAB
E0[1] => sal[1].DATAB
E0[2] => sal[2].DATAB
E0[3] => sal[3].DATAB
E0[4] => sal[4].DATAB
E0[5] => sal[5].DATAB
E0[6] => sal[6].DATAB
E0[7] => sal[7].DATAB
E0[8] => sal[8].DATAB
E0[9] => sal[9].DATAB
E0[10] => sal[10].DATAB
E0[11] => sal[11].DATAB
E0[12] => sal[12].DATAB
E0[13] => sal[13].DATAB
E0[14] => sal[14].DATAB
E0[15] => sal[15].DATAB
E1[0] => sal[0].DATAA
E1[1] => sal[1].DATAA
E1[2] => sal[2].DATAA
E1[3] => sal[3].DATAA
E1[4] => sal[4].DATAA
E1[5] => sal[5].DATAA
E1[6] => sal[6].DATAA
E1[7] => sal[7].DATAA
E1[8] => sal[8].DATAA
E1[9] => sal[9].DATAA
E1[10] => sal[10].DATAA
E1[11] => sal[11].DATAA
E1[12] => sal[12].DATAA
E1[13] => sal[13].DATAA
E1[14] => sal[14].DATAA
E1[15] => sal[15].DATAA
sal[0] <= sal[0].DB_MAX_OUTPUT_PORT_TYPE
sal[1] <= sal[1].DB_MAX_OUTPUT_PORT_TYPE
sal[2] <= sal[2].DB_MAX_OUTPUT_PORT_TYPE
sal[3] <= sal[3].DB_MAX_OUTPUT_PORT_TYPE
sal[4] <= sal[4].DB_MAX_OUTPUT_PORT_TYPE
sal[5] <= sal[5].DB_MAX_OUTPUT_PORT_TYPE
sal[6] <= sal[6].DB_MAX_OUTPUT_PORT_TYPE
sal[7] <= sal[7].DB_MAX_OUTPUT_PORT_TYPE
sal[8] <= sal[8].DB_MAX_OUTPUT_PORT_TYPE
sal[9] <= sal[9].DB_MAX_OUTPUT_PORT_TYPE
sal[10] <= sal[10].DB_MAX_OUTPUT_PORT_TYPE
sal[11] <= sal[11].DB_MAX_OUTPUT_PORT_TYPE
sal[12] <= sal[12].DB_MAX_OUTPUT_PORT_TYPE
sal[13] <= sal[13].DB_MAX_OUTPUT_PORT_TYPE
sal[14] <= sal[14].DB_MAX_OUTPUT_PORT_TYPE
sal[15] <= sal[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|mux_pc:inst4
sel => sal[0].OUTPUTSELECT
sel => sal[1].OUTPUTSELECT
sel => sal[2].OUTPUTSELECT
sel => sal[3].OUTPUTSELECT
sel => sal[4].OUTPUTSELECT
sel => sal[5].OUTPUTSELECT
sel => sal[6].OUTPUTSELECT
sel => sal[7].OUTPUTSELECT
sel => sal[8].OUTPUTSELECT
sel => sal[9].OUTPUTSELECT
sel => sal[10].OUTPUTSELECT
sel => sal[11].OUTPUTSELECT
sel => sal[12].OUTPUTSELECT
sel => sal[13].OUTPUTSELECT
sel => sal[14].OUTPUTSELECT
sel => sal[15].OUTPUTSELECT
E0[0] => sal[0].DATAB
E0[1] => sal[1].DATAB
E0[2] => sal[2].DATAB
E0[3] => sal[3].DATAB
E0[4] => sal[4].DATAB
E0[5] => sal[5].DATAB
E0[6] => sal[6].DATAB
E0[7] => sal[7].DATAB
E0[8] => sal[8].DATAB
E0[9] => sal[9].DATAB
E0[10] => sal[10].DATAB
E0[11] => sal[11].DATAB
E0[12] => sal[12].DATAB
E0[13] => sal[13].DATAB
E0[14] => sal[14].DATAB
E0[15] => sal[15].DATAB
E1[0] => sal[0].DATAA
E1[1] => sal[1].DATAA
E1[2] => sal[2].DATAA
E1[3] => sal[3].DATAA
E1[4] => sal[4].DATAA
E1[5] => sal[5].DATAA
E1[6] => sal[6].DATAA
E1[7] => sal[7].DATAA
E1[8] => sal[8].DATAA
E1[9] => sal[9].DATAA
E1[10] => sal[10].DATAA
E1[11] => sal[11].DATAA
E1[12] => sal[12].DATAA
E1[13] => sal[13].DATAA
E1[14] => sal[14].DATAA
E1[15] => sal[15].DATAA
sal[0] <= sal[0].DB_MAX_OUTPUT_PORT_TYPE
sal[1] <= sal[1].DB_MAX_OUTPUT_PORT_TYPE
sal[2] <= sal[2].DB_MAX_OUTPUT_PORT_TYPE
sal[3] <= sal[3].DB_MAX_OUTPUT_PORT_TYPE
sal[4] <= sal[4].DB_MAX_OUTPUT_PORT_TYPE
sal[5] <= sal[5].DB_MAX_OUTPUT_PORT_TYPE
sal[6] <= sal[6].DB_MAX_OUTPUT_PORT_TYPE
sal[7] <= sal[7].DB_MAX_OUTPUT_PORT_TYPE
sal[8] <= sal[8].DB_MAX_OUTPUT_PORT_TYPE
sal[9] <= sal[9].DB_MAX_OUTPUT_PORT_TYPE
sal[10] <= sal[10].DB_MAX_OUTPUT_PORT_TYPE
sal[11] <= sal[11].DB_MAX_OUTPUT_PORT_TYPE
sal[12] <= sal[12].DB_MAX_OUTPUT_PORT_TYPE
sal[13] <= sal[13].DB_MAX_OUTPUT_PORT_TYPE
sal[14] <= sal[14].DB_MAX_OUTPUT_PORT_TYPE
sal[15] <= sal[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|mux_dirw:inst6
seldirw[0] => Equal0.IN0
seldirw[1] => Equal0.IN1
seldir[0] => sel.DATAA
seldir[1] => sel.DATAA
sel[0] <= sel.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registro_pc:inst700
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|mux_src:inst202
selsrc[0] => Equal0.IN2
selsrc[0] => Equal1.IN2
selsrc[0] => Equal2.IN1
selsrc[0] => Equal3.IN2
selsrc[0] => Equal4.IN1
selsrc[0] => Equal5.IN2
selsrc[0] => Equal6.IN0
selsrc[1] => Equal0.IN1
selsrc[1] => Equal1.IN1
selsrc[1] => Equal2.IN2
selsrc[1] => Equal3.IN1
selsrc[1] => Equal4.IN0
selsrc[1] => Equal5.IN0
selsrc[1] => Equal6.IN2
selsrc[2] => Equal0.IN0
selsrc[2] => Equal1.IN0
selsrc[2] => Equal2.IN0
selsrc[2] => Equal3.IN0
selsrc[2] => Equal4.IN2
selsrc[2] => Equal5.IN1
selsrc[2] => Equal6.IN1
D1[0] => OP1[0].DATAB
D1[0] => OP1[0].DATAB
D1[0] => OP1[0].DATAB
D1[1] => OP1[1].DATAB
D1[1] => OP1[1].DATAB
D1[1] => OP1[1].DATAB
D1[2] => OP1[2].DATAB
D1[2] => OP1[2].DATAB
D1[2] => OP1[2].DATAB
D1[3] => OP1[3].DATAB
D1[3] => OP1[3].DATAB
D1[3] => OP1[3].DATAB
D1[4] => OP1[4].DATAB
D1[4] => OP1[4].DATAB
D1[4] => OP1[4].DATAB
D1[5] => OP1[5].DATAB
D1[5] => OP1[5].DATAB
D1[5] => OP1[5].DATAB
D1[6] => OP1[6].DATAB
D1[6] => OP1[6].DATAB
D1[6] => OP1[6].DATAB
D1[7] => OP1[7].DATAB
D1[7] => OP1[7].DATAB
D1[7] => OP1[7].DATAB
D1[8] => OP1[8].DATAB
D1[8] => OP1[8].DATAB
D1[8] => OP1[8].DATAB
D1[9] => OP1[9].DATAB
D1[9] => OP1[9].DATAB
D1[9] => OP1[9].DATAB
D1[10] => OP1[10].DATAB
D1[10] => OP1[10].DATAB
D1[10] => OP1[10].DATAB
D1[11] => OP1[11].DATAB
D1[11] => OP1[11].DATAB
D1[11] => OP1[11].DATAB
D1[12] => OP1[12].DATAB
D1[12] => OP1[12].DATAB
D1[12] => OP1[12].DATAB
D1[13] => OP1[13].DATAB
D1[13] => OP1[13].DATAB
D1[13] => OP1[13].DATAB
D1[14] => OP1[14].DATAB
D1[14] => OP1[14].DATAB
D1[14] => OP1[14].DATAB
D1[15] => OP1[15].DATAB
D1[15] => OP1[15].DATAB
D1[15] => OP1[15].DATAB
D2[0] => OP2[0].DATAB
D2[0] => OP1[0].DATAA
D2[1] => OP2[1].DATAB
D2[1] => OP1[1].DATAA
D2[2] => OP2[2].DATAB
D2[2] => OP1[2].DATAA
D2[3] => OP2[3].DATAB
D2[3] => OP1[3].DATAA
D2[4] => OP2[4].DATAB
D2[4] => OP1[4].DATAA
D2[5] => OP2[5].DATAB
D2[5] => OP1[5].DATAA
D2[6] => OP2[6].DATAB
D2[6] => OP1[6].DATAA
D2[7] => OP2[7].DATAB
D2[7] => OP1[7].DATAA
D2[8] => OP2[8].DATAB
D2[8] => OP1[8].DATAA
D2[9] => OP2[9].DATAB
D2[9] => OP1[9].DATAA
D2[10] => OP2[10].DATAB
D2[10] => OP1[10].DATAA
D2[11] => OP2[11].DATAB
D2[11] => OP1[11].DATAA
D2[12] => OP2[12].DATAB
D2[12] => OP1[12].DATAA
D2[13] => OP2[13].DATAB
D2[13] => OP1[13].DATAA
D2[14] => OP2[14].DATAB
D2[14] => OP1[14].DATAA
D2[15] => OP2[15].DATAB
D2[15] => OP1[15].DATAA
D3[0] => OP2[0].DATAB
D3[1] => OP2[1].DATAB
D3[2] => OP2[2].DATAB
D3[3] => OP2[3].DATAB
D3[4] => OP2[4].DATAB
D3[5] => OP2[5].DATAB
D3[6] => OP2[6].DATAB
D3[7] => OP2[7].DATAB
D3[8] => OP2[8].DATAB
D3[9] => OP2[9].DATAB
D3[10] => OP2[10].DATAB
D3[11] => OP2[11].DATAB
D3[12] => OP2[12].DATAB
D3[13] => OP2[13].DATAB
D3[14] => OP2[14].DATAB
D3[15] => OP2[15].DATAB
D4[0] => OP2[0].DATAA
D4[0] => OP2[0].DATAB
D4[0] => OP1[0].DATAB
D4[1] => OP2[1].DATAA
D4[1] => OP2[1].DATAB
D4[1] => OP1[1].DATAB
D4[2] => OP2[2].DATAA
D4[2] => OP2[2].DATAB
D4[2] => OP1[2].DATAB
D4[3] => OP2[3].DATAA
D4[3] => OP2[3].DATAB
D4[3] => OP1[3].DATAB
D4[4] => OP2[4].DATAA
D4[4] => OP2[4].DATAB
D4[4] => OP1[4].DATAB
D4[5] => OP2[5].DATAA
D4[5] => OP2[5].DATAB
D4[5] => OP1[5].DATAB
D4[6] => OP2[6].DATAA
D4[6] => OP2[6].DATAB
D4[6] => OP1[6].DATAB
D4[7] => OP2[7].DATAA
D4[7] => OP2[7].DATAB
D4[7] => OP1[7].DATAB
D4[8] => OP2[8].DATAA
D4[8] => OP2[8].DATAB
D4[8] => OP1[8].DATAB
D4[9] => OP2[9].DATAA
D4[9] => OP2[9].DATAB
D4[9] => OP1[9].DATAB
D4[10] => OP2[10].DATAA
D4[10] => OP2[10].DATAB
D4[10] => OP1[10].DATAB
D4[11] => OP2[11].DATAA
D4[11] => OP2[11].DATAB
D4[11] => OP1[11].DATAB
D4[12] => OP2[12].DATAA
D4[12] => OP2[12].DATAB
D4[12] => OP1[12].DATAB
D4[13] => OP2[13].DATAA
D4[13] => OP2[13].DATAB
D4[13] => OP1[13].DATAB
D4[14] => OP2[14].DATAA
D4[14] => OP2[14].DATAB
D4[14] => OP1[14].DATAB
D4[15] => OP2[15].DATAA
D4[15] => OP2[15].DATAB
D4[15] => OP1[15].DATAB
D5[0] => OP2[0].DATAB
D5[0] => OP2[0].DATAB
D5[1] => OP2[1].DATAB
D5[1] => OP2[1].DATAB
D5[2] => OP2[2].DATAB
D5[2] => OP2[2].DATAB
D5[3] => OP2[3].DATAB
D5[3] => OP2[3].DATAB
D5[4] => OP2[4].DATAB
D5[4] => OP2[4].DATAB
D5[5] => OP2[5].DATAB
D5[5] => OP2[5].DATAB
D5[6] => OP2[6].DATAB
D5[6] => OP2[6].DATAB
D5[7] => OP2[7].DATAB
D5[7] => OP2[7].DATAB
D5[8] => OP2[8].DATAB
D5[8] => OP2[8].DATAB
D5[9] => OP2[9].DATAB
D5[9] => OP2[9].DATAB
D5[10] => OP2[10].DATAB
D5[10] => OP2[10].DATAB
D5[11] => OP2[11].DATAB
D5[11] => OP2[11].DATAB
D5[12] => OP2[12].DATAB
D5[12] => OP2[12].DATAB
D5[13] => OP2[13].DATAB
D5[13] => OP2[13].DATAB
D5[14] => OP2[14].DATAB
D5[14] => OP2[14].DATAB
D5[15] => OP2[15].DATAB
D5[15] => OP2[15].DATAB
OP1[0] <= OP1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[1] <= OP1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[2] <= OP1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[3] <= OP1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[4] <= OP1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[5] <= OP1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[6] <= OP1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[7] <= OP1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[8] <= OP1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[9] <= OP1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[10] <= OP1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[11] <= OP1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[12] <= OP1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[13] <= OP1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[14] <= OP1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP1[15] <= OP1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[0] <= OP2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[1] <= OP2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[2] <= OP2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[3] <= OP2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[4] <= OP2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[5] <= OP2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[6] <= OP2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[7] <= OP2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[8] <= OP2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[9] <= OP2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[10] <= OP2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[11] <= OP2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[12] <= OP2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[13] <= OP2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[14] <= OP2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
OP2[15] <= OP2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|memoria_datos:inst200
direccion[0] => memoria.RADDR
direccion[0] => memoria.WADDR
direccion[1] => memoria.RADDR1
direccion[1] => memoria.WADDR1
direccion[2] => memoria.RADDR2
direccion[2] => memoria.WADDR2
direccion[3] => memoria.RADDR3
direccion[3] => memoria.WADDR3
direccion[4] => memoria.RADDR4
direccion[4] => memoria.WADDR4
direccion[5] => memoria.RADDR5
direccion[5] => memoria.WADDR5
direccion[6] => ~NO_FANOUT~
direccion[7] => ~NO_FANOUT~
direccion[8] => ~NO_FANOUT~
direccion[9] => ~NO_FANOUT~
direccion[10] => ~NO_FANOUT~
direccion[11] => ~NO_FANOUT~
direccion[12] => ~NO_FANOUT~
direccion[13] => ~NO_FANOUT~
direccion[14] => ~NO_FANOUT~
direccion[15] => ~NO_FANOUT~
datoW[0] => memoria.DATAIN
datoW[1] => memoria.DATAIN1
datoW[2] => memoria.DATAIN2
datoW[3] => memoria.DATAIN3
datoW[4] => memoria.DATAIN4
datoW[5] => memoria.DATAIN5
datoW[6] => memoria.DATAIN6
datoW[7] => memoria.DATAIN7
datoW[8] => memoria.DATAIN8
datoW[9] => memoria.DATAIN9
datoW[10] => memoria.DATAIN10
datoW[11] => memoria.DATAIN11
datoW[12] => memoria.DATAIN12
datoW[13] => memoria.DATAIN13
datoW[14] => memoria.DATAIN14
datoW[15] => memoria.DATAIN15
memW => memoria.WE
memW => datos[2]$latch.LATCH_ENABLE
memW => datos[1]$latch.LATCH_ENABLE
memW => datos[0]$latch.LATCH_ENABLE
memW => datos[3]$latch.LATCH_ENABLE
memW => datos[4]$latch.LATCH_ENABLE
memW => datos[5]$latch.LATCH_ENABLE
memW => datos[6]$latch.LATCH_ENABLE
memW => datos[7]$latch.LATCH_ENABLE
memW => datos[8]$latch.LATCH_ENABLE
memW => datos[9]$latch.LATCH_ENABLE
memW => datos[10]$latch.LATCH_ENABLE
memW => datos[11]$latch.LATCH_ENABLE
memW => datos[12]$latch.LATCH_ENABLE
memW => datos[13]$latch.LATCH_ENABLE
memW => datos[14]$latch.LATCH_ENABLE
memW => datos[15]$latch.LATCH_ENABLE
datos[0] <= datos[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[1] <= datos[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[2] <= datos[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[3] <= datos[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[4] <= datos[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[5] <= datos[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[6] <= datos[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[7] <= datos[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[8] <= datos[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[9] <= datos[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[10] <= datos[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[11] <= datos[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[12] <= datos[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[13] <= datos[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[14] <= datos[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
datos[15] <= datos[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|mux_pc:inst1
sel => sal[0].OUTPUTSELECT
sel => sal[1].OUTPUTSELECT
sel => sal[2].OUTPUTSELECT
sel => sal[3].OUTPUTSELECT
sel => sal[4].OUTPUTSELECT
sel => sal[5].OUTPUTSELECT
sel => sal[6].OUTPUTSELECT
sel => sal[7].OUTPUTSELECT
sel => sal[8].OUTPUTSELECT
sel => sal[9].OUTPUTSELECT
sel => sal[10].OUTPUTSELECT
sel => sal[11].OUTPUTSELECT
sel => sal[12].OUTPUTSELECT
sel => sal[13].OUTPUTSELECT
sel => sal[14].OUTPUTSELECT
sel => sal[15].OUTPUTSELECT
E0[0] => sal[0].DATAB
E0[1] => sal[1].DATAB
E0[2] => sal[2].DATAB
E0[3] => sal[3].DATAB
E0[4] => sal[4].DATAB
E0[5] => sal[5].DATAB
E0[6] => sal[6].DATAB
E0[7] => sal[7].DATAB
E0[8] => sal[8].DATAB
E0[9] => sal[9].DATAB
E0[10] => sal[10].DATAB
E0[11] => sal[11].DATAB
E0[12] => sal[12].DATAB
E0[13] => sal[13].DATAB
E0[14] => sal[14].DATAB
E0[15] => sal[15].DATAB
E1[0] => sal[0].DATAA
E1[1] => sal[1].DATAA
E1[2] => sal[2].DATAA
E1[3] => sal[3].DATAA
E1[4] => sal[4].DATAA
E1[5] => sal[5].DATAA
E1[6] => sal[6].DATAA
E1[7] => sal[7].DATAA
E1[8] => sal[8].DATAA
E1[9] => sal[9].DATAA
E1[10] => sal[10].DATAA
E1[11] => sal[11].DATAA
E1[12] => sal[12].DATAA
E1[13] => sal[13].DATAA
E1[14] => sal[14].DATAA
E1[15] => sal[15].DATAA
sal[0] <= sal[0].DB_MAX_OUTPUT_PORT_TYPE
sal[1] <= sal[1].DB_MAX_OUTPUT_PORT_TYPE
sal[2] <= sal[2].DB_MAX_OUTPUT_PORT_TYPE
sal[3] <= sal[3].DB_MAX_OUTPUT_PORT_TYPE
sal[4] <= sal[4].DB_MAX_OUTPUT_PORT_TYPE
sal[5] <= sal[5].DB_MAX_OUTPUT_PORT_TYPE
sal[6] <= sal[6].DB_MAX_OUTPUT_PORT_TYPE
sal[7] <= sal[7].DB_MAX_OUTPUT_PORT_TYPE
sal[8] <= sal[8].DB_MAX_OUTPUT_PORT_TYPE
sal[9] <= sal[9].DB_MAX_OUTPUT_PORT_TYPE
sal[10] <= sal[10].DB_MAX_OUTPUT_PORT_TYPE
sal[11] <= sal[11].DB_MAX_OUTPUT_PORT_TYPE
sal[12] <= sal[12].DB_MAX_OUTPUT_PORT_TYPE
sal[13] <= sal[13].DB_MAX_OUTPUT_PORT_TYPE
sal[14] <= sal[14].DB_MAX_OUTPUT_PORT_TYPE
sal[15] <= sal[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|ext_signo:inst
entrada[0] => salida[0].DATAIN
entrada[1] => salida[1].DATAIN
entrada[2] => salida[2].DATAIN
entrada[3] => salida[3].DATAIN
entrada[4] => salida[4].DATAIN
entrada[5] => salida[5].DATAIN
entrada[6] => salida[6].DATAIN
entrada[7] => salida[7].DATAIN
entrada[7] => salida[15].DATAIN
entrada[7] => salida[14].DATAIN
entrada[7] => salida[13].DATAIN
entrada[7] => salida[12].DATAIN
entrada[7] => salida[11].DATAIN
entrada[7] => salida[10].DATAIN
entrada[7] => salida[9].DATAIN
entrada[7] => salida[8].DATAIN
salida[0] <= entrada[0].DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= entrada[1].DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= entrada[2].DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= entrada[3].DB_MAX_OUTPUT_PORT_TYPE
salida[4] <= entrada[4].DB_MAX_OUTPUT_PORT_TYPE
salida[5] <= entrada[5].DB_MAX_OUTPUT_PORT_TYPE
salida[6] <= entrada[6].DB_MAX_OUTPUT_PORT_TYPE
salida[7] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[8] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[9] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[10] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[11] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[12] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[13] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[14] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
salida[15] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa2:inst3|registro_pc:inst8
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa1:inst
DATO15[0] <= registro_inst:inst5.SALIDA15[0]
DATO15[1] <= registro_inst:inst5.SALIDA15[1]
DATO15[2] <= registro_inst:inst5.SALIDA15[2]
DATO15[3] <= registro_inst:inst5.SALIDA15[3]
DATO15[4] <= registro_inst:inst5.SALIDA15[4]
DATO15[5] <= registro_inst:inst5.SALIDA15[5]
DATO15[6] <= registro_inst:inst5.SALIDA15[6]
DATO15[7] <= registro_inst:inst5.SALIDA15[7]
DATO15[8] <= registro_inst:inst5.SALIDA15[8]
DATO15[9] <= registro_inst:inst5.SALIDA15[9]
DATO15[10] <= registro_inst:inst5.SALIDA15[10]
DATO15[11] <= registro_inst:inst5.SALIDA15[11]
DATO15[12] <= registro_inst:inst5.SALIDA15[12]
DATO15[13] <= registro_inst:inst5.SALIDA15[13]
DATO15[14] <= registro_inst:inst5.SALIDA15[14]
DATO15[15] <= registro_inst:inst5.SALIDA15[15]
RELOJ => registro_inst:inst5.RELOJ
RELOJ => registro_pc:inst3.RELOJ
RELOJ => registro_pc:inst4.RELOJ
RESET => registro_inst:inst5.RESET
RESET => registro_pc:inst3.RESET
RESET => registro_pc:inst4.RESET
branch => mux_pc:inst2.sel
DatoW[0] => mux_pc:inst2.E1[0]
DatoW[1] => mux_pc:inst2.E1[1]
DatoW[2] => mux_pc:inst2.E1[2]
DatoW[3] => mux_pc:inst2.E1[3]
DatoW[4] => mux_pc:inst2.E1[4]
DatoW[5] => mux_pc:inst2.E1[5]
DatoW[6] => mux_pc:inst2.E1[6]
DatoW[7] => mux_pc:inst2.E1[7]
DatoW[8] => mux_pc:inst2.E1[8]
DatoW[9] => mux_pc:inst2.E1[9]
DatoW[10] => mux_pc:inst2.E1[10]
DatoW[11] => mux_pc:inst2.E1[11]
DatoW[12] => mux_pc:inst2.E1[12]
DatoW[13] => mux_pc:inst2.E1[13]
DatoW[14] => mux_pc:inst2.E1[14]
DatoW[15] => mux_pc:inst2.E1[15]
DATO7[0] <= registro_inst:inst5.SALIDA7[0]
DATO7[1] <= registro_inst:inst5.SALIDA7[1]
DATO7[2] <= registro_inst:inst5.SALIDA7[2]
DATO7[3] <= registro_inst:inst5.SALIDA7[3]
DATO7[4] <= registro_inst:inst5.SALIDA7[4]
DATO7[5] <= registro_inst:inst5.SALIDA7[5]
DATO7[6] <= registro_inst:inst5.SALIDA7[6]
DATO7[7] <= registro_inst:inst5.SALIDA7[7]
INST31[0] <= registro_inst:inst5.SALIDA31[0]
INST31[1] <= registro_inst:inst5.SALIDA31[1]
INST31[2] <= registro_inst:inst5.SALIDA31[2]
INST31[3] <= registro_inst:inst5.SALIDA31[3]
INST31[4] <= registro_inst:inst5.SALIDA31[4]
INST31[5] <= registro_inst:inst5.SALIDA31[5]
INST31[6] <= registro_inst:inst5.SALIDA31[6]
INST31[7] <= registro_inst:inst5.SALIDA31[7]
INST31[8] <= registro_inst:inst5.SALIDA31[8]
INST31[9] <= registro_inst:inst5.SALIDA31[9]
INST31[10] <= registro_inst:inst5.SALIDA31[10]
INST31[11] <= registro_inst:inst5.SALIDA31[11]
INST31[12] <= registro_inst:inst5.SALIDA31[12]
INST31[13] <= registro_inst:inst5.SALIDA31[13]
INST31[14] <= registro_inst:inst5.SALIDA31[14]
INST31[15] <= registro_inst:inst5.SALIDA31[15]
PC[0] <= registro_pc:inst4.SALIDA[0]
PC[1] <= registro_pc:inst4.SALIDA[1]
PC[2] <= registro_pc:inst4.SALIDA[2]
PC[3] <= registro_pc:inst4.SALIDA[3]
PC[4] <= registro_pc:inst4.SALIDA[4]
PC[5] <= registro_pc:inst4.SALIDA[5]
PC[6] <= registro_pc:inst4.SALIDA[6]
PC[7] <= registro_pc:inst4.SALIDA[7]
PC[8] <= registro_pc:inst4.SALIDA[8]
PC[9] <= registro_pc:inst4.SALIDA[9]
PC[10] <= registro_pc:inst4.SALIDA[10]
PC[11] <= registro_pc:inst4.SALIDA[11]
PC[12] <= registro_pc:inst4.SALIDA[12]
PC[13] <= registro_pc:inst4.SALIDA[13]
PC[14] <= registro_pc:inst4.SALIDA[14]
PC[15] <= registro_pc:inst4.SALIDA[15]


|pipeline|etapa1:inst|registro_inst:inst5
RELOJ => valor_interno[0].CLK
RELOJ => valor_interno[1].CLK
RELOJ => valor_interno[2].CLK
RELOJ => valor_interno[3].CLK
RELOJ => valor_interno[4].CLK
RELOJ => valor_interno[5].CLK
RELOJ => valor_interno[6].CLK
RELOJ => valor_interno[7].CLK
RELOJ => valor_interno[8].CLK
RELOJ => valor_interno[9].CLK
RELOJ => valor_interno[10].CLK
RELOJ => valor_interno[11].CLK
RELOJ => valor_interno[12].CLK
RELOJ => valor_interno[13].CLK
RELOJ => valor_interno[14].CLK
RELOJ => valor_interno[15].CLK
RELOJ => valor_interno[16].CLK
RELOJ => valor_interno[17].CLK
RELOJ => valor_interno[18].CLK
RELOJ => valor_interno[19].CLK
RELOJ => valor_interno[20].CLK
RELOJ => valor_interno[21].CLK
RELOJ => valor_interno[22].CLK
RELOJ => valor_interno[23].CLK
RELOJ => valor_interno[24].CLK
RELOJ => valor_interno[25].CLK
RELOJ => valor_interno[26].CLK
RELOJ => valor_interno[27].CLK
RELOJ => valor_interno[28].CLK
RELOJ => valor_interno[29].CLK
RELOJ => valor_interno[30].CLK
RELOJ => valor_interno[31].CLK
RESET => valor_interno[0].ACLR
RESET => valor_interno[1].ACLR
RESET => valor_interno[2].ACLR
RESET => valor_interno[3].ACLR
RESET => valor_interno[4].ACLR
RESET => valor_interno[5].ACLR
RESET => valor_interno[6].ACLR
RESET => valor_interno[7].ACLR
RESET => valor_interno[8].ACLR
RESET => valor_interno[9].ACLR
RESET => valor_interno[10].ACLR
RESET => valor_interno[11].ACLR
RESET => valor_interno[12].ACLR
RESET => valor_interno[13].ACLR
RESET => valor_interno[14].ACLR
RESET => valor_interno[15].ACLR
RESET => valor_interno[16].ACLR
RESET => valor_interno[17].ACLR
RESET => valor_interno[18].ACLR
RESET => valor_interno[19].ACLR
RESET => valor_interno[20].ACLR
RESET => valor_interno[21].ACLR
RESET => valor_interno[22].ACLR
RESET => valor_interno[23].ACLR
RESET => valor_interno[24].ACLR
RESET => valor_interno[25].ACLR
RESET => valor_interno[26].ACLR
RESET => valor_interno[27].ACLR
RESET => valor_interno[28].ACLR
RESET => valor_interno[29].ACLR
RESET => valor_interno[30].ACLR
RESET => valor_interno[31].ACLR
ENTRADA[0] => valor_interno[0].DATAIN
ENTRADA[1] => valor_interno[1].DATAIN
ENTRADA[2] => valor_interno[2].DATAIN
ENTRADA[3] => valor_interno[3].DATAIN
ENTRADA[4] => valor_interno[4].DATAIN
ENTRADA[5] => valor_interno[5].DATAIN
ENTRADA[6] => valor_interno[6].DATAIN
ENTRADA[7] => valor_interno[7].DATAIN
ENTRADA[8] => valor_interno[8].DATAIN
ENTRADA[9] => valor_interno[9].DATAIN
ENTRADA[10] => valor_interno[10].DATAIN
ENTRADA[11] => valor_interno[11].DATAIN
ENTRADA[12] => valor_interno[12].DATAIN
ENTRADA[13] => valor_interno[13].DATAIN
ENTRADA[14] => valor_interno[14].DATAIN
ENTRADA[15] => valor_interno[15].DATAIN
ENTRADA[16] => valor_interno[16].DATAIN
ENTRADA[17] => valor_interno[17].DATAIN
ENTRADA[18] => valor_interno[18].DATAIN
ENTRADA[19] => valor_interno[19].DATAIN
ENTRADA[20] => valor_interno[20].DATAIN
ENTRADA[21] => valor_interno[21].DATAIN
ENTRADA[22] => valor_interno[22].DATAIN
ENTRADA[23] => valor_interno[23].DATAIN
ENTRADA[24] => valor_interno[24].DATAIN
ENTRADA[25] => valor_interno[25].DATAIN
ENTRADA[26] => valor_interno[26].DATAIN
ENTRADA[27] => valor_interno[27].DATAIN
ENTRADA[28] => valor_interno[28].DATAIN
ENTRADA[29] => valor_interno[29].DATAIN
ENTRADA[30] => valor_interno[30].DATAIN
ENTRADA[31] => valor_interno[31].DATAIN
SALIDA15[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[8] <= valor_interno[8].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[9] <= valor_interno[9].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[10] <= valor_interno[10].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[11] <= valor_interno[11].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[12] <= valor_interno[12].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[13] <= valor_interno[13].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[14] <= valor_interno[14].DB_MAX_OUTPUT_PORT_TYPE
SALIDA15[15] <= valor_interno[15].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[0] <= valor_interno[0].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[1] <= valor_interno[1].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[2] <= valor_interno[2].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[3] <= valor_interno[3].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[4] <= valor_interno[4].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[5] <= valor_interno[5].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[6] <= valor_interno[6].DB_MAX_OUTPUT_PORT_TYPE
SALIDA7[7] <= valor_interno[7].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[0] <= valor_interno[16].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[1] <= valor_interno[17].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[2] <= valor_interno[18].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[3] <= valor_interno[19].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[4] <= valor_interno[20].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[5] <= valor_interno[21].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[6] <= valor_interno[22].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[7] <= valor_interno[23].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[8] <= valor_interno[24].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[9] <= valor_interno[25].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[10] <= valor_interno[26].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[11] <= valor_interno[27].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[12] <= valor_interno[28].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[13] <= valor_interno[29].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[14] <= valor_interno[30].DB_MAX_OUTPUT_PORT_TYPE
SALIDA31[15] <= valor_interno[31].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa1:inst|memoria_inst:inst1
direccion[0] => Mux0.IN69
direccion[0] => Mux1.IN69
direccion[0] => Mux2.IN69
direccion[0] => Mux3.IN69
direccion[0] => Mux4.IN69
direccion[0] => Mux5.IN69
direccion[0] => Mux6.IN69
direccion[0] => Mux7.IN69
direccion[0] => Mux8.IN69
direccion[0] => Mux9.IN69
direccion[0] => Mux10.IN69
direccion[0] => Mux11.IN69
direccion[0] => Mux12.IN69
direccion[0] => Mux13.IN69
direccion[0] => Mux14.IN69
direccion[0] => Mux15.IN69
direccion[0] => Mux16.IN69
direccion[0] => Mux17.IN69
direccion[0] => Mux18.IN69
direccion[0] => Mux19.IN69
direccion[0] => Mux20.IN69
direccion[0] => Mux21.IN69
direccion[0] => Mux22.IN69
direccion[0] => Mux23.IN69
direccion[0] => Mux24.IN69
direccion[0] => Mux25.IN69
direccion[0] => Mux26.IN69
direccion[0] => Mux27.IN69
direccion[0] => Mux28.IN69
direccion[0] => Mux29.IN69
direccion[0] => Mux30.IN69
direccion[0] => Mux31.IN69
direccion[1] => Mux0.IN68
direccion[1] => Mux1.IN68
direccion[1] => Mux2.IN68
direccion[1] => Mux3.IN68
direccion[1] => Mux4.IN68
direccion[1] => Mux5.IN68
direccion[1] => Mux6.IN68
direccion[1] => Mux7.IN68
direccion[1] => Mux8.IN68
direccion[1] => Mux9.IN68
direccion[1] => Mux10.IN68
direccion[1] => Mux11.IN68
direccion[1] => Mux12.IN68
direccion[1] => Mux13.IN68
direccion[1] => Mux14.IN68
direccion[1] => Mux15.IN68
direccion[1] => Mux16.IN68
direccion[1] => Mux17.IN68
direccion[1] => Mux18.IN68
direccion[1] => Mux19.IN68
direccion[1] => Mux20.IN68
direccion[1] => Mux21.IN68
direccion[1] => Mux22.IN68
direccion[1] => Mux23.IN68
direccion[1] => Mux24.IN68
direccion[1] => Mux25.IN68
direccion[1] => Mux26.IN68
direccion[1] => Mux27.IN68
direccion[1] => Mux28.IN68
direccion[1] => Mux29.IN68
direccion[1] => Mux30.IN68
direccion[1] => Mux31.IN68
direccion[2] => Mux0.IN67
direccion[2] => Mux1.IN67
direccion[2] => Mux2.IN67
direccion[2] => Mux3.IN67
direccion[2] => Mux4.IN67
direccion[2] => Mux5.IN67
direccion[2] => Mux6.IN67
direccion[2] => Mux7.IN67
direccion[2] => Mux8.IN67
direccion[2] => Mux9.IN67
direccion[2] => Mux10.IN67
direccion[2] => Mux11.IN67
direccion[2] => Mux12.IN67
direccion[2] => Mux13.IN67
direccion[2] => Mux14.IN67
direccion[2] => Mux15.IN67
direccion[2] => Mux16.IN67
direccion[2] => Mux17.IN67
direccion[2] => Mux18.IN67
direccion[2] => Mux19.IN67
direccion[2] => Mux20.IN67
direccion[2] => Mux21.IN67
direccion[2] => Mux22.IN67
direccion[2] => Mux23.IN67
direccion[2] => Mux24.IN67
direccion[2] => Mux25.IN67
direccion[2] => Mux26.IN67
direccion[2] => Mux27.IN67
direccion[2] => Mux28.IN67
direccion[2] => Mux29.IN67
direccion[2] => Mux30.IN67
direccion[2] => Mux31.IN67
direccion[3] => Mux0.IN66
direccion[3] => Mux1.IN66
direccion[3] => Mux2.IN66
direccion[3] => Mux3.IN66
direccion[3] => Mux4.IN66
direccion[3] => Mux5.IN66
direccion[3] => Mux6.IN66
direccion[3] => Mux7.IN66
direccion[3] => Mux8.IN66
direccion[3] => Mux9.IN66
direccion[3] => Mux10.IN66
direccion[3] => Mux11.IN66
direccion[3] => Mux12.IN66
direccion[3] => Mux13.IN66
direccion[3] => Mux14.IN66
direccion[3] => Mux15.IN66
direccion[3] => Mux16.IN66
direccion[3] => Mux17.IN66
direccion[3] => Mux18.IN66
direccion[3] => Mux19.IN66
direccion[3] => Mux20.IN66
direccion[3] => Mux21.IN66
direccion[3] => Mux22.IN66
direccion[3] => Mux23.IN66
direccion[3] => Mux24.IN66
direccion[3] => Mux25.IN66
direccion[3] => Mux26.IN66
direccion[3] => Mux27.IN66
direccion[3] => Mux28.IN66
direccion[3] => Mux29.IN66
direccion[3] => Mux30.IN66
direccion[3] => Mux31.IN66
direccion[4] => Mux0.IN65
direccion[4] => Mux1.IN65
direccion[4] => Mux2.IN65
direccion[4] => Mux3.IN65
direccion[4] => Mux4.IN65
direccion[4] => Mux5.IN65
direccion[4] => Mux6.IN65
direccion[4] => Mux7.IN65
direccion[4] => Mux8.IN65
direccion[4] => Mux9.IN65
direccion[4] => Mux10.IN65
direccion[4] => Mux11.IN65
direccion[4] => Mux12.IN65
direccion[4] => Mux13.IN65
direccion[4] => Mux14.IN65
direccion[4] => Mux15.IN65
direccion[4] => Mux16.IN65
direccion[4] => Mux17.IN65
direccion[4] => Mux18.IN65
direccion[4] => Mux19.IN65
direccion[4] => Mux20.IN65
direccion[4] => Mux21.IN65
direccion[4] => Mux22.IN65
direccion[4] => Mux23.IN65
direccion[4] => Mux24.IN65
direccion[4] => Mux25.IN65
direccion[4] => Mux26.IN65
direccion[4] => Mux27.IN65
direccion[4] => Mux28.IN65
direccion[4] => Mux29.IN65
direccion[4] => Mux30.IN65
direccion[4] => Mux31.IN65
direccion[5] => Mux0.IN64
direccion[5] => Mux1.IN64
direccion[5] => Mux2.IN64
direccion[5] => Mux3.IN64
direccion[5] => Mux4.IN64
direccion[5] => Mux5.IN64
direccion[5] => Mux6.IN64
direccion[5] => Mux7.IN64
direccion[5] => Mux8.IN64
direccion[5] => Mux9.IN64
direccion[5] => Mux10.IN64
direccion[5] => Mux11.IN64
direccion[5] => Mux12.IN64
direccion[5] => Mux13.IN64
direccion[5] => Mux14.IN64
direccion[5] => Mux15.IN64
direccion[5] => Mux16.IN64
direccion[5] => Mux17.IN64
direccion[5] => Mux18.IN64
direccion[5] => Mux19.IN64
direccion[5] => Mux20.IN64
direccion[5] => Mux21.IN64
direccion[5] => Mux22.IN64
direccion[5] => Mux23.IN64
direccion[5] => Mux24.IN64
direccion[5] => Mux25.IN64
direccion[5] => Mux26.IN64
direccion[5] => Mux27.IN64
direccion[5] => Mux28.IN64
direccion[5] => Mux29.IN64
direccion[5] => Mux30.IN64
direccion[5] => Mux31.IN64
direccion[6] => ~NO_FANOUT~
direccion[7] => ~NO_FANOUT~
direccion[8] => ~NO_FANOUT~
direccion[9] => ~NO_FANOUT~
direccion[10] => ~NO_FANOUT~
direccion[11] => ~NO_FANOUT~
direccion[12] => ~NO_FANOUT~
direccion[13] => ~NO_FANOUT~
direccion[14] => ~NO_FANOUT~
direccion[15] => ~NO_FANOUT~
datos[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
datos[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
datos[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
datos[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
datos[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
datos[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
datos[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
datos[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
datos[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
datos[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
datos[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
datos[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
datos[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
datos[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
datos[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
datos[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
datos[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
datos[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
datos[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
datos[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
datos[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
datos[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
datos[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
datos[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
datos[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
datos[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
datos[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
datos[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
datos[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
datos[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
datos[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
datos[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa1:inst|registro_pc:inst3
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa1:inst|mux_pc:inst2
sel => sal[0].OUTPUTSELECT
sel => sal[1].OUTPUTSELECT
sel => sal[2].OUTPUTSELECT
sel => sal[3].OUTPUTSELECT
sel => sal[4].OUTPUTSELECT
sel => sal[5].OUTPUTSELECT
sel => sal[6].OUTPUTSELECT
sel => sal[7].OUTPUTSELECT
sel => sal[8].OUTPUTSELECT
sel => sal[9].OUTPUTSELECT
sel => sal[10].OUTPUTSELECT
sel => sal[11].OUTPUTSELECT
sel => sal[12].OUTPUTSELECT
sel => sal[13].OUTPUTSELECT
sel => sal[14].OUTPUTSELECT
sel => sal[15].OUTPUTSELECT
E0[0] => sal[0].DATAB
E0[1] => sal[1].DATAB
E0[2] => sal[2].DATAB
E0[3] => sal[3].DATAB
E0[4] => sal[4].DATAB
E0[5] => sal[5].DATAB
E0[6] => sal[6].DATAB
E0[7] => sal[7].DATAB
E0[8] => sal[8].DATAB
E0[9] => sal[9].DATAB
E0[10] => sal[10].DATAB
E0[11] => sal[11].DATAB
E0[12] => sal[12].DATAB
E0[13] => sal[13].DATAB
E0[14] => sal[14].DATAB
E0[15] => sal[15].DATAB
E1[0] => sal[0].DATAA
E1[1] => sal[1].DATAA
E1[2] => sal[2].DATAA
E1[3] => sal[3].DATAA
E1[4] => sal[4].DATAA
E1[5] => sal[5].DATAA
E1[6] => sal[6].DATAA
E1[7] => sal[7].DATAA
E1[8] => sal[8].DATAA
E1[9] => sal[9].DATAA
E1[10] => sal[10].DATAA
E1[11] => sal[11].DATAA
E1[12] => sal[12].DATAA
E1[13] => sal[13].DATAA
E1[14] => sal[14].DATAA
E1[15] => sal[15].DATAA
sal[0] <= sal[0].DB_MAX_OUTPUT_PORT_TYPE
sal[1] <= sal[1].DB_MAX_OUTPUT_PORT_TYPE
sal[2] <= sal[2].DB_MAX_OUTPUT_PORT_TYPE
sal[3] <= sal[3].DB_MAX_OUTPUT_PORT_TYPE
sal[4] <= sal[4].DB_MAX_OUTPUT_PORT_TYPE
sal[5] <= sal[5].DB_MAX_OUTPUT_PORT_TYPE
sal[6] <= sal[6].DB_MAX_OUTPUT_PORT_TYPE
sal[7] <= sal[7].DB_MAX_OUTPUT_PORT_TYPE
sal[8] <= sal[8].DB_MAX_OUTPUT_PORT_TYPE
sal[9] <= sal[9].DB_MAX_OUTPUT_PORT_TYPE
sal[10] <= sal[10].DB_MAX_OUTPUT_PORT_TYPE
sal[11] <= sal[11].DB_MAX_OUTPUT_PORT_TYPE
sal[12] <= sal[12].DB_MAX_OUTPUT_PORT_TYPE
sal[13] <= sal[13].DB_MAX_OUTPUT_PORT_TYPE
sal[14] <= sal[14].DB_MAX_OUTPUT_PORT_TYPE
sal[15] <= sal[15].DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa1:inst|incrementador:inst
entrada[0] => Add0.IN32
entrada[1] => Add0.IN31
entrada[2] => Add0.IN30
entrada[3] => Add0.IN29
entrada[4] => Add0.IN28
entrada[5] => Add0.IN27
entrada[6] => Add0.IN26
entrada[7] => Add0.IN25
entrada[8] => Add0.IN24
entrada[9] => Add0.IN23
entrada[10] => Add0.IN22
entrada[11] => Add0.IN21
entrada[12] => Add0.IN20
entrada[13] => Add0.IN19
entrada[14] => Add0.IN18
entrada[15] => Add0.IN17
salida[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
salida[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|etapa1:inst|registro_pc:inst4
RELOJ => SALIDA[0]~reg0.CLK
RELOJ => SALIDA[1]~reg0.CLK
RELOJ => SALIDA[2]~reg0.CLK
RELOJ => SALIDA[3]~reg0.CLK
RELOJ => SALIDA[4]~reg0.CLK
RELOJ => SALIDA[5]~reg0.CLK
RELOJ => SALIDA[6]~reg0.CLK
RELOJ => SALIDA[7]~reg0.CLK
RELOJ => SALIDA[8]~reg0.CLK
RELOJ => SALIDA[9]~reg0.CLK
RELOJ => SALIDA[10]~reg0.CLK
RELOJ => SALIDA[11]~reg0.CLK
RELOJ => SALIDA[12]~reg0.CLK
RELOJ => SALIDA[13]~reg0.CLK
RELOJ => SALIDA[14]~reg0.CLK
RELOJ => SALIDA[15]~reg0.CLK
RESET => SALIDA[0]~reg0.ACLR
RESET => SALIDA[1]~reg0.ACLR
RESET => SALIDA[2]~reg0.ACLR
RESET => SALIDA[3]~reg0.ACLR
RESET => SALIDA[4]~reg0.ACLR
RESET => SALIDA[5]~reg0.ACLR
RESET => SALIDA[6]~reg0.ACLR
RESET => SALIDA[7]~reg0.ACLR
RESET => SALIDA[8]~reg0.ACLR
RESET => SALIDA[9]~reg0.ACLR
RESET => SALIDA[10]~reg0.ACLR
RESET => SALIDA[11]~reg0.ACLR
RESET => SALIDA[12]~reg0.ACLR
RESET => SALIDA[13]~reg0.ACLR
RESET => SALIDA[14]~reg0.ACLR
RESET => SALIDA[15]~reg0.ACLR
ENTRADA[0] => SALIDA[0]~reg0.DATAIN
ENTRADA[1] => SALIDA[1]~reg0.DATAIN
ENTRADA[2] => SALIDA[2]~reg0.DATAIN
ENTRADA[3] => SALIDA[3]~reg0.DATAIN
ENTRADA[4] => SALIDA[4]~reg0.DATAIN
ENTRADA[5] => SALIDA[5]~reg0.DATAIN
ENTRADA[6] => SALIDA[6]~reg0.DATAIN
ENTRADA[7] => SALIDA[7]~reg0.DATAIN
ENTRADA[8] => SALIDA[8]~reg0.DATAIN
ENTRADA[9] => SALIDA[9]~reg0.DATAIN
ENTRADA[10] => SALIDA[10]~reg0.DATAIN
ENTRADA[11] => SALIDA[11]~reg0.DATAIN
ENTRADA[12] => SALIDA[12]~reg0.DATAIN
ENTRADA[13] => SALIDA[13]~reg0.DATAIN
ENTRADA[14] => SALIDA[14]~reg0.DATAIN
ENTRADA[15] => SALIDA[15]~reg0.DATAIN
SALIDA[0] <= SALIDA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[1] <= SALIDA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[2] <= SALIDA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[3] <= SALIDA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[4] <= SALIDA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[5] <= SALIDA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[6] <= SALIDA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[7] <= SALIDA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[8] <= SALIDA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[9] <= SALIDA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[10] <= SALIDA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[11] <= SALIDA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[12] <= SALIDA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[13] <= SALIDA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[14] <= SALIDA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SALIDA[15] <= SALIDA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|decoDisp_regContent:inst5
reset => first_value[3].OUTPUTSELECT
reset => first_value[2].OUTPUTSELECT
reset => first_value[1].OUTPUTSELECT
reset => first_value[0].OUTPUTSELECT
reset => second_value[3].OUTPUTSELECT
reset => second_value[2].OUTPUTSELECT
reset => second_value[1].OUTPUTSELECT
reset => second_value[0].OUTPUTSELECT
reset => third_value[3].OUTPUTSELECT
reset => third_value[2].OUTPUTSELECT
reset => third_value[1].OUTPUTSELECT
reset => third_value[0].OUTPUTSELECT
sw_selectReg => first_value.OUTPUTSELECT
sw_selectReg => first_value.OUTPUTSELECT
sw_selectReg => first_value.OUTPUTSELECT
sw_selectReg => first_value.OUTPUTSELECT
sw_selectReg => second_value.OUTPUTSELECT
sw_selectReg => second_value.OUTPUTSELECT
sw_selectReg => second_value.OUTPUTSELECT
sw_selectReg => second_value.OUTPUTSELECT
sw_selectReg => third_value.OUTPUTSELECT
sw_selectReg => third_value.OUTPUTSELECT
sw_selectReg => third_value.OUTPUTSELECT
sw_selectReg => third_value.OUTPUTSELECT
AccA[0] => first_value.DATAB
AccA[1] => first_value.DATAB
AccA[2] => first_value.DATAB
AccA[3] => first_value.DATAB
AccA[4] => second_value.DATAB
AccA[5] => second_value.DATAB
AccA[6] => second_value.DATAB
AccA[7] => second_value.DATAB
AccA[8] => third_value.DATAB
AccA[9] => third_value.DATAB
AccA[10] => third_value.DATAB
AccA[11] => third_value.DATAB
AccA[12] => ~NO_FANOUT~
AccA[13] => ~NO_FANOUT~
AccA[14] => ~NO_FANOUT~
AccA[15] => ~NO_FANOUT~
AccB[0] => first_value.DATAA
AccB[1] => first_value.DATAA
AccB[2] => first_value.DATAA
AccB[3] => first_value.DATAA
AccB[4] => second_value.DATAA
AccB[5] => second_value.DATAA
AccB[6] => second_value.DATAA
AccB[7] => second_value.DATAA
AccB[8] => third_value.DATAA
AccB[9] => third_value.DATAA
AccB[10] => third_value.DATAA
AccB[11] => third_value.DATAA
AccB[12] => ~NO_FANOUT~
AccB[13] => ~NO_FANOUT~
AccB[14] => ~NO_FANOUT~
AccB[15] => ~NO_FANOUT~
first_digit[0] <= <VCC>
first_digit[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
first_digit[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
first_digit[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
first_digit[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
first_digit[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first_digit[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first_digit[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
second_digit[0] <= <VCC>
second_digit[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
second_digit[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
second_digit[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
second_digit[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
second_digit[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
second_digit[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
second_digit[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
third_digit[0] <= <VCC>
third_digit[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
third_digit[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
third_digit[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
third_digit[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
third_digit[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
third_digit[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
third_digit[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|decoDisp_Instr:inst4
clk => third_value[0].CLK
clk => third_value[1].CLK
clk => third_value[2].CLK
clk => third_value[3].CLK
clk => second_value[0].CLK
clk => second_value[1].CLK
clk => second_value[2].CLK
clk => second_value[3].CLK
clk => first_value[0].CLK
clk => first_value[1].CLK
clk => first_value[2].CLK
clk => first_value[3].CLK
reset => third_value[0].ACLR
reset => third_value[1].ACLR
reset => third_value[2].ACLR
reset => third_value[3].ACLR
reset => second_value[0].ACLR
reset => second_value[1].ACLR
reset => second_value[2].ACLR
reset => second_value[3].ACLR
reset => first_value[0].ACLR
reset => first_value[1].ACLR
reset => first_value[2].ACLR
reset => first_value[3].ACLR
instrCode[0] => first_value[0].DATAIN
instrCode[1] => first_value[1].DATAIN
instrCode[2] => first_value[2].DATAIN
instrCode[3] => first_value[3].DATAIN
instrCode[4] => second_value[0].DATAIN
instrCode[5] => second_value[1].DATAIN
instrCode[6] => second_value[2].DATAIN
instrCode[7] => second_value[3].DATAIN
instrCode[8] => third_value[0].DATAIN
instrCode[9] => third_value[1].DATAIN
instrCode[10] => third_value[2].DATAIN
instrCode[11] => third_value[3].DATAIN
instrCode[12] => ~NO_FANOUT~
instrCode[13] => ~NO_FANOUT~
instrCode[14] => ~NO_FANOUT~
instrCode[15] => ~NO_FANOUT~
first_digit[0] <= <VCC>
first_digit[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
first_digit[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
first_digit[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
first_digit[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
first_digit[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
first_digit[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
first_digit[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
second_digit[0] <= <VCC>
second_digit[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
second_digit[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
second_digit[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
second_digit[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
second_digit[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
second_digit[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
second_digit[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
third_digit[0] <= <VCC>
third_digit[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
third_digit[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
third_digit[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
third_digit[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
third_digit[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
third_digit[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
third_digit[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE


|pipeline|time_divisor:inst7
reloj => div.CLK
reloj => cuenta[0].CLK
reloj => cuenta[1].CLK
reloj => cuenta[2].CLK
reloj => cuenta[3].CLK
reloj => cuenta[4].CLK
reloj => cuenta[5].CLK
reloj => cuenta[6].CLK
reloj => cuenta[7].CLK
reloj => cuenta[8].CLK
reloj => cuenta[9].CLK
reloj => cuenta[10].CLK
reloj => cuenta[11].CLK
reloj => cuenta[12].CLK
reloj => cuenta[13].CLK
reloj => cuenta[14].CLK
reloj => cuenta[15].CLK
reloj => cuenta[16].CLK
reloj => cuenta[17].CLK
reloj => cuenta[18].CLK
reloj => cuenta[19].CLK
reloj => cuenta[20].CLK
reloj => cuenta[21].CLK
reloj => cuenta[22].CLK
reloj => cuenta[23].CLK
reloj => cuenta[24].CLK
reloj => cuenta[25].CLK
clk <= div.DB_MAX_OUTPUT_PORT_TYPE


