

================================================================
== Vivado HLS Report for 'ld_weights5'
================================================================
* Date:           Sun Oct 30 17:24:53 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  186481|  186481|  186481|  186481|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  186480|  186480|      1554|          -|          -|   120|    no    |
        | + Loop 1.1          |    1552|    1552|        97|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |      95|      95|        19|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |      10|      10|         2|          -|          -|     5|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    463|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        -|      -|     342|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     342|    576|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln167_1_fu_208_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln167_2_fu_230_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln167_3_fu_241_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln167_4_fu_274_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln167_5_fu_247_p2  |     +    |      0|  0|  71|          64|          64|
    |add_ln167_fu_187_p2    |     +    |      0|  0|  12|          12|          12|
    |i_fu_153_p2            |     +    |      0|  0|  15|           7|           1|
    |j_fu_177_p2            |     +    |      0|  0|  15|           5|           1|
    |k_fu_220_p2            |     +    |      0|  0|  12|           3|           1|
    |l_fu_264_p2            |     +    |      0|  0|  12|           3|           1|
    |ap_block_state12       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln163_fu_147_p2   |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln164_fu_171_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln165_fu_214_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln166_fu_258_p2   |   icmp   |      0|  0|   9|           3|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 463|         369|         354|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         14|    1|         14|
    |i_0_reg_99         |   9|          2|    7|         14|
    |j_0_reg_110        |   9|          2|    5|         10|
    |k_0_reg_121        |   9|          2|    3|          6|
    |l_0_reg_132        |   9|          2|    3|          6|
    |weights5_blk_n_AR  |   9|          2|    1|          2|
    |weights5_blk_n_R   |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 113|         26|   21|         54|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln167_1_reg_305         |  64|   0|   64|          0|
    |add_ln167_3_reg_318         |  64|   0|   64|          0|
    |add_ln167_4_reg_337         |  64|   0|   64|          0|
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |i_0_reg_99                  |   7|   0|    7|          0|
    |i_reg_287                   |   7|   0|    7|          0|
    |j_0_reg_110                 |   5|   0|    5|          0|
    |j_reg_300                   |   5|   0|    5|          0|
    |k_0_reg_121                 |   3|   0|    3|          0|
    |k_reg_313                   |   3|   0|    3|          0|
    |l_0_reg_132                 |   3|   0|    3|          0|
    |l_reg_332                   |   3|   0|    3|          0|
    |weights5_addr_read_reg_342  |  32|   0|   32|          0|
    |weights5_addr_reg_323       |  32|   0|   32|          0|
    |zext_ln164_reg_292          |   7|   0|   12|          5|
    |zext_ln167_reg_279          |  30|   0|   64|         34|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 342|   0|  381|         39|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   ld_weights5   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   ld_weights5   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   ld_weights5   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   ld_weights5   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   ld_weights5   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   ld_weights5   | return value |
|m_axi_weights5_AWVALID   | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWREADY   |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWADDR    | out |   32|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWID      | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWLEN     | out |   32|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWSIZE    | out |    3|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWBURST   | out |    2|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWLOCK    | out |    2|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWCACHE   | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWPROT    | out |    3|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWQOS     | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWREGION  | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_AWUSER    | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WVALID    | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WREADY    |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WDATA     | out |   32|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WSTRB     | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WLAST     | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WID       | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_WUSER     | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARVALID   | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARREADY   |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARADDR    | out |   32|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARID      | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARLEN     | out |   32|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARSIZE    | out |    3|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARBURST   | out |    2|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARLOCK    | out |    2|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARCACHE   | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARPROT    | out |    3|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARQOS     | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARREGION  | out |    4|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_ARUSER    | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RVALID    |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RREADY    | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RDATA     |  in |   32|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RLAST     |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RID       |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RUSER     |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_RRESP     |  in |    2|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_BVALID    |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_BREADY    | out |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_BRESP     |  in |    2|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_BID       |  in |    1|    m_axi   |     weights5    |    pointer   |
|m_axi_weights5_BUSER     |  in |    1|    m_axi   |     weights5    |    pointer   |
|weights5_offset          |  in |   30|   ap_none  | weights5_offset |    scalar    |
|weights5_buf_address0    | out |   16|  ap_memory |   weights5_buf  |     array    |
|weights5_buf_ce0         | out |    1|  ap_memory |   weights5_buf  |     array    |
|weights5_buf_we0         | out |    1|  ap_memory |   weights5_buf  |     array    |
|weights5_buf_d0          | out |   32|  ap_memory |   weights5_buf  |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

