TimeQuest Timing Analyzer report for HELEN
Thu Apr 19 21:05:12 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; HELEN                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; helen/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Thu Apr 19 21:05:03 2018 ;
; helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Thu Apr 19 21:05:03 2018 ;
; helen/synthesis/submodules/helen_nios_2_cpu.sdc                         ; OK     ; Thu Apr 19 21:05:03 2018 ;
; helen/synthesis/submodules/helen_nios_1_cpu.sdc                         ; OK     ; Thu Apr 19 21:05:04 2018 ;
; HELEN.SDC                                                               ; OK     ; Thu Apr 19 21:05:04 2018 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; Clock Name                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                        ; Targets                         ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; altera_reserved_tck         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { altera_reserved_tck }         ;
; CLOCK_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK_50 }                    ;
; inst|altpll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0] ; { inst|altpll|sd1|pll7|clk[0] } ;
; inst|altpll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0] ; { inst|altpll|sd1|pll7|clk[1] } ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 76.27 MHz  ; 76.27 MHz       ; altera_reserved_tck         ;                                                               ;
; 120.54 MHz ; 120.54 MHz      ; inst|altpll|sd1|pll7|clk[0] ;                                                               ;
; 318.37 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 1.704  ; 0.000         ;
; CLOCK_50                    ; 16.859 ; 0.000         ;
; altera_reserved_tck         ; 43.444 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.307 ; 0.000         ;
; CLOCK_50                    ; 0.342 ; 0.000         ;
; altera_reserved_tck         ; 0.358 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 6.348  ; 0.000         ;
; CLOCK_50                    ; 17.684 ; 0.000         ;
; altera_reserved_tck         ; 48.243 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.855 ; 0.000         ;
; CLOCK_50                    ; 1.225 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.830 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.737  ; 0.000         ;
; CLOCK_50                    ; 9.579  ; 0.000         ;
; altera_reserved_tck         ; 49.577 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.704 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.222      ;
; 1.709 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.217      ;
; 1.718 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.208      ;
; 1.723 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.203      ;
; 1.871 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.055      ;
; 1.876 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 8.050      ;
; 1.928 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.979      ;
; 1.933 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.974      ;
; 1.941 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.966      ;
; 1.946 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.961      ;
; 1.969 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.970      ;
; 1.977 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.949      ;
; 1.982 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.944      ;
; 1.983 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.956      ;
; 2.087 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.835      ;
; 2.088 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.834      ;
; 2.089 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.834      ;
; 2.092 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.830      ;
; 2.093 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.829      ;
; 2.094 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.829      ;
; 2.120 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.800      ;
; 2.120 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.800      ;
; 2.125 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.795      ;
; 2.125 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.795      ;
; 2.130 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.777      ;
; 2.135 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.772      ;
; 2.136 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.803      ;
; 2.138 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.769      ;
; 2.143 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.764      ;
; 2.193 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.727      ;
; 2.194 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.728      ;
; 2.199 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.723      ;
; 2.206 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.714      ;
; 2.219 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.688      ;
; 2.224 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.683      ;
; 2.242 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.697      ;
; 2.242 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.680      ;
; 2.247 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.675      ;
; 2.252 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.671      ;
; 2.257 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.666      ;
; 2.261 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.662      ;
; 2.266 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.657      ;
; 2.279 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.641      ;
; 2.281 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.534      ;
; 2.284 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.636      ;
; 2.289 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.524      ;
; 2.296 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[5]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.518      ;
; 2.299 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.608      ;
; 2.303 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.617      ;
; 2.304 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.603      ;
; 2.308 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.612      ;
; 2.321 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.610      ;
; 2.340 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.591      ;
; 2.342 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.442     ; 7.211      ;
; 2.344 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.470      ;
; 2.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[12]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.576      ;
; 2.347 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.442     ; 7.206      ;
; 2.351 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[12]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.571      ;
; 2.352 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.583      ;
; 2.353 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.582      ;
; 2.354 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 7.582      ;
; 2.363 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.559      ;
; 2.368 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.554      ;
; 2.370 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.441     ; 7.184      ;
; 2.375 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.548      ;
; 2.380 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.543      ;
; 2.381 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[27] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.426     ; 7.188      ;
; 2.385 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.548      ;
; 2.385 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 7.548      ;
; 2.389 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.550      ;
; 2.391 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.548      ;
; 2.392 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[1]                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_wr_dst_reg                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.522      ;
; 2.394 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.545      ;
; 2.395 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.525      ;
; 2.398 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.522      ;
; 2.400 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[13]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.522      ;
; 2.403 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.517      ;
; 2.403 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.517      ;
; 2.403 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.536      ;
; 2.405 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[13]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.517      ;
; 2.405 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.534      ;
; 2.408 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 7.531      ;
; 2.416 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 7.503      ;
; 2.430 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.477      ;
; 2.430 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 7.489      ;
; 2.435 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 7.472      ;
; 2.442 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[9]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.439     ; 7.114      ;
; 2.443 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.484      ;
; 2.459 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.476      ;
; 2.474 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[24] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.441     ; 7.080      ;
; 2.484 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 7.436      ;
; 2.487 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[13]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 7.434      ;
; 2.489 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.442      ;
; 2.492 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[13]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 7.429      ;
; 2.494 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[3]                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 7.432      ;
; 2.507 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 7.428      ;
; 2.517 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 7.419      ;
; 2.524 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.414      ;
; 2.524 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 7.414      ;
; 2.526 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 7.410      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.859 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.073      ;
; 16.859 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.073      ;
; 16.899 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.033      ;
; 16.899 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.033      ;
; 16.913 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.019      ;
; 16.913 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.019      ;
; 16.967 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.959      ;
; 17.051 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.875      ;
; 17.136 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.790      ;
; 17.148 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.785      ;
; 17.148 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.785      ;
; 17.184 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.748      ;
; 17.248 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.685      ;
; 17.248 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.685      ;
; 17.261 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.672      ;
; 17.261 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.672      ;
; 17.276 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.656      ;
; 17.280 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.646      ;
; 17.296 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.630      ;
; 17.369 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.557      ;
; 17.380 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.546      ;
; 17.391 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.542      ;
; 17.391 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.542      ;
; 17.398 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.535      ;
; 17.409 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.524      ;
; 17.462 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.464      ;
; 17.465 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.461      ;
; 17.468 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 2.123      ;
; 17.553 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.380      ;
; 17.553 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.380      ;
; 17.563 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 2.028      ;
; 17.603 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.330      ;
; 17.606 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.327      ;
; 17.606 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.327      ;
; 17.611 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.322      ;
; 17.629 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.303      ;
; 17.630 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.302      ;
; 17.647 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.279      ;
; 17.711 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.222      ;
; 17.733 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.200      ;
; 17.744 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.190      ;
; 17.753 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.180      ;
; 17.759 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.174      ;
; 17.759 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.174      ;
; 17.796 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 1.796      ;
; 17.797 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 1.795      ;
; 17.799 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 1.793      ;
; 17.804 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.128      ;
; 17.804 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.128      ;
; 17.810 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.730      ;
; 17.827 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.106      ;
; 17.834 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.706      ;
; 17.873 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.061      ;
; 17.876 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.058      ;
; 17.878 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.056      ;
; 17.886 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.046      ;
; 17.889 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.043      ;
; 17.892 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.042      ;
; 17.925 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.001      ;
; 17.939 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 1.653      ;
; 17.940 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.993      ;
; 17.941 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.403     ; 1.651      ;
; 17.963 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.970      ;
; 17.965 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.968      ;
; 17.975 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.957      ;
; 17.975 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.957      ;
; 17.976 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.950      ;
; 18.005 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.929      ;
; 18.039 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.894      ;
; 18.043 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.890      ;
; 18.049 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.885      ;
; 18.092 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.835      ;
; 18.105 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.829      ;
; 18.121 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.812      ;
; 18.125 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.807      ;
; 18.125 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.809      ;
; 18.129 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.805      ;
; 18.131 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.803      ;
; 18.135 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.799      ;
; 18.137 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.403      ;
; 18.165 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 1.803      ;
; 18.183 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 1.408      ;
; 18.189 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.738      ;
; 18.218 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.714      ;
; 18.219 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.322      ; 2.098      ;
; 18.221 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.712      ;
; 18.224 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.709      ;
; 18.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.687      ;
; 18.247 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.315      ; 2.063      ;
; 18.258 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.676      ;
; 18.270 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.663      ;
; 18.272 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.661      ;
; 18.292 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.641      ;
; 18.321 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.612      ;
; 18.324 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.609      ;
; 18.336 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.597      ;
; 18.346 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.587      ;
; 18.349 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.584      ;
; 18.351 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.582      ;
; 18.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.575      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 6.668      ;
; 43.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 6.587      ;
; 44.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.966      ;
; 44.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 5.830      ;
; 44.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.639      ;
; 44.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 5.660      ;
; 44.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.634      ;
; 44.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.614      ;
; 44.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 5.584      ;
; 44.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 5.594      ;
; 44.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.464      ;
; 44.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 5.471      ;
; 44.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.366      ;
; 44.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 5.336      ;
; 44.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 5.143      ;
; 44.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 5.127      ;
; 45.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 4.962      ;
; 45.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 4.719      ;
; 45.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 4.706      ;
; 45.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 4.620      ;
; 45.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.228      ;
; 46.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.929      ;
; 46.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.616      ;
; 46.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.454      ;
; 46.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.199      ;
; 46.940 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.140      ;
; 46.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.148      ;
; 46.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.106      ;
; 47.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.093      ;
; 47.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 3.033      ;
; 47.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.999      ;
; 47.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.886      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.858      ;
; 47.237 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.862      ;
; 47.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.776      ;
; 47.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.642      ;
; 47.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 2.433      ;
; 47.908 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 2.194      ;
; 48.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 1.799      ;
; 48.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 1.762      ;
; 48.963 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 1.131      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 5.240      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.892      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.868      ;
; 95.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.848      ;
; 95.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.846      ;
; 95.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.845      ;
; 95.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.817      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.793      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.791      ;
; 95.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.790      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.772      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.772      ;
; 95.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.711      ;
; 95.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.711      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
; 95.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.634      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.307 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[26]                                                                                                                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_b_module:helen_nios_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.397      ; 0.891      ;
; 0.307 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.873      ;
; 0.310 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.878      ;
; 0.312 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[30]                                                                                                                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.877      ;
; 0.314 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[2]                                                                                                                                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.879      ;
; 0.316 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.882      ;
; 0.319 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[28]                                                                                                                                       ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.884      ;
; 0.322 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[31]                                                                                                                                       ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.888      ;
; 0.323 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.891      ;
; 0.337 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.905      ;
; 0.342 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                           ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.909      ;
; 0.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_aligning_data                                                                                                                            ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[0]                                                                                                                           ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.911      ;
; 0.346 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|writedata[21]                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a16~porta_datain_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.915      ;
; 0.350 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.916      ;
; 0.353 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.921      ;
; 0.354 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.919      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                    ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                   ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                     ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                     ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                       ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                           ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                             ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                           ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                           ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|go                                                                                                                                                                        ; helen:inst|helen_adc:adc|go                                                                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][85]                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][85]                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.594      ;
; 0.373 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.481 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.700      ;
; 0.542 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.762      ;
; 0.545 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.765      ;
; 0.551 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.554 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.573 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.589 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.808      ;
; 0.593 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.812      ;
; 0.606 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.825      ;
; 0.608 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.827      ;
; 0.625 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.844      ;
; 0.646 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.865      ;
; 0.686 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.905      ;
; 0.706 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.925      ;
; 0.708 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.927      ;
; 0.739 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.959      ;
; 0.750 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 0.593      ;
; 0.759 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.978      ;
; 0.766 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.378      ;
; 0.777 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.995      ;
; 0.791 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.011      ;
; 0.828 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.047      ;
; 0.853 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.072      ;
; 0.864 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.157      ; 1.178      ;
; 0.868 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 0.734      ;
; 0.869 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.291     ; 0.735      ;
; 0.900 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.118      ;
; 0.906 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.124      ;
; 0.935 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.938 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.158      ;
; 0.953 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 0.796      ;
; 0.966 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 1.602      ;
; 0.974 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.193      ;
; 0.979 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.197      ;
; 0.996 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.608      ;
; 1.001 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.219      ;
; 1.006 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.250      ;
; 1.037 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.255      ;
; 1.056 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.300      ;
; 1.059 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.278      ;
; 1.070 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 1.706      ;
; 1.091 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 0.933      ;
; 1.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.341      ;
; 1.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.341      ;
; 1.124 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.343      ;
; 1.134 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.378      ;
; 1.147 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.365      ;
; 1.156 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.376      ;
; 1.158 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.378      ;
; 1.161 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.381      ;
; 1.176 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.395      ;
; 1.178 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.397      ;
; 1.178 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.397      ;
; 1.208 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.427      ;
; 1.216 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.435      ;
; 1.218 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.437      ;
; 1.220 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.439      ;
; 1.260 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.479      ;
; 1.276 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.888      ;
; 1.291 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.510      ;
; 1.292 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.510      ;
; 1.324 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.544      ;
; 1.333 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.552      ;
; 1.335 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.954      ;
; 1.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.561      ;
; 1.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.561      ;
; 1.344 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.563      ;
; 1.344 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.563      ;
; 1.361 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.605      ;
; 1.371 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.235     ; 1.293      ;
; 1.375 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 1.690      ;
; 1.380 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.222      ;
; 1.385 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.605      ;
; 1.387 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.607      ;
; 1.388 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.608      ;
; 1.390 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.609      ;
; 1.396 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.615      ;
; 1.406 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.624      ;
; 1.441 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.661      ;
; 1.460 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.680      ;
; 1.465 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.709      ;
; 1.476 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.695      ;
; 1.508 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.728      ;
; 1.544 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.763      ;
; 1.548 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.768      ;
; 1.557 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.399      ;
; 1.569 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.812      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.592      ;
; 0.358 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.366 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.600      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.379 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.318      ; 0.886      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[5]                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.607      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[34]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[33]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.611      ;
; 0.392 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[9]                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[13]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[11]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[10]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[4]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|read_latency_shift_reg[0]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_ienable[2]       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.572      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[18]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[11]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_logic                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_logic_op[1]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_logic_op[0]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.574      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[10]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[21]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[16]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[17]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[22]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[26]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[29]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_byteenable[3]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[28]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[27]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[23]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[24]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[25]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[26]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[15]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[14]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[13]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[9]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[5]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[8]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[16]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[17]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[19]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[24]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.568      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[25]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[30]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[20]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[19]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[21]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[18]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[14]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_rot_right                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.574      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_logical                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.574      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[12]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[31]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[6]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.574      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_break                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.574      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_exception                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_ld_signed                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_ld                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[30]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[27]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[28]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[29]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[2]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[1]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.573      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_status_reg_pie                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_byteenable[2]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_compare_op[0]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_compare_op[1]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_cmp_result                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_st                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.566      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_byteenable[0]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.571      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_byteenable[1]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 3.567      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_retaddr                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.573      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|hbreak_enabled                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 3.565      ;
; 6.348 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.574      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|hbreak_pending                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.568      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[21]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.568      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[26]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[27]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[28]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[29]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[25]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[24]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[20]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.568      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[6]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[9]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
; 6.349 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[10]                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 3.567      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.684 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 1.832      ;
; 17.684 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 1.832      ;
; 17.684 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 1.832      ;
; 17.684 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 1.832      ;
; 17.684 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.479     ; 1.832      ;
; 17.876 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.664      ;
; 17.876 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.664      ;
; 17.876 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.664      ;
; 17.876 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.664      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.931 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.454     ; 1.610      ;
; 17.940 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 1.898      ;
; 17.997 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 1.840      ;
; 17.997 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 1.840      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.106 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 1.434      ;
; 18.307 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 1.610      ;
; 18.307 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 1.610      ;
; 18.307 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 1.610      ;
; 18.307 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 1.610      ;
; 98.459 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.102     ; 1.434      ;
; 98.459 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.102     ; 1.434      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 1.872      ;
; 48.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 1.718      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.659 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.278      ;
; 97.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 2.453      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.208      ;
; 97.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.208      ;
; 97.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.208      ;
; 97.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.208      ;
; 97.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.208      ;
; 97.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.208      ;
; 97.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.208      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.185      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.159      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.068      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.009      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.990      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.986      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.986      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.949      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.931      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.931      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.931      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.931      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.916      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
; 98.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.905      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.074      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.268      ;
; 1.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.422      ;
; 1.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.422      ;
; 1.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.422      ;
; 1.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.422      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.468      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.487      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.487      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.496      ;
; 1.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.538      ;
; 1.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.538      ;
; 1.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.538      ;
; 1.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.538      ;
; 1.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.520      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.529      ;
; 1.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.713      ;
; 1.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.716      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.749      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.749      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.749      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.749      ;
; 1.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.729      ;
; 1.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.729      ;
; 1.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.745      ;
; 1.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.740      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.745      ;
; 1.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.774      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.788      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
; 1.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.809      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.225   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.460      ;
; 1.225   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.460      ;
; 1.225   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.460      ;
; 1.225   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.460      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.445   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.287      ;
; 1.504   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.688      ;
; 1.504   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.688      ;
; 1.555   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.740      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.617   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.314     ; 1.460      ;
; 1.684   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.526      ;
; 1.684   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.526      ;
; 1.684   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.526      ;
; 1.684   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.315     ; 1.526      ;
; 1.830   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.308     ; 1.679      ;
; 1.830   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.308     ; 1.679      ;
; 1.830   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.308     ; 1.679      ;
; 1.830   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.308     ; 1.679      ;
; 1.830   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.308     ; 1.679      ;
; 101.057 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.053      ; 1.287      ;
; 101.057 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.053      ; 1.287      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 1.830 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 2.376      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|read_latency_shift_reg[0]                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[11]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[1][85]                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[0][85]                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[7]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[7]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|read_0                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.388      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[0]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[1]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[2]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[3]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[4]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[5]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[6]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[7]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[8]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[9]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_clk_en                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.383      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[6]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[3]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 2.385      ;
; 2.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[3]               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 2.389      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.162 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|pre_txd                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.385      ;
; 2.163 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.376      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[26]             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[23]             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[21]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[8]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[8]               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[20]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[20]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[20]             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|epcs_slave_select_holding_reg[9]                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[9]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[11]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[12]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[19]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|epcs_slave_select_holding_reg[15]                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[15]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[14]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[13]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[13]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 2.388      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|epcs_slave_select_holding_reg[4]                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|epcs_slave_select_holding_reg[14]                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|spi_slave_select_reg[26]                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[26]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[27]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[27]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[15]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[14]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[13]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[10]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[9]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[4]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[3]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[5]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[7]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[8]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[11]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[12]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[16]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
; 2.166 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|tx_holding_reg[17]                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 2.388      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
Worst Case Available Settling Time: 15.557 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 86.36 MHz  ; 86.36 MHz       ; altera_reserved_tck         ;                                                               ;
; 134.35 MHz ; 134.35 MHz      ; inst|altpll|sd1|pll7|clk[0] ;                                                               ;
; 356.63 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 2.557  ; 0.000         ;
; CLOCK_50                    ; 17.196 ; 0.000         ;
; altera_reserved_tck         ; 44.210 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.298 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 0.299 ; 0.000         ;
; altera_reserved_tck         ; 0.310 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 6.743  ; 0.000         ;
; CLOCK_50                    ; 17.920 ; 0.000         ;
; altera_reserved_tck         ; 48.480 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.761 ; 0.000         ;
; CLOCK_50                    ; 1.126 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.618 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.742  ; 0.000         ;
; CLOCK_50                    ; 9.589  ; 0.000         ;
; altera_reserved_tck         ; 49.547 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.557 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.375      ;
; 2.567 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.365      ;
; 2.569 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.363      ;
; 2.579 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.353      ;
; 2.708 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.224      ;
; 2.718 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.214      ;
; 2.762 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.151      ;
; 2.766 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.147      ;
; 2.778 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.135      ;
; 2.782 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.131      ;
; 2.801 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.131      ;
; 2.804 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 7.144      ;
; 2.811 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.121      ;
; 2.816 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 7.132      ;
; 2.898 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.030      ;
; 2.898 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.030      ;
; 2.900 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.029      ;
; 2.908 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.020      ;
; 2.908 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 7.020      ;
; 2.910 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 7.019      ;
; 2.943 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.970      ;
; 2.947 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.966      ;
; 2.949 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.964      ;
; 2.953 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.960      ;
; 2.955 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.993      ;
; 2.956 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.969      ;
; 2.957 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.968      ;
; 2.960 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.965      ;
; 2.961 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.964      ;
; 2.994 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.934      ;
; 3.004 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.924      ;
; 3.013 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.916      ;
; 3.014 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 6.811      ;
; 3.029 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.900      ;
; 3.033 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.880      ;
; 3.035 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.792      ;
; 3.037 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.876      ;
; 3.041 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.896      ;
; 3.041 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.887      ;
; 3.048 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.900      ;
; 3.049 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.880      ;
; 3.051 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.877      ;
; 3.053 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.860      ;
; 3.054 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.875      ;
; 3.059 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.870      ;
; 3.060 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.877      ;
; 3.063 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.850      ;
; 3.064 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.865      ;
; 3.087 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_addr[5]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.740      ;
; 3.094 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.831      ;
; 3.101 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.824      ;
; 3.104 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[26]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.821      ;
; 3.105 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.820      ;
; 3.106 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.721      ;
; 3.122 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.397     ; 6.476      ;
; 3.125 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[12]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.803      ;
; 3.132 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.397     ; 6.466      ;
; 3.135 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[12]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.793      ;
; 3.140 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.788      ;
; 3.145 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 6.799      ;
; 3.145 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 6.799      ;
; 3.147 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.798      ;
; 3.150 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.778      ;
; 3.154 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.775      ;
; 3.161 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[1]                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_wr_dst_reg                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.758      ;
; 3.164 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.765      ;
; 3.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[13]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.748      ;
; 3.184 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.753      ;
; 3.190 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[13]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.738      ;
; 3.194 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.735      ;
; 3.198 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[21]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 6.735      ;
; 3.200 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.729      ;
; 3.203 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.745      ;
; 3.204 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.724      ;
; 3.204 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.724      ;
; 3.207 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 6.734      ;
; 3.208 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.717      ;
; 3.208 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 6.733      ;
; 3.212 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.713      ;
; 3.214 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[32]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 6.709      ;
; 3.214 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[31]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 6.709      ;
; 3.215 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.698      ;
; 3.215 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.733      ;
; 3.219 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[17]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 6.694      ;
; 3.220 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.727      ;
; 3.220 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.727      ;
; 3.220 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.396     ; 6.379      ;
; 3.226 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[27] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.379     ; 6.390      ;
; 3.234 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.714      ;
; 3.238 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.710      ;
; 3.239 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.708      ;
; 3.239 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 6.708      ;
; 3.241 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 6.703      ;
; 3.242 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 6.686      ;
; 3.246 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.702      ;
; 3.249 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[11]                                      ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 6.677      ;
; 3.249 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 6.692      ;
; 3.249 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[22]                                              ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 6.692      ;
; 3.250 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 6.698      ;
; 3.252 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                      ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[32]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 6.690      ;
+-------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.196 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.743      ;
; 17.196 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.743      ;
; 17.207 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.732      ;
; 17.207 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.732      ;
; 17.213 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.726      ;
; 17.213 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.726      ;
; 17.309 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.625      ;
; 17.387 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.547      ;
; 17.452 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.487      ;
; 17.452 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.487      ;
; 17.453 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.481      ;
; 17.488 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.451      ;
; 17.523 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.416      ;
; 17.523 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.416      ;
; 17.524 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.410      ;
; 17.532 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.407      ;
; 17.545 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.394      ;
; 17.545 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.394      ;
; 17.586 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.348      ;
; 17.606 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.328      ;
; 17.660 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.280      ;
; 17.664 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.275      ;
; 17.664 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.275      ;
; 17.666 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.274      ;
; 17.668 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.266      ;
; 17.688 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.246      ;
; 17.730 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.907      ;
; 17.748 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.186      ;
; 17.783 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.156      ;
; 17.783 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.156      ;
; 17.806 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.831      ;
; 17.829 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.110      ;
; 17.837 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.102      ;
; 17.837 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.102      ;
; 17.849 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.091      ;
; 17.871 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.068      ;
; 17.877 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.062      ;
; 17.917 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.017      ;
; 17.944 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.995      ;
; 17.966 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.973      ;
; 17.966 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.973      ;
; 17.977 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.963      ;
; 17.989 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.950      ;
; 18.007 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.932      ;
; 18.021 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.617      ;
; 18.023 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.615      ;
; 18.024 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.562      ;
; 18.029 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.609      ;
; 18.035 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.904      ;
; 18.038 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.901      ;
; 18.040 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.899      ;
; 18.070 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.516      ;
; 18.090 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.849      ;
; 18.094 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.845      ;
; 18.105 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.835      ;
; 18.109 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.825      ;
; 18.118 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.822      ;
; 18.120 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.820      ;
; 18.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.818      ;
; 18.144 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.795      ;
; 18.144 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.494      ;
; 18.146 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.357     ; 1.492      ;
; 18.171 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.763      ;
; 18.176 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.763      ;
; 18.176 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.763      ;
; 18.177 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.762      ;
; 18.195 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.744      ;
; 18.198 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.742      ;
; 18.234 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.705      ;
; 18.236 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.703      ;
; 18.237 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.703      ;
; 18.290 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.650      ;
; 18.297 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.643      ;
; 18.300 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.640      ;
; 18.300 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.635      ;
; 18.302 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.638      ;
; 18.317 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.623      ;
; 18.326 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.613      ;
; 18.339 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.601      ;
; 18.340 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.246      ;
; 18.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.358     ; 1.280      ;
; 18.359 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.618      ;
; 18.371 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.564      ;
; 18.387 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.552      ;
; 18.391 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.548      ;
; 18.394 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.293      ; 1.894      ;
; 18.411 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.528      ;
; 18.419 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.521      ;
; 18.422 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.517      ;
; 18.437 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.502      ;
; 18.448 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.284      ; 1.831      ;
; 18.463 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.476      ;
; 18.481 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.458      ;
; 18.501 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.438      ;
; 18.502 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.437      ;
; 18.506 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.433      ;
; 18.507 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.432      ;
; 18.516 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.423      ;
; 18.516 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.423      ;
; 18.534 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.405      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.934      ;
; 44.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 5.855      ;
; 44.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 5.296      ;
; 44.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.187      ;
; 45.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 5.047      ;
; 45.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 5.022      ;
; 45.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 5.015      ;
; 45.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 5.005      ;
; 45.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.969      ;
; 45.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 4.950      ;
; 45.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.871      ;
; 45.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 4.859      ;
; 45.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.772      ;
; 45.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.763      ;
; 45.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 4.597      ;
; 45.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.561      ;
; 45.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.408      ;
; 45.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 4.189      ;
; 45.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.186      ;
; 46.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 4.105      ;
; 46.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 3.813      ;
; 46.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.493      ;
; 46.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.221      ;
; 47.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.099      ;
; 47.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.844      ;
; 47.305 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.810      ;
; 47.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.804      ;
; 47.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.756      ;
; 47.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.743      ;
; 47.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.698      ;
; 47.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.665      ;
; 47.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.572      ;
; 47.575 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.559      ;
; 47.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.530      ;
; 47.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 2.472      ;
; 47.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.386      ;
; 47.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.160      ;
; 48.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 1.945      ;
; 48.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 1.596      ;
; 48.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 1.567      ;
; 49.133 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 0.995      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.714      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.391      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.370      ;
; 95.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.353      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.351      ;
; 95.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.350      ;
; 95.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.295      ;
; 95.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.293      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.292      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.311      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.311      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.302      ;
; 95.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.285      ;
; 95.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.285      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
; 95.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.180      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.327 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.540      ;
; 0.339 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.434 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.633      ;
; 0.492 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.692      ;
; 0.496 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.515 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.528 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.728      ;
; 0.532 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.732      ;
; 0.543 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.742      ;
; 0.545 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.759      ;
; 0.577 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.777      ;
; 0.608 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.808      ;
; 0.633 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.833      ;
; 0.636 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.836      ;
; 0.677 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.877      ;
; 0.678 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 0.538      ;
; 0.684 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 1.237      ;
; 0.686 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.885      ;
; 0.707 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.906      ;
; 0.712 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.912      ;
; 0.742 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.942      ;
; 0.771 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.971      ;
; 0.781 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 0.664      ;
; 0.782 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 0.665      ;
; 0.787 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 1.077      ;
; 0.812 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.010      ;
; 0.816 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.014      ;
; 0.833 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.033      ;
; 0.837 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.037      ;
; 0.856 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 0.716      ;
; 0.868 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.068      ;
; 0.872 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.072      ;
; 0.881 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 1.434      ;
; 0.881 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.456      ;
; 0.889 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.087      ;
; 0.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.108      ;
; 0.912 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.110      ;
; 0.925 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.147      ;
; 0.952 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.152      ;
; 0.957 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.179      ;
; 0.980 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.555      ;
; 0.992 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 0.852      ;
; 1.009 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.209      ;
; 1.010 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.210      ;
; 1.010 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.210      ;
; 1.020 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.218      ;
; 1.030 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.252      ;
; 1.033 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.233      ;
; 1.035 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.235      ;
; 1.037 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.237      ;
; 1.064 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.264      ;
; 1.065 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.265      ;
; 1.065 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.265      ;
; 1.092 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.291      ;
; 1.100 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.300      ;
; 1.103 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.303      ;
; 1.103 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.303      ;
; 1.134 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.334      ;
; 1.151 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.409      ; 1.704      ;
; 1.168 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.368      ;
; 1.177 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.375      ;
; 1.188 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.388      ;
; 1.204 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.403      ;
; 1.206 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.406      ;
; 1.207 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.407      ;
; 1.223 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.422      ;
; 1.223 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.422      ;
; 1.230 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.430      ;
; 1.232 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.432      ;
; 1.234 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.434      ;
; 1.237 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.146      ; 1.527      ;
; 1.243 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.417      ; 1.804      ;
; 1.243 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.465      ;
; 1.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.207     ; 1.183      ;
; 1.249 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.449      ;
; 1.259 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.119      ;
; 1.275 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.474      ;
; 1.280 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.478      ;
; 1.306 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.506      ;
; 1.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.512      ;
; 1.338 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.560      ;
; 1.343 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.543      ;
; 1.362 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.562      ;
; 1.380 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.602      ;
; 1.399 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.621      ;
; 1.401 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.601      ;
; 1.408 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.608      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.299 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                                                                                                                ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[26]                                                                                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_b_module:helen_nios_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 0.820      ;
; 0.301 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.808      ;
; 0.307 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_aligning_data                                                                                                                                    ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_aligning_data                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.817      ;
; 0.310 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[30]                                                                                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                             ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                             ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                           ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                               ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                   ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                                     ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|i_read                                                                                                                                                 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|i_read                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.818      ;
; 0.312 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|hbreak_enabled                                                                                                                                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|hbreak_enabled                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|read                                                                                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|read                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|RRDY                                                                                                                                                                          ; helen:inst|helen_spi_0:spi_0|RRDY                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|ROE                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|ROE                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|TOE                                                                                                                                                                           ; helen:inst|helen_spi_0:spi_0|TOE                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                  ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                       ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                      ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|transmitting                                                                                                                              ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|transmitting                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|tx_holding_primed                                                                                                                         ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|tx_holding_primed                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                            ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                            ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|SCLK_reg                                                                                                                                                                      ; helen:inst|helen_spi_0:spi_0|SCLK_reg                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|transmitting                                                                                                                                                                  ; helen:inst|helen_spi_0:spi_0|transmitting                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|MISO_reg                                                                                                                                                                      ; helen:inst|helen_spi_0:spi_0|MISO_reg                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_spi_0:spi_0|tx_holding_primed                                                                                                                                                             ; helen:inst|helen_spi_0:spi_0|tx_holding_primed                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                              ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                   ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                   ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                     ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                     ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                     ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                               ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|go                                                                                                                                                                                ; helen:inst|helen_adc:adc|go                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                  ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][85]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[1][85]                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][85]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem[0][85]                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[4]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[2]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[1]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.539      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.333 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.545      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.539      ;
; 0.339 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.339 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.546      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[5]                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.552      ;
; 0.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.551      ;
; 0.354 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[9]                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.354 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[34]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[33]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.355 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.557      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[13]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[11]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[4]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.743 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.182      ;
; 6.743 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.182      ;
; 6.743 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.182      ;
; 6.743 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|read_latency_shift_reg[0]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.177      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.184      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.175      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_rot_right                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.184      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.184      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_break                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.184      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_src2_use_imm                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_ld_signed                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.177      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_ld                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.177      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.183      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_status_reg_pie                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.175      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_wr_dst_reg                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_br                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.175      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_st                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.177      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 3.182      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_retaddr                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.175      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.183      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|hbreak_enabled                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.175      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 3.184      ;
; 6.744 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_valid                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.176      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_ienable[2]       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.182      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 3.182      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[1]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[22]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[7]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[23]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[16]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[17]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[22]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[23]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[24]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[25]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[26]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[3]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[6]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[20]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.179      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[20]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[19]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[21]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[18]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_logical                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.184      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_exception                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.175      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[30]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[27]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[28]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[29]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.177      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_br_cmp                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.176      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.175      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[2]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.175      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[1]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.175      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.175      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_alu_sub                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.176      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_invert_arith_src_msb                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.176      ;
; 6.745 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_br_uncond                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.176      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[18]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[11]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_logic                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.175      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_logic_op[1]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.175      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_logic_op[0]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.175      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[10]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[21]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.175      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[26]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[29]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_byteenable[3]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[28]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[27]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[15]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[14]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[13]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[9]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[5]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[8]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[16]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[17]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[19]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[24]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 3.178      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[25]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[30]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[15]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.183      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src1[15]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.183      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[14]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
; 6.746 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[12]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.177      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.920 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.431     ; 1.644      ;
; 17.920 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.431     ; 1.644      ;
; 17.920 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.431     ; 1.644      ;
; 17.920 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.431     ; 1.644      ;
; 17.920 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.431     ; 1.644      ;
; 18.105 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.481      ;
; 18.105 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.481      ;
; 18.105 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.481      ;
; 18.105 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.481      ;
; 18.152 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 1.697      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.156 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.408     ; 1.431      ;
; 18.198 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 1.651      ;
; 18.198 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 1.651      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.309 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.409     ; 1.277      ;
; 18.495 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.431      ;
; 18.495 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.431      ;
; 18.495 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.431      ;
; 18.495 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 1.431      ;
; 98.626 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.092     ; 1.277      ;
; 98.626 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.092     ; 1.277      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.666      ;
; 48.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 1.550      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.060      ;
; 97.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 2.208      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.978      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.976      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 97.957 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.982      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.911      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.843      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.796      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.776      ;
; 98.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.777      ;
; 98.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.777      ;
; 98.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.777      ;
; 98.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.777      ;
; 98.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.748      ;
; 98.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.748      ;
; 98.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.712      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.694      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.715      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.715      ;
; 98.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.715      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.961      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 0.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.158      ;
; 1.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.286      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.328      ;
; 1.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.358      ;
; 1.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.358      ;
; 1.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.358      ;
; 1.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.358      ;
; 1.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.358      ;
; 1.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.358      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.354      ;
; 1.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.361      ;
; 1.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.361      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.387      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.387      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.387      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.387      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.384      ;
; 1.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.390      ;
; 1.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.556      ;
; 1.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.557      ;
; 1.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.557      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.588      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.588      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.588      ;
; 1.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.588      ;
; 1.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.586      ;
; 1.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.576      ;
; 1.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.576      ;
; 1.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.587      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.608      ;
; 1.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.608      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.591      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.630      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.642      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.339      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.339      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.339      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.339      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.310   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.170      ;
; 1.388   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 1.550      ;
; 1.388   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 1.550      ;
; 1.432   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 1.594      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.479   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.284     ; 1.339      ;
; 1.528   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.285     ; 1.387      ;
; 1.528   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.285     ; 1.387      ;
; 1.528   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.285     ; 1.387      ;
; 1.528   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.285     ; 1.387      ;
; 1.671   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.279     ; 1.536      ;
; 1.671   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.279     ; 1.536      ;
; 1.671   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.279     ; 1.536      ;
; 1.671   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.279     ; 1.536      ;
; 1.671   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.279     ; 1.536      ;
; 100.960 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.046      ; 1.170      ;
; 100.960 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.046      ; 1.170      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.618 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.343      ; 2.105      ;
; 1.913 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[11]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.120      ;
; 1.913 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[3]               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|read_latency_shift_reg[0]                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[1][85]                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[0][85]                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.120      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[7]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[7]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|read_0                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.119      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[0]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[1]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[2]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[3]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[4]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[5]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[6]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[7]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[8]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[9]                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_clk_en                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.114      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[6]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[3]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[0]                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.117      ;
; 1.914 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|pre_txd                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.116      ;
; 1.915 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.105      ;
; 1.920 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~_emulated                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.122      ;
; 1.920 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.122      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[23]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[22]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[21]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[8]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[8]               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[8]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[20]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[20]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[13]                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[14]                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[15]                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[12]                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[9]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[11]                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|endofpacketvalue_reg[10]                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[9]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[11]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_to_cpu[11]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[12]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_to_cpu[12]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[18]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[19]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_to_cpu[15]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[15]             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[15]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[14]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_to_cpu[13]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[13]             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[13]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[13]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.119      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[4]              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.921 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_to_cpu[14]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.116      ;
; 1.922 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rst1                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.114      ;
; 1.922 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|spi_slave_select_holding_reg[22]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.119      ;
; 1.922 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|spi_slave_select_reg[26]                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.119      ;
; 1.922 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|data_to_cpu[26]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.119      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
Worst Case Available Settling Time: 16.021 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 5.228  ; 0.000         ;
; CLOCK_50                    ; 18.217 ; 0.000         ;
; altera_reserved_tck         ; 46.371 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.150 ; 0.000         ;
; CLOCK_50                    ; 0.178 ; 0.000         ;
; altera_reserved_tck         ; 0.187 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 7.819  ; 0.000         ;
; CLOCK_50                    ; 18.664 ; 0.000         ;
; altera_reserved_tck         ; 49.175 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.479 ; 0.000         ;
; CLOCK_50                    ; 0.659 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.082 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                    ; 9.245  ; 0.000         ;
; altera_reserved_tck         ; 49.466 ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.228 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.717      ;
; 5.236 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.709      ;
; 5.237 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.708      ;
; 5.245 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.700      ;
; 5.314 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.631      ;
; 5.322 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.623      ;
; 5.371 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.574      ;
; 5.379 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.566      ;
; 5.388 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.570      ;
; 5.397 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.561      ;
; 5.447 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.484      ;
; 5.447 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.484      ;
; 5.448 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address     ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.443      ;
; 5.455 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.476      ;
; 5.455 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.476      ;
; 5.464 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address     ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.424      ;
; 5.464 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.479      ;
; 5.467 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.476      ;
; 5.467 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.476      ;
; 5.472 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.471      ;
; 5.474 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address     ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.416      ;
; 5.474 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.484      ;
; 5.475 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.468      ;
; 5.475 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.468      ;
; 5.499 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address     ; helen:inst|helen_sdram:sdram|m_addr[5]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.391      ;
; 5.523 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.420      ;
; 5.528 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[27] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.229     ; 4.230      ;
; 5.530 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.409      ;
; 5.531 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[19]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.427      ;
; 5.531 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.412      ;
; 5.531 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.408      ;
; 5.538 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[22]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.401      ;
; 5.539 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[24]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.400      ;
; 5.544 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.399      ;
; 5.547 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.384      ;
; 5.548 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.383      ;
; 5.550 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[26]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.389      ;
; 5.552 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[26]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.391      ;
; 5.555 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[14]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.376      ;
; 5.556 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.375      ;
; 5.558 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.385      ;
; 5.558 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[26]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.381      ;
; 5.559 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.384      ;
; 5.564 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[1]                                                   ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_wr_dst_reg                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.370      ;
; 5.565 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.244     ; 4.178      ;
; 5.565 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[9]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.238     ; 4.184      ;
; 5.566 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[16]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.377      ;
; 5.567 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[17]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.376      ;
; 5.584 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.366      ;
; 5.591 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[24] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.240     ; 4.156      ;
; 5.591 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.245     ; 4.151      ;
; 5.593 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.357      ;
; 5.599 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.245     ; 4.143      ;
; 5.599 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.332      ;
; 5.601 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.357      ;
; 5.601 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.357      ;
; 5.604 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.354      ;
; 5.607 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[19]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.337      ;
; 5.607 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.324      ;
; 5.607 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[18]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.337      ;
; 5.610 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|write_accepted          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.348      ;
; 5.610 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|end_begintransfer       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.348      ;
; 5.612 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[23]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.327      ;
; 5.613 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_2_data_master_translator|read_accepted           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 4.345      ;
; 5.618 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.326      ;
; 5.620 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[23]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.319      ;
; 5.621 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[14]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.322      ;
; 5.622 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address     ; helen:inst|helen_sdram:sdram|m_addr[8]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 4.266      ;
; 5.622 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.309      ;
; 5.623 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[10] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 4.114      ;
; 5.623 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[2]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.250     ; 4.114      ;
; 5.623 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|F_pc[3]                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.322      ;
; 5.623 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[12]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.320      ;
; 5.624 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[18]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.332      ;
; 5.627 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[23]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.329      ;
; 5.627 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_spi_0:spi_0|EOP                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.317      ;
; 5.627 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[24]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.329      ;
; 5.629 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[14]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.314      ;
; 5.630 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[10]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 4.301      ;
; 5.631 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[12]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.312      ;
; 5.632 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.311      ;
; 5.640 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[10]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.303      ;
; 5.648 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[13]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.295      ;
; 5.652 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87] ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.282      ;
; 5.656 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[35]    ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.247      ;
; 5.656 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[13]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.287      ;
; 5.657 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[6]  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.238     ; 4.092      ;
; 5.658 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|F_pc[21]                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.290      ;
; 5.660 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[21]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[5]            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.285      ;
; 5.660 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[14] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.238     ; 4.089      ;
; 5.669 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address     ; helen:inst|helen_sdram:sdram|m_bank[0]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.221      ;
; 5.669 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[20]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[5]            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 4.276      ;
; 5.670 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[22]                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_004:cmd_mux_010|saved_grant[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.280      ;
; 5.672 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[35]    ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 4.228      ;
; 5.676 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[25]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.263      ;
; 5.681 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[16]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 4.247      ;
; 5.682 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|av_readdata_pre[22] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.238     ; 4.067      ;
; 5.682 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[35]    ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.220      ;
; 5.683 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|W_alu_result[25]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_valid_from_R                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.273      ;
; 5.684 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_alu_result[25]                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.255      ;
+-------+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.217 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.733      ;
; 18.217 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.733      ;
; 18.261 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.685      ;
; 18.268 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.682      ;
; 18.268 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.682      ;
; 18.277 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.673      ;
; 18.277 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.673      ;
; 18.305 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.641      ;
; 18.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.589      ;
; 18.393 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.557      ;
; 18.393 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.557      ;
; 18.425 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.525      ;
; 18.440 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.506      ;
; 18.449 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.497      ;
; 18.459 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.491      ;
; 18.459 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.491      ;
; 18.465 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.485      ;
; 18.465 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.485      ;
; 18.484 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.462      ;
; 18.493 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.453      ;
; 18.507 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.443      ;
; 18.528 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.422      ;
; 18.528 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.422      ;
; 18.531 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.419      ;
; 18.536 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.410      ;
; 18.545 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.401      ;
; 18.549 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.401      ;
; 18.552 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 1.214      ;
; 18.613 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 1.153      ;
; 18.625 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.325      ;
; 18.636 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.310      ;
; 18.646 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.304      ;
; 18.646 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.304      ;
; 18.667 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.283      ;
; 18.668 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.282      ;
; 18.681 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.269      ;
; 18.681 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.269      ;
; 18.704 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.246      ;
; 18.723 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.227      ;
; 18.728 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.222      ;
; 18.733 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.217      ;
; 18.735 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.215      ;
; 18.737 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 1.029      ;
; 18.740 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 1.026      ;
; 18.742 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 1.024      ;
; 18.768 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.182      ;
; 18.770 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.180      ;
; 18.776 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.174      ;
; 18.776 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.174      ;
; 18.789 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.161      ;
; 18.792 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.949      ;
; 18.794 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.156      ;
; 18.797 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.153      ;
; 18.799 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.942      ;
; 18.801 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.149      ;
; 18.809 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.141      ;
; 18.815 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.131      ;
; 18.822 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.128      ;
; 18.824 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.122      ;
; 18.828 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.122      ;
; 18.836 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 0.930      ;
; 18.839 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 0.927      ;
; 18.850 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.100      ;
; 18.850 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.100      ;
; 18.862 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.088      ;
; 18.865 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.085      ;
; 18.867 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.083      ;
; 18.872 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.078      ;
; 18.888 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.058      ;
; 18.908 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 1.250      ;
; 18.909 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.041      ;
; 18.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.040      ;
; 18.921 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.029      ;
; 18.926 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.024      ;
; 18.932 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.035      ;
; 18.936 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.014      ;
; 18.942 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.004      ;
; 18.951 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.999      ;
; 18.953 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.997      ;
; 18.956 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.221     ; 0.810      ;
; 18.960 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.781      ;
; 18.973 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.977      ;
; 18.975 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.975      ;
; 18.978 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.972      ;
; 18.985 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.965      ;
; 18.991 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 1.160      ;
; 19.019 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.931      ;
; 19.020 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.930      ;
; 19.025 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.925      ;
; 19.036 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.046 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.904      ;
; 19.048 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.902      ;
; 19.048 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.902      ;
; 19.048 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.902      ;
; 19.054 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.896      ;
; 19.057 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.893      ;
; 19.060 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.886      ;
; 19.062 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.888      ;
; 19.066 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.884      ;
; 19.071 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.879      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.891      ;
; 46.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.840      ;
; 46.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.439      ;
; 46.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.369      ;
; 47.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.257      ;
; 47.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.207      ;
; 47.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.201      ;
; 47.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.156      ;
; 47.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.156      ;
; 47.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.146      ;
; 47.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.102      ;
; 47.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.066      ;
; 47.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.055      ;
; 47.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.000      ;
; 47.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.964      ;
; 47.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.929      ;
; 47.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.843      ;
; 47.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.688      ;
; 47.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.673      ;
; 47.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.615      ;
; 47.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.404      ;
; 48.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.193      ;
; 48.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.019      ;
; 48.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.972      ;
; 48.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.851      ;
; 48.437 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.803      ;
; 48.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.783      ;
; 48.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.737      ;
; 48.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.733      ;
; 48.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.687      ;
; 48.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.683      ;
; 48.585 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[0]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.670      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.630      ;
; 48.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.617      ;
; 48.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.601      ;
; 48.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 1.498      ;
; 48.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.344      ;
; 49.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.221      ;
; 49.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.030      ;
; 49.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.008      ;
; 49.597 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.653      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.078      ;
; 97.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.876      ;
; 97.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.875      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.873      ;
; 97.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.825      ;
; 97.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.824      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.838      ;
; 97.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.822      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.835      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.826      ;
; 97.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.763      ;
; 97.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.763      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.736      ;
; 97.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.736      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.693      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.693      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.693      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.646      ;
; 97.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.646      ;
; 97.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.631      ;
; 97.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.631      ;
; 97.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.631      ;
; 97.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.631      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.150 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.152 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.474      ;
; 0.154 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_b_module:helen_nios_2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.488      ;
; 0.155 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_register_bank_a_module:helen_nios_2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.160 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|writedata[21]                                                                                                                                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|helen_nios_1_cpu_ociram_sp_ram_module:helen_nios_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a16~porta_datain_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_a_module:helen_nios_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.164 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.170 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.174 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.177 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.177 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.179 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.503      ;
; 0.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                                                                                                                                                                                                                                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_write                                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|write_accepted                                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                                                                                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|end_begintransfer                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                                                                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_1_data_master_translator|read_accepted                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                                                                                                                                          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|d_read                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                            ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_register_bank_b_module:helen_nios_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.186 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_sysclk:the_helen_nios_2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                                                                                                                                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|read                                                                                                                                                                                                                  ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|read                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                                                                                                                                ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                                                                                                                                           ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|SCLK_reg                                                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                                                                                                                                ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                                                                                                                                                ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                                                                                                                                               ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_error                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready                                                                                                                                   ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_oci_debug:the_helen_nios_1_cpu_nios2_oci_debug|monitor_ready                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                           ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_ocimem:the_helen_nios_1_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_sysclk:the_helen_nios_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_sysclk:the_helen_nios_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                     ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                          ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_nios2_avalon_reg:the_helen_nios_1_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|i_read                                                                                                                                                                                                                                                                          ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|i_read                                                                                                                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                                                                                                                                            ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                                                                                                                                             ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                                                                                                                                 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.509      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                     ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                  ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                    ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                        ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                            ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                                                                                                                                                              ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                        ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flash_epcs_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_1_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_1_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.316      ;
; 0.194 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.255 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.376      ;
; 0.279 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.400      ;
; 0.282 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.403      ;
; 0.287 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.407      ;
; 0.297 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.305 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.314 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.435      ;
; 0.319 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.440      ;
; 0.326 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.447      ;
; 0.336 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.457      ;
; 0.348 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.469      ;
; 0.367 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.488      ;
; 0.371 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.492      ;
; 0.371 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.492      ;
; 0.387 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.508      ;
; 0.395 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.315      ;
; 0.397 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.727      ;
; 0.402 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.522      ;
; 0.409 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.530      ;
; 0.414 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.535      ;
; 0.439 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.560      ;
; 0.451 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.456 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.154     ; 0.386      ;
; 0.457 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.154     ; 0.387      ;
; 0.464 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.636      ;
; 0.471 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.483 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.604      ;
; 0.495 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.616      ;
; 0.503 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.624      ;
; 0.508 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.428      ;
; 0.509 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.630      ;
; 0.515 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.861      ;
; 0.516 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.525 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.645      ;
; 0.538 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.675      ;
; 0.547 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.667      ;
; 0.561 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.891      ;
; 0.565 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.702      ;
; 0.567 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.688      ;
; 0.572 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.918      ;
; 0.579 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.499      ;
; 0.600 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.722      ;
; 0.601 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.722      ;
; 0.603 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.724      ;
; 0.603 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.724      ;
; 0.606 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.743      ;
; 0.607 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.728      ;
; 0.611 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.732      ;
; 0.620 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.741      ;
; 0.622 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.743      ;
; 0.630 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.751      ;
; 0.634 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.755      ;
; 0.640 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.761      ;
; 0.640 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.760      ;
; 0.660 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.990      ;
; 0.679 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.800      ;
; 0.687 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.807      ;
; 0.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.816      ;
; 0.704 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.825      ;
; 0.722 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.842      ;
; 0.724 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.861      ;
; 0.725 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.846      ;
; 0.727 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.848      ;
; 0.730 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.650      ;
; 0.732 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.121     ; 0.695      ;
; 0.733 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 1.070      ;
; 0.733 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.854      ;
; 0.740 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.860      ;
; 0.744 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.916      ;
; 0.746 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.867      ;
; 0.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.871      ;
; 0.763 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.884      ;
; 0.767 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.888      ;
; 0.771 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.892      ;
; 0.781 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.918      ;
; 0.787 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.908      ;
; 0.803 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.924      ;
; 0.805 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.926      ;
; 0.813 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.934      ;
; 0.830 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.750      ;
; 0.834 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.971      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.480      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                         ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                        ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|ir_out[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[5]                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[9]                                                                               ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[34]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[33]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[4]                                                                               ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[11]                                                                              ; helen:inst|helen_nios_1:nios_1|helen_nios_1_cpu:cpu|helen_nios_1_cpu_nios2_oci:the_helen_nios_1_cpu_nios2_oci|helen_nios_1_cpu_debug_slave_wrapper:the_helen_nios_1_cpu_debug_slave_wrapper|helen_nios_1_cpu_debug_slave_tck:the_helen_nios_1_cpu_debug_slave_tck|sr[10]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[13]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[12]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[10]                                                                              ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_debug_slave_wrapper:the_helen_nios_2_cpu_debug_slave_wrapper|helen_nios_2_cpu_debug_slave_tck:the_helen_nios_2_cpu_debug_slave_tck|sr[9]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_2_debug_mem_slave_translator|read_latency_shift_reg[0]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_ienable[2]       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|helen_nios_2_cpu_nios2_oci:the_helen_nios_2_cpu_nios2_oci|helen_nios_2_cpu_nios2_avalon_reg:the_helen_nios_2_cpu_nios2_avalon_reg|oci_single_step_mode ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.819 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_2_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[0]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_valid                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_write                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[1]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[18]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[22]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[7]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[10]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[23]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[21]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[16]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[17]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[22]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[26]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[29]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[23]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[24]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[25]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[26]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[15]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[13]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[9]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[3]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[5]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[6]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[8]                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[16]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[17]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[19]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[20]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 2.118      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[24]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.117      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[20]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[19]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[21]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[18]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[15]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src1[15]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_rot_right                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_logical                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[10]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src1[10]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[11]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_break                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[13]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src1[13]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_exception                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_src2_use_imm                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_ld_signed                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_ld                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[30]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[27]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[28]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_src2[29]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_br_cmp                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[4]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[3]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[2]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[1]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_dst_regnum[0]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|W_status_reg_pie                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_wr_dst_reg                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_alu_sub                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|E_invert_arith_src_msb                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_br                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_br_uncond                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_st                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.116      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_retaddr                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 2.120      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|hbreak_enabled                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.114      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.121      ;
; 7.820 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_valid                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.115      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[11]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.116      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_logic                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.114      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_logic_op[1]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.114      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_logic_op[0]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.114      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.114      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_byteenable[3]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.116      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[28]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.116      ;
; 7.821 ; helen:inst|altera_reset_controller:rst_controller_003|r_sync_rst ; helen:inst|helen_nios_2:nios_2|helen_nios_2_cpu:cpu|d_writedata[27]                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.116      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.664 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 1.061      ;
; 18.664 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 1.061      ;
; 18.664 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 1.061      ;
; 18.664 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 1.061      ;
; 18.664 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.262     ; 1.061      ;
; 18.788 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.953      ;
; 18.788 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.953      ;
; 18.788 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.953      ;
; 18.788 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.953      ;
; 18.798 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.101      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.820 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.921      ;
; 18.831 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.068      ;
; 18.831 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 1.068      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 18.927 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.246     ; 0.814      ;
; 19.021 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 0.921      ;
; 19.021 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 0.921      ;
; 19.021 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 0.921      ;
; 19.021 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 0.921      ;
; 99.118 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.055     ; 0.814      ;
; 99.118 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.055     ; 0.814      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.089      ;
; 49.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.003      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.594 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.361      ;
; 98.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.112      ; 1.441      ;
; 98.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.316      ;
; 98.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.316      ;
; 98.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.316      ;
; 98.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.316      ;
; 98.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.316      ;
; 98.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.316      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.298      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.297      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 1.268      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.222      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.168      ;
; 98.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.172      ;
; 98.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.172      ;
; 98.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.172      ;
; 98.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.172      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.156      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.135      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.135      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.116      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.126      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.126      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.126      ;
; 98.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.126      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.598      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.688      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.773      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.773      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.773      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.773      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.797      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.812      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.824      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.831      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.852      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.852      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.852      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.852      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.856      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.940      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.940      ;
; 0.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.948      ;
; 0.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.945      ;
; 0.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.945      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.976      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.976      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.976      ;
; 0.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.976      ;
; 0.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.963      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.972      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.982      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.982      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.980      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.998      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
; 0.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.005      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.659   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.788      ;
; 0.659   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.788      ;
; 0.659   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.788      ;
; 0.659   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.788      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.775   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.695      ;
; 0.815   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.919      ;
; 0.815   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.919      ;
; 0.834   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 0.938      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.868   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.164     ; 0.788      ;
; 0.900   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.165     ; 0.819      ;
; 0.900   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.165     ; 0.819      ;
; 0.900   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.165     ; 0.819      ;
; 0.900   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.165     ; 0.819      ;
; 0.991   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 0.915      ;
; 0.991   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 0.915      ;
; 0.991   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 0.915      ;
; 0.991   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 0.915      ;
; 0.991   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 0.915      ;
; 100.556 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.035      ; 0.695      ;
; 100.556 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.035      ; 0.695      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                                            ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.082 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 1.375      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|read_latency_shift_reg[0]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux:cmd_mux_001|packet_in_progress                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[11]                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[1][85]                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem[0][85]                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.387      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[0]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[1]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[2]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[3]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[4]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[5]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[6]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[7]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[8]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[9]                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_clk_en                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.382      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[3]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.388      ;
; 1.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|pre_txd                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.383      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.375      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[7]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[7]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[6]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[3]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[0]                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.266 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~_emulated                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.388      ;
; 1.266 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.388      ;
; 1.267 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.378      ;
; 1.267 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.378      ;
; 1.267 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.378      ;
; 1.267 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.378      ;
; 1.267 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.378      ;
; 1.267 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.378      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.381      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_spi_0:spi_0|spi_slave_select_holding_reg[22]                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|iE_reg                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|rd_strobe                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_rd_strobe                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|data_wr_strobe                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|RRDY                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|ROE                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|iEOP_reg                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.383      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|epcs_slave_select_reg[12]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 1.384      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[15]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.374      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[7]                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.388      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[7]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 1.375      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[11]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.381      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[10]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.023      ; 1.375      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[9]                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[9]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[8]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[8]                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[6]                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.381      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[6]                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 1.386      ;
+-------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 26
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
Worst Case Available Settling Time: 17.493 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Clock                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack             ; 1.704  ; 0.150 ; 6.348    ; 0.479   ; 4.737               ;
;  CLOCK_50                    ; 16.859 ; 0.178 ; 17.684   ; 0.659   ; 9.245               ;
;  altera_reserved_tck         ; 43.444 ; 0.187 ; 48.243   ; 0.479   ; 49.466              ;
;  inst|altpll|sd1|pll7|clk[0] ; 1.704  ; 0.150 ; 6.348    ; 1.082   ; 4.737               ;
; Design-wide TNS              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|altpll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; adc_sclk                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_cs_n                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_din                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_TXD                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_dclk                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_sce                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_sdo                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_MOSI                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_SCLK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_SS_n                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------+
; Input Transition Times                                                       ;
+---------------------------+--------------+-----------------+-----------------+
; Pin                       ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; adc_dout                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_MISO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; flash_data0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_RXD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; auto_stp_external_clock_0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; spi_MOSI                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_SCLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; spi_SS_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; spi_MOSI                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_SCLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; spi_SS_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; spi_MOSI                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_SCLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_SS_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 6476       ; 0          ; 157      ; 4        ;
; inst|altpll|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 177        ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; inst|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; inst|altpll|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 172848     ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 6476       ; 0          ; 157      ; 4        ;
; inst|altpll|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 177        ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; inst|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; inst|altpll|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 172848     ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 158      ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 35       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 1874     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 158      ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 35       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 1874     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 81    ; 81   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                   ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+
; Target                                                       ; Clock                       ; Type      ; Status        ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+
; CLOCK_50                                                     ; CLOCK_50                    ; Base      ; Constrained   ;
; altera_reserved_tck                                          ; altera_reserved_tck         ; Base      ; Constrained   ;
; auto_stp_external_clock_0                                    ;                             ; Base      ; Unconstrained ;
; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ;                             ; Base      ; Unconstrained ;
; inst|altpll|sd1|pll7|clk[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; inst|altpll|sd1|pll7|clk[1]                                  ; inst|altpll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dout            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_data0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_din                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sclk                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_locked_conduit_export ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_dclk                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sce                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sdo                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MOSI                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SCLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SS_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_TXD                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dout            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_data0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MISO            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_din                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sclk                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_locked_conduit_export ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_dclk                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sce                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sdo                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_MOSI                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SCLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_SS_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_TXD                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 19 21:05:00 2018
Info: Command: quartus_sta HELEN -c HELEN
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'helen/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/helen_nios_2_cpu.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/helen_nios_1_cpu.sdc'
Info (332104): Reading SDC File: 'HELEN.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[0]} {inst|altpll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[1]} {inst|altpll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.704               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    16.859               0.000 CLOCK_50 
    Info (332119):    43.444               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.342               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.348               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.684               0.000 CLOCK_50 
    Info (332119):    48.243               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.855               0.000 altera_reserved_tck 
    Info (332119):     1.225               0.000 CLOCK_50 
    Info (332119):     1.830               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.737               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.579               0.000 CLOCK_50 
    Info (332119):    49.577               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
    Info (332114): Worst Case Available Settling Time: 15.557 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.557               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.196               0.000 CLOCK_50 
    Info (332119):    44.210               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLOCK_50 
    Info (332119):     0.299               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.310               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.743
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.743               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.920               0.000 CLOCK_50 
    Info (332119):    48.480               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.761               0.000 altera_reserved_tck 
    Info (332119):     1.126               0.000 CLOCK_50 
    Info (332119):     1.618               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.742               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.589               0.000 CLOCK_50 
    Info (332119):    49.547               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
    Info (332114): Worst Case Available Settling Time: 16.021 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.228               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.217               0.000 CLOCK_50 
    Info (332119):    46.371               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.178               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.819               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.664               0.000 CLOCK_50 
    Info (332119):    49.175               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.479               0.000 altera_reserved_tck 
    Info (332119):     0.659               0.000 CLOCK_50 
    Info (332119):     1.082               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.749               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 CLOCK_50 
    Info (332119):    49.466               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.423
    Info (332114): Worst Case Available Settling Time: 17.493 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 755 megabytes
    Info: Processing ended: Thu Apr 19 21:05:12 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


