// Seed: 2313999774
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output tri id_2,
    output supply0 id_3,
    output uwire id_4,
    input supply0 id_5
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4
    , id_10,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8
);
  always @(id_0 or negedge 1'h0 + -1'b0);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_8,
      id_8,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire [-1 : 1] id_11;
endmodule
