GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\breath_led.v'
Analyzing Verilog file 'C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\esp32tang_top.v'
Analyzing Verilog file 'C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\pwm.v'
Compiling module 'esp32tang_top'("C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\esp32tang_top.v":1)
Compiling module 'Gowin_rPLL'("C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'breath_led'("C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\breath_led.v":2)
Compiling module 'pwm(N=32)'("C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\pwm.v":1)
NOTE  (EX0101) : Current top module is "esp32tang_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\impl\gwsynthesis\GW1NR_9.vg" completed
[100%] Generate report file "C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\impl\gwsynthesis\GW1NR_9_syn.rpt.html" completed
GowinSynthesis finish
