

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Tue Dec  6 21:01:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    195|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    339|    -|
|Register         |        -|    -|     229|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     229|    534|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln246_fu_234_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln247_fu_253_p2  |         +|   0|  0|  13|           5|           2|
    |add_ln248_fu_263_p2  |         +|   0|  0|  13|           5|           2|
    |add_ln249_fu_281_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln250_fu_291_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln251_fu_309_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln252_fu_319_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln253_fu_333_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln255_fu_347_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln256_fu_361_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln257_fu_375_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln258_fu_389_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln259_fu_403_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln260_fu_417_p2  |         +|   0|  0|  13|           5|           4|
    |add_ln261_fu_431_p2  |         +|   0|  0|  13|           5|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 195|          75|          49|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  81|         17|    1|         17|
    |lk_address0  |  81|         17|    5|         85|
    |lk_address1  |  81|         17|    5|         85|
    |lk_d0        |  48|          9|    8|         72|
    |lk_d1        |  48|          9|    8|         72|
    +-------------+----+-----------+-----+-----------+
    |Total        | 339|         69|   27|        331|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  16|   0|   16|          0|
    |lk_addr_63_reg_584      |   5|   0|    5|          0|
    |lk_addr_64_reg_604      |   5|   0|    5|          0|
    |lk_addr_65_reg_609      |   5|   0|    5|          0|
    |lk_addr_66_reg_639      |   5|   0|    5|          0|
    |lk_addr_67_reg_644      |   5|   0|    5|          0|
    |lk_addr_68_reg_669      |   5|   0|    5|          0|
    |lk_addr_69_reg_674      |   5|   0|    5|          0|
    |lk_addr_70_reg_694      |   5|   0|    5|          0|
    |lk_addr_71_reg_705      |   5|   0|    5|          0|
    |lk_addr_72_reg_721      |   5|   0|    5|          0|
    |lk_addr_73_reg_732      |   5|   0|    5|          0|
    |lk_addr_74_reg_758      |   5|   0|    5|          0|
    |lk_addr_75_reg_769      |   5|   0|    5|          0|
    |lk_addr_76_reg_790      |   5|   0|    5|          0|
    |lk_addr_77_reg_801      |   5|   0|    5|          0|
    |lk_addr_reg_579         |   5|   0|    5|          0|
    |lk_offset_read_reg_561  |   5|   0|    5|          0|
    |lshr_ln1_reg_619        |   7|   0|    7|          0|
    |lshr_ln2_reg_629        |   7|   0|    7|          0|
    |lshr_ln3_reg_649        |   7|   0|    7|          0|
    |lshr_ln4_reg_659        |   7|   0|    7|          0|
    |lshr_ln5_reg_679        |   7|   0|    7|          0|
    |lshr_ln6_reg_689        |   7|   0|    7|          0|
    |lshr_ln_reg_594         |   7|   0|    7|          0|
    |tmp_160_reg_743         |   1|   0|    1|          0|
    |tmp_161_reg_748         |   1|   0|    1|          0|
    |tmp_162_reg_775         |   1|   0|    1|          0|
    |tmp_163_reg_780         |   1|   0|    1|          0|
    |tmp_164_reg_807         |   1|   0|    1|          0|
    |tmp_165_reg_812         |   1|   0|    1|          0|
    |tmp_166_reg_738         |   1|   0|    1|          0|
    |tmp_reg_716             |   1|   0|    1|          0|
    |tmp_s_reg_614           |   7|   0|    7|          0|
    |trunc_ln246_reg_589     |   1|   0|    1|          0|
    |trunc_ln247_reg_599     |   1|   0|    1|          0|
    |trunc_ln248_reg_624     |   1|   0|    1|          0|
    |trunc_ln249_reg_634     |   1|   0|    1|          0|
    |trunc_ln250_reg_654     |   1|   0|    1|          0|
    |trunc_ln251_reg_664     |   1|   0|    1|          0|
    |trunc_ln252_reg_684     |   1|   0|    1|          0|
    |trunc_ln253_1_reg_700   |   1|   0|    1|          0|
    |trunc_ln253_reg_711     |   7|   0|    7|          0|
    |trunc_ln256_reg_727     |   7|   0|    7|          0|
    |trunc_ln257_reg_753     |   7|   0|    7|          0|
    |trunc_ln258_reg_764     |   7|   0|    7|          0|
    |trunc_ln259_reg_785     |   7|   0|    7|          0|
    |trunc_ln260_reg_796     |   7|   0|    7|          0|
    |trunc_ln261_reg_817     |   7|   0|    7|          0|
    |trunc_ln262_reg_822     |   7|   0|    7|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 229|   0|  229|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  ClefiaDoubleSwap.1|  return value|
|lk_address0  |  out|    5|   ap_memory|                  lk|         array|
|lk_ce0       |  out|    1|   ap_memory|                  lk|         array|
|lk_we0       |  out|    1|   ap_memory|                  lk|         array|
|lk_d0        |  out|    8|   ap_memory|                  lk|         array|
|lk_q0        |   in|    8|   ap_memory|                  lk|         array|
|lk_address1  |  out|    5|   ap_memory|                  lk|         array|
|lk_ce1       |  out|    1|   ap_memory|                  lk|         array|
|lk_we1       |  out|    1|   ap_memory|                  lk|         array|
|lk_d1        |  out|    8|   ap_memory|                  lk|         array|
|lk_q1        |   in|    8|   ap_memory|                  lk|         array|
|lk_offset    |   in|    5|     ap_none|           lk_offset|        scalar|
+-------------+-----+-----+------------+--------------------+--------------+

