// Seed: 88011279
module module_0 (
    output tri id_0,
    input tri id_1,
    output tri0 id_2,
    output uwire id_3,
    output uwire id_4
    , id_8,
    input wire id_5,
    input supply1 id_6
);
  supply1 id_9;
  module_2 modCall_1 (
      id_3,
      id_1
  );
  assign module_1.id_2 = 0;
  initial id_9 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1
    , id_5,
    input supply0 id_2,
    output tri1 id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_3,
      id_0,
      id_2,
      id_5
  );
  assign id_3 = id_5;
  wire id_7 = id_6;
endmodule
module module_2 (
    output wire id_0,
    input  tri0 id_1
);
  id_3(
      .id_0((1)), .id_1(id_0 ** 1 & ~1), .id_2((1 == 1)), .id_3(), .id_4(1 && 1)
  );
  assign module_0.id_3 = 0;
  wire id_4;
  wire id_5;
endmodule
