{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508914971717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508914971717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 15:02:51 2017 " "Processing started: Wed Oct 25 15:02:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508914971717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508914971717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX_computer1 -c EX_computer1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX_computer1 -c EX_computer1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508914971717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508914972634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/altera/13.0/EX_computer1/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/altera/13.0/EX_computer1/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/altera/13.0/EX_computer1/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(11) " "Verilog HDL warning at key_out.v(11): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508914972685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(12) " "Verilog HDL warning at key_out.v(12): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508914972685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(13) " "Verilog HDL warning at key_out.v(13): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508914972685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(14) " "Verilog HDL warning at key_out.v(14): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508914972686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(15) " "Verilog HDL warning at key_out.v(15): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508914972686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_out.v(16) " "Verilog HDL warning at key_out.v(16): extended using \"x\" or \"z\"" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1508914972686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_out.v 1 1 " "Found 1 design units, including 1 entities, in source file key_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Found entity 1: key_out" {  } { { "key_out.v" "" { Text "D:/altera/13.0/EX_computer1/key_out.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/altera/13.0/EX_computer1/keyboard.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file anti_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_shake " "Found entity 1: anti_shake" {  } { { "anti_shake.v" "" { Text "D:/altera/13.0/EX_computer1/anti_shake.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/lpm_mux8_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_mux8_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8_1 " "Found entity 1: lpm_mux8_1" {  } { { "cpuModule/IO_PORT/lpm_mux8_1.tdf" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/lpm_mux8_1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/lpm_decode3_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_decode3_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3_8 " "Found entity 1: lpm_decode3_8" {  } { { "cpuModule/IO_PORT/lpm_decode3_8.tdf" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/lpm_decode3_8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/lpm_bustri0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "cpuModule/IO_PORT/lpm_bustri0.tdf" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/io_port/io_port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/io_port/io_port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Found entity 1: IO_PORT" {  } { { "cpuModule/IO_PORT/IO_PORT.bdf" "" { Schematic "D:/altera/13.0/EX_computer1/cpuModule/IO_PORT/IO_PORT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_computer " "Found entity 1: test_computer" {  } { { "test_computer.bdf" "" { Schematic "D:/altera/13.0/EX_computer1/test_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/alu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule/alu/alu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "cpuModule/ALU/alu8.bdf" "" { Schematic "D:/altera/13.0/EX_computer1/cpuModule/ALU/alu8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit.v 1 1 " "Found 1 design units, including 1 entities, in source file instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Found entity 1: instrconunit" {  } { { "instrconunit.v" "" { Text "D:/altera/13.0/EX_computer1/instrconunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Found entity 1: ctrlunit" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_tb " "Found entity 1: Flag_tb" {  } { { "Flag_tb.v" "" { Text "D:/altera/13.0/EX_computer1/Flag_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag.v" "" { Text "D:/altera/13.0/EX_computer1/Flag.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914972716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914972716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-behave " "Found design unit 1: zero_detect-behave" {  } { { "cpuModule/ALU/ZERO_DETECT.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/ZERO_DETECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973188 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "cpuModule/ALU/ZERO_DETECT.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/ZERO_DETECT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/zero_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/zero_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_convert-behave " "Found design unit 1: zero_convert-behave" {  } { { "cpuModule/ALU/zero_convert.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/zero_convert.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973190 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_convert " "Found entity 1: zero_convert" {  } { { "cpuModule/ALU/zero_convert.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/zero_convert.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/muxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/muxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxunit-muxunit_a " "Found design unit 1: muxunit-muxunit_a" {  } { { "cpuModule/ALU/muxunit.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/muxunit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973192 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxunit " "Found entity 1: muxunit" {  } { { "cpuModule/ALU/muxunit.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/muxunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_or_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_or_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_8-SYN " "Found design unit 1: lpm_or_8-SYN" {  } { { "cpuModule/ALU/lpm_or_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_or_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973194 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_8 " "Found entity 1: lpm_or_8" {  } { { "cpuModule/ALU/lpm_or_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_or_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_compare_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_compare_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_8-SYN " "Found design unit 1: lpm_compare_8-SYN" {  } { { "cpuModule/ALU/lpm_compare_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_compare_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973196 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_8 " "Found entity 1: lpm_compare_8" {  } { { "cpuModule/ALU/lpm_compare_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_compare_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and_8-SYN " "Found design unit 1: lpm_and_8-SYN" {  } { { "cpuModule/ALU/lpm_and_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_and_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973198 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_8 " "Found entity 1: lpm_and_8" {  } { { "cpuModule/ALU/lpm_and_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_and_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_add_sub_8_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_add_sub_8_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8_c-SYN " "Found design unit 1: lpm_add_sub_8_c-SYN" {  } { { "cpuModule/ALU/lpm_add_sub_8_C.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8_C.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973200 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8_C " "Found entity 1: lpm_add_sub_8_C" {  } { { "cpuModule/ALU/lpm_add_sub_8_C.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8_C.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/alu/lpm_add_sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_add_sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8-SYN " "Found design unit 1: lpm_add_sub_8-SYN" {  } { { "cpuModule/ALU/lpm_add_sub_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973202 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8 " "Found entity 1: lpm_add_sub_8" {  } { { "cpuModule/ALU/lpm_add_sub_8.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/ALU/lpm_add_sub_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule/rom/lpm_rom_256_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpumodule/rom/lpm_rom_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom_256_16-SYN " "Found design unit 1: lpm_rom_256_16-SYN" {  } { { "cpuModule/rom/lpm_rom_256_16.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/rom/lpm_rom_256_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973204 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Found entity 1: lpm_rom_256_16" {  } { { "cpuModule/rom/lpm_rom_256_16.vhd" "" { Text "D:/altera/13.0/EX_computer1/cpuModule/rom/lpm_rom_256_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule_verilog/testbench/lp_ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule_verilog/testbench/lp_ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lp_ram_tb " "Found entity 1: lp_ram_tb" {  } { { "CPUModule_Verilog/testbench/lp_ram_tb.v" "" { Text "D:/altera/13.0/EX_computer1/CPUModule_Verilog/testbench/lp_ram_tb.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule_verilog/lpm_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule_verilog/lpm_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram " "Found entity 1: lpm_ram" {  } { { "CPUModule_Verilog/lpm_ram.v" "" { Text "D:/altera/13.0/EX_computer1/CPUModule_Verilog/lpm_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpumodule_verilog/reg4_8.v 1 1 " "Found 1 design units, including 1 entities, in source file cpumodule_verilog/reg4_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Found entity 1: reg4_8" {  } { { "CPUModule_Verilog/reg4_8.v" "" { Text "D:/altera/13.0/EX_computer1/CPUModule_Verilog/reg4_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file choose_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_RAM " "Found entity 1: choose_RAM" {  } { { "choose_RAM.v" "" { Text "D:/altera/13.0/EX_computer1/choose_RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_write_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_write_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_write_ctrl " "Found entity 1: digital_write_ctrl" {  } { { "digital_write_ctrl.v" "" { Text "D:/altera/13.0/EX_computer1/digital_write_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914973213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914973213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrlunit " "Elaborating entity \"ctrlunit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508914973701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(20) " "Verilog HDL assignment warning at ctrlunit.v(20): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973737 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(21) " "Verilog HDL assignment warning at ctrlunit.v(21): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973737 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(23) " "Verilog HDL assignment warning at ctrlunit.v(23): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973737 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(24) " "Verilog HDL assignment warning at ctrlunit.v(24): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973737 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(25) " "Verilog HDL assignment warning at ctrlunit.v(25): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973738 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(26) " "Verilog HDL assignment warning at ctrlunit.v(26): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973738 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(27) " "Verilog HDL assignment warning at ctrlunit.v(27): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973738 "|ctrlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ctrlunit.v(28) " "Verilog HDL assignment warning at ctrlunit.v(28): truncated value with size 32 to match size of target (1)" {  } { { "ctrlunit.v" "" { Text "D:/altera/13.0/EX_computer1/ctrlunit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1508914973738 "|ctrlunit"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4q14 " "Found entity 1: altsyncram_4q14" {  } { { "db/altsyncram_4q14.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/altsyncram_4q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914974446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914974446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914974580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914974580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914974652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914974652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914974772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914974772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914974842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914974842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914974932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914974932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914975025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914975025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914975084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914975084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914975170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914975170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/altera/13.0/EX_computer1/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508914975228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508914975228 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508914975332 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1508914975663 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1508914975663 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1508914975663 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1508914975663 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1508914975663 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "2 2 " "Using 2 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1508914975921 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1508914976348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1508914976348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 15:02:56 2017 " "Processing started: Wed Oct 25 15:02:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1508914976348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1508914976348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub EX_computer1 -c EX_computer1 " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub EX_computer1 -c EX_computer1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1508914976348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1508914976352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1508914976352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 15:02:56 2017 " "Processing started: Wed Oct 25 15:02:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1508914976352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1508914976352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top EX_computer1 -c EX_computer1 " "Command: quartus_map --parallel=1 --helper=0 --partition=Top EX_computer1 -c EX_computer1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1508914976352 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1508914976929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1508914976998 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1508914976998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1508914976998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1508914976998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1508914977028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 15:02:57 2017 " "Processing ended: Wed Oct 25 15:02:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1508914977028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1508914977028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1508914977028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1508914977028 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1508914977038 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1508914977048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1508914977048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1508914977116 "|ctrlunit|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1508914977116 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1508914977344 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1508914977344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1508914977344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1508914977344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1508914977369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 15:02:57 2017 " "Processing ended: Wed Oct 25 15:02:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1508914977369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1508914977369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1508914977369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1508914977369 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1508914977919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0/EX_computer1/output_files/EX_computer1.map.smsg " "Generated suppressed messages file D:/altera/13.0/EX_computer1/output_files/EX_computer1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1508914977997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508914978260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 15:02:58 2017 " "Processing ended: Wed Oct 25 15:02:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508914978260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508914978260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508914978260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508914978260 ""}
