`define DELAY 20
module xor_testbench(); 
reg [31:0] a,b;
wire [31:0] res;

_32_bit_xor _32_xor (res,a,b);

initial begin
a = 32'd1023454; b = 32'd234340;
#`DELAY;
a = 32'd1644652; b = 32'd20323435;
#`DELAY;
a = 32'd0; b = 32'hFFFFFFFF;
#`DELAY;
a = 32'd1343440; b = 32'd0;
#`DELAY;
#`DELAY;
a = 32'hFFFFFFFF; b = 32'hFFFFFFFF;
end
 
 
initial
begin
$monitor("time = %2d, a =%b, b=%b, res=%b", $time, a, b, res);
end
 
endmodule