#------------------------------------------------------------------------------
#
# Copyright (C) 2013 Joel Holdsworth
# 
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or (at
# your option) any later version.
#
# This program is distributed in the hope that it will be useful, but
# WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
# General Public License for more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin St, Fifth Floor, Boston, MA 02110, USA
#
#------------------------------------------------------------------------------

ROOT_DIR=../
RTL_DIR=$(ROOT_DIR)/rtl/verilog

include $(ROOT_DIR)/common.mk

help:
	@echo "  all: Synthesize and implement the SoC, then generate a bit stream"
	@echo ""
	@echo "  syn: Synthesize the SoC"
	@echo "  translate: Convert the SoC's ngc file to an ngd file for mapping"
	@echo "  map: Express the SoC netlist in the target hardware"
	@echo "  par: Place the target hardware, then route the wires"
	@echo "  bitgen: Generate a programming file for the target FPGA"
	@echo ""
	@echo "  clean: Delete all superfluous files generated by Xilinx tools"
	@echo "  distclean: Delete all generated files"

all: $(PROJECT_NAME).bit
syn: $(PROJECT_NAME)_top.ngc
translate: $(PROJECT_NAME).ngd
map: $(PROJECT_NAME).ncd
par: $(PROJECT_NAME)_par.ncd
bitgen: $(PROJECT_NAME).bit

prepare: 
	rm -rf xst
	mkdir xst

clean:
	rm -rf _xmsgs xst xlnx_auto_0_xdb
	rm -rf *.xst *.xrpt *.srp *.lso *.log *.bld *.lst *.twr *.ise *.map \
		*.mrp *.ngm *.pcf *.psr *.xml *.pad *.par *.ptwx *.bgn \
		*.unroutes *.xpi $(PROJECT_NAME)_par_pad* *.xwbt *.html

distclean:
	rm -rf *.ngc *.ncd *.ngd *.bit
	make clean

ifeq "x$(CONFIG)" "x"
  $(error CONFIG, the path to the board config file has not been set.)
endif
include $(CONFIG)

include $(ROOT_DIR)/syn/$(VENDOR)/syn.mk