#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct 29 16:28:35 2025
# Process ID: 6460
# Current directory: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15112 C:\Users\se-dong Jang\종합설계\cau-capstone-systolic-array\capstone_design_final.xpr
# Log file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/vivado.log
# Journal file: C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array\vivado.jou
# Running On: DESKTOP-OJ3LTBR, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/sa_engine_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1231.023 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sa_engine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_if_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_sram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reg_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sa_engine_tb_behav -key {Behavioral:sim_1:Functional:sa_engine_tb} -tclbatch {sa_engine_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {{C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
source sa_engine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sa_engine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1231.023 ; gain = 0.000
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/prefetch_inflight}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/current_state}} 
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/tile_current_index}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sa_engine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [SIM-utils-43] Exported 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/matrix_A_B.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_if_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_sram_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reg_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.023 ; gain = 0.000
current_wave_config {sa_engine_tb_behav.wcfg}
sa_engine_tb_behav.wcfg
add_wave {{/sa_engine_tb/u_sa_engine_top/u_core/has_next_tile}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.941 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.961 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1903.961 ; gain = 0.000
restart; run 2ms
INFO: [Simtcl 6-17] Simulation restarted
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.961 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1903.961 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:248]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:248]
ERROR: [VRFC 10-2865] module 'sa_core_pipeline' ignored due to previous errors [C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:12]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1923.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1923.172 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj sa_engine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/axi_dma_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dma_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_core_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_engine_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa_engine_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sa_engine_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sa_engine_tb_behav xil_defaultlib.sa_engine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_sram_if.v" Line 12. Module axi_sram_if(D=32,M=4,MEM_ADDRW=23,MEM_DW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/axi_slave_if_sync.v" Line 12. Module axi_slave_if_sync(L=8,D=32,M=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=41) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=16,W_SLOT=4,W_DATA=49) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sync_reg_fifo.v" Line 12. Module sync_reg_fifo(N_SLOT=256,W_SLOT=8,W_DATA=39) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram_ctrl.v" Line 11. Module sram_ctrl(L=8,D=32,M=4,W_MEM=16,W_ADDR=23) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/systolic_engine.srcs/sources_1/new/sram.v" Line 10. Module sram(FILE_NAME="matrix_A_B.hex",SIZE=8388608,WL_ADDR=23,WL_DATA=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=16,W_SLOT=4...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.sync_reg_fifo(N_SLOT=256,W_SLOT=...
Compiling module xil_defaultlib.axi_slave_if_sync(L=8,D=32,M=4)
Compiling module xil_defaultlib.sram_ctrl(L=8,D=32,M=4,W_MEM=16,...
Compiling module xil_defaultlib.axi_sram_if(D=32,M=4,MEM_ADDRW=2...
Compiling module xil_defaultlib.sram(FILE_NAME="matrix_A_B.hex",...
Compiling module xil_defaultlib.axi_dma_ctrl(BIT_TRANS=8)
Compiling module xil_defaultlib.dma_read(BITS_TRANS=8,OUT_BITS_T...
Compiling module xil_defaultlib.dma_write(BITS_TRANS=8,OUT_BITS_...
Compiling module xil_defaultlib.dpram_wrapper(DW=32,AW=11,DEPTH=...
Compiling module xil_defaultlib.sa_core_default
Compiling module xil_defaultlib.sa_core_pipeline(C_M_AXI_ID_WIDT...
Compiling module xil_defaultlib.sa_engine_top(AXI_WIDTH_DS=4,MEM...
Compiling module xil_defaultlib.sa_engine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sa_engine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
Initializing memory 'SimmemSync_rp0_wp0_cp1'..
Loading memory 'SimmemSync_rp0_wp0_cp1' from file: matrix_A_B.hex
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/capstone_design_final.srcs/sim_1/imports/hdl/sa_core_pipeline.sv:227
ARADDR LSB[6:0]=0x0  ARLEN=15
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1923.172 ; gain = 0.000
save_wave_config {C:/Users/se-dong Jang/종합설계/cau-capstone-systolic-array/waveform_data/sa_engine_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 29 19:49:08 2025...
