{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669664257051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669664257051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 20:37:36 2022 " "Processing started: Mon Nov 28 20:37:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669664257051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669664257051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669664257051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669664257233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669664257233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669664263597 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669664263597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669664263597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-Structure " "Found design unit 1: lab5-Structure" {  } { { "nios_system/lab5.vhd" "" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/lab5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669664263598 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "nios_system/lab5.vhd" "" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/lab5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669664263598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669664263598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669664263623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "nios_system/lab5.vhd" "NiosII" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/lab5.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669664263624 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "keys nios_system_KEYS " "Node instance \"keys\" instantiates undefined entity \"nios_system_KEYS\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "keys" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 409 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ledr nios_system_LEDR " "Node instance \"ledr\" instantiates undefined entity \"nios_system_LEDR\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "ledr" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 422 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clocks nios_system_clocks " "Node instance \"clocks\" instantiates undefined entity \"nios_system_clocks\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "clocks" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 434 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0 nios_system_jtag_uart_0 " "Node instance \"jtag_uart_0\" instantiates undefined entity \"nios_system_jtag_uart_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 443 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_qsys_0 nios_system_nios2_qsys_0 " "Node instance \"nios2_qsys_0\" instantiates undefined entity \"nios_system_nios2_qsys_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "nios2_qsys_0" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 457 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0 nios_system_onchip_memory2_0 " "Node instance \"onchip_memory2_0\" instantiates undefined entity \"nios_system_onchip_memory2_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_memory2_0" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 487 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "performance_counter_0 nios_system_performance_counter_0 " "Node instance \"performance_counter_0\" instantiates undefined entity \"nios_system_performance_counter_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "performance_counter_0" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 502 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sdram nios_system_sdram " "Node instance \"sdram\" instantiates undefined entity \"nios_system_sdram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "sdram" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 513 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "timer_0 nios_system_timer_0 " "Node instance \"timer_0\" instantiates undefined entity \"nios_system_timer_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 537 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 nios_system_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"nios_system_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "mm_interconnect_0" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 549 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper nios_system_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"nios_system_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 618 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller" { Text "/home/andreasb/intelFPGA_lite/16.1/lab5/nios_system/synthesis/nios_system.vhd" 628 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669664263635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669664263692 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 20:37:43 2022 " "Processing ended: Mon Nov 28 20:37:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669664263692 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669664263692 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669664263692 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669664263692 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669664263757 ""}
