





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1891042.html">
    <link rel="next" href="rbint-1914247.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1891042.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1914247.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword (intel Devices)  <span class="ngb">(Cont.)</span></span></span><br /><span class="line"></span><br /><span class="line"> 45h  3 BYTEs  ???</span><br /><span class="line"> 48h   WORD    PCI local-bus IDE control register (see #0882)</span><br /><span class="line"> 4Ah  2 BYTEs  ???</span><br /><span class="line"> 4Ch   BYTE    ISA I/O recovery timer register (see #0883)</span><br /><span class="line"> 4Dh   BYTE    part revision register (see #0884)</span><br /><span class="line"> 4Eh   BYTE    X-bus Chip Select A register (see #0885)</span><br /><span class="line"> 4Fh   BYTE    X-bus Chip Select B register???</span><br /><span class="line"> 50h   BYTE    host select register</span><br /><span class="line"> 51h   BYTE    deturbo frequency control register</span><br /><span class="line">       when deturbo mode is selected (see PORT 0CF9h), the chipset</span><br /><span class="line">         places a hold on the memory bus for a fraction of the</span><br /><span class="line">         time inversely proportional to the value in this register</span><br /><span class="line">         (i.e. C0h = 1/4, 80h = 1/2, 40h = 3/4, 20h = 7/8, etc.)</span><br /><span class="line"> 52h   WORD    secondary (L2) cache control register</span><br /><span class="line"> 54h  2 BYTEs  ???</span><br /><span class="line"> 56h   WORD    DRAM control register</span><br /><span class="line"> 58h   BYTE    ???</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map (PAM) registers 0-6 (see also #0902)</span><br /><span class="line"> 60h  5 BYTEs  DRAM row boundary registers 0-4</span><br /><span class="line">       each register N indicates amount of memory in rows 0-N (each</span><br /><span class="line">         row is 64 bits wide); the fifth row of memory (if</span><br /><span class="line">         implemented) must contain either 8M or 16M, depending on</span><br /><span class="line">         system configuration</span><br /><span class="line">       boundary register 4 (offset 64h) contains the total system</span><br /><span class="line">         memory, which may not exceed 128M</span><br /><span class="line"> 65h   BYTE    ???</span><br /><span class="line"> 66h   BYTE    PIRQ route control register 0</span><br /><span class="line"> 67h   BYTE    PIRQ route control register 1</span><br /><span class="line"> 68h   BYTE    DRAM memory hole register</span><br /><span class="line"> 69h   BYTE    top of memory</span><br /><span class="line"> 6Ah  6 BYTEs  ???</span><br /><span class="line"> 70h   BYTE    SMRAM control register</span><br /><span class="line"> 71h 47 BYTEs  unused???</span><br /><span class="line"> A0h   BYTE    SMI control register</span><br /><span class="line"> A1h   BYTE    ???</span><br /><span class="line"> A2h   WORD    SMI enable register</span><br /><span class="line"> A4h   DWORD   system event enable</span><br /><span class="line"> A8h   BYTE    fast off timer register</span><br /><span class="line"> A9h   BYTE    ???</span><br /><span class="line"> AAh   WORD    SMI request register</span><br /><span class="line"> ACh   BYTE    clock throttle STPCLK# low timer</span><br /><span class="line"> ADh   BYTE    unused???</span><br /><span class="line"> AEh   BYTE    clock throttle STPCLK# high timer</span><br /><span class="line"> AFh   BYTE    ???</span><br /><span class="line"> B0h 80 BYTEs  unused???</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0798,#0859,#0851,#0892,#0911</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82425EX PCI control register:</span><br /><span class="line">Bit(s) Description (Table 0880)</span><br /><span class="line"> 0 CPU-to-PCI byte merging</span><br /><span class="line"> 1 CPU-to-PCI bursting enable</span><br /><span class="line"> 2 PCI posted-write buffer enable</span><br /><span class="line"> 4-3   subtractive decode sampling point</span><br /><span class="line">   00 slow</span><br /><span class="line">   01 typical</span><br /><span class="line">   10 fast</span><br /><span class="line">   11 reserved</span><br /><span class="line"> 5 DRAM parity error enable</span><br /><span class="line"> 6 target abort error enable</span><br /><span class="line"> 7 reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0879,#0881,#0882,#0883</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82425EX host device control register:</span><br /><span class="line">Bit(s) Description (Table 0881)</span><br /><span class="line"> 0 HRDY# maximum signal sampling point</span><br /><span class="line">   0 slow timing</span><br /><span class="line">   1 fast timing</span><br /><span class="line"> 1 HDEV# signal sampling point</span><br /><span class="line">   0 slow timing</span><br /><span class="line">   1 fast timing</span><br /><span class="line"> 2 host device present</span><br /><span class="line"> 7-3   reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0879,#0880</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82425EX local-bus IDE control register:</span><br /><span class="line">Bit(s) Description (Table 0882)</span><br /><span class="line"> 1-0   primary/secondary PCI IDE enable</span><br /><span class="line">   00 IDE disabled</span><br /><span class="line">   01 primary (ports 01F0h-01F7h,03F6,03F7h)</span><br /><span class="line">   10 secondary (ports 0170h-017Fh,0376h,0377h)</span><br /><span class="line">   11 reserved</span><br /><span class="line"> 3-2   fast timing bank drive select 1</span><br /><span class="line">   bit 2 = drive 0 enabled</span><br /><span class="line">   bit 3 = drive 1 enabled</span><br /><span class="line"> 5-4   IORDY sample point Enable Drive Select</span><br /><span class="line">   bit 4 = drive 0 enabled</span><br /><span class="line">   bit 5 = drive 1 enabled</span><br /><span class="line"> 7-6   reserved</span><br /><span class="line"> 9-8   IORDY sample point</span><br /><span class="line">   00 6 clocks</span><br /><span class="line">   01 5 clocks</span><br /><span class="line">   10 4 clocks</span><br /><span class="line">   11 3 clocks</span><br /><span class="line"> 12-10 recover time (000 = 8 PCI clocks, 001 = 7, ..., 101 = 3, 110/111 = 3)</span><br /><span class="line"> 15-13 reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0879,#0880</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel chipset ISA I/O recovery timer register:</span><br /><span class="line">Bit(s) Description (Table 0883)</span><br /><span class="line"> 1-0   16-bit I/O recovery time</span><br /><span class="line">   00 = 4 SYSCLKs</span><br /><span class="line">   01-11 = 1-3 SYSCLKs</span><br /><span class="line"> 2 16-bit I/O recovery enable</span><br /><span class="line"> 5-3   8-bit I/O recovery time</span><br /><span class="line">   000 = 8 SYSCLKs</span><br /><span class="line">   001-110 = 1-7 SYSCLKs</span><br /><span class="line"> 6 8-bit I/O recovery enable</span><br /><span class="line"> 7 (82425EX/82371) DMA reserved page register aliasing disable</span><br /><span class="line">   =0 ports 0090h-009Fh alias ports 0080h-008Fh</span><br /><span class="line">   =1 ports 0090h-009Fh forwarded to ISA bus</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0860,#0879,#0880,#0911</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82425EX part revision register:</span><br /><span class="line">Bit(s) Description (Table 0884)</span><br /><span class="line"> 7-5   fabrication house identifier (read-only)</span><br /><span class="line"> 4 E0000h-EFFFFh ISA-to-main-memory forwarding enabled</span><br /><span class="line"> 3-0   revision ID (read-only)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0879,#0885</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82425EX/82371 X-bus Chip Select A register:</span><br /><span class="line">Bit(s) Description (Table 0885)</span><br /><span class="line"> 7 extended BIOS enabled at FFF80000h-FFFDFFFFh</span><br /><span class="line"> 6 lower (E000h) BIOS enabled</span><br /><span class="line"> 5 trigger IRQ13 on FERR#</span><br /><span class="line"> 4 IRQ12 mouse function enabled</span><br /><span class="line"> 3 reserved (0)</span><br /><span class="line"> 2 BIOS memory write protect</span><br /><span class="line"> 1 keyboard controller addresses (60h,62h,64h,66h) enabled</span><br /><span class="line"> 0 RTC addresses (70h-77h) enabled</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0879,#0911,#0884</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration Data for Intel 82380AB PCI-ISA Bridge:</span><br /><span class="line">Offset Size    Description (Table 0886)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vender ID 8086h, device ID 123Ch)</span><br /><span class="line">!!!intel\29056301.pdf pg. 9</span><br /><span class="line"> 40h   BYTE    I/O Recovery Register</span><br /><span class="line"> 41h   BYTE    reserved</span><br /><span class="line"> 42h   BYTE    MISA Error Status</span><br /><span class="line"> 43h 189 BYTEs reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0793</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration data for Intel 82370FB PCI-PCI Bridge (MPCI2):</span><br /><span class="line">Offset Size    Description (Table 0887)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vendor ID 8086h, deivce ID 124Bh)</span><br /><span class="line">!!!intel\29056701.pdf pg. 13</span><br /><span class="line"> 40h   BYTE    Connector Control</span><br /><span class="line"> 41h   BYTE    Connector Event</span><br /><span class="line"> 42h  2 BYTEs  reserved</span><br /><span class="line"> 44h   WORD    Serial Bus Interface/Burst Enable</span><br /><span class="line"> 46h   BYTE    MPCI2 Miscellaneous Status</span><br /><span class="line"> 47h  5 BYTEs  reserved</span><br /><span class="line"> 4Ch   WORD    Special Message Encode</span><br /><span class="line"> 4Eh 178 BYTEs reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0793</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration Data for Intel 82439HX:</span><br /><span class="line">Offset Size    Description (Table 0888)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vender ID 8086h, device ID 1250h)</span><br /><span class="line">       (revision ID 00h = A0 stepping)</span><br /><span class="line"> 40h 16 BYTEs  reserved</span><br /><span class="line"> 50h   BYTE    PCI Control (see #0894)</span><br /><span class="line"> 51h   BYTE    reserved</span><br /><span class="line"> 52h   BYTE    cache control (see #0896)</span><br /><span class="line"> 53h  3 BYTEs  reserved</span><br /><span class="line"> 56h   BYTE    DRAM extended control (see #0899)</span><br /><span class="line"> 57h   BYTE    DRAM control (see #0900)</span><br /><span class="line"> 58h   BYTE    DRAM timing (see #0901)</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br /><span class="line"> 60h  8 BYTEs  DRAM Row Boundary registers 0-7</span><br /><span class="line">       each register N indicates cumulative amount of memory in rows</span><br /><span class="line">         0-N (each 64 bits wide), in 4M units</span><br /><span class="line"> 68h   BYTE    DRAM Row Type (see #0903)</span><br /><span class="line">       bits 0-7 indicate whether each row 0-7 contains EDO DRAM</span><br /><span class="line">         instead of page-mode DRAM</span><br /><span class="line"> 69h   BYTE    ???</span><br /><span class="line"> 6Ah  8 BYTEs  reserved</span><br /><span class="line"> 72h   BYTE    System Management RAM control (see #0906)</span><br /><span class="line"> 73h 29 BYTEs  reserved</span><br /><span class="line"> 90h   BYTE    Error Command (see #0909)</span><br /><span class="line"> 91h   BYTE    Error Status (see #0910) (read-only)</span><br /><span class="line"> 92h   BYTE    Error Syndrome (read-only)</span><br /><span class="line">       latest non-zero ECC error syndrome</span><br /><span class="line"> 93h 109 BYTEs reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0892,#0927</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration Data for Intel 82439TX:</span><br /><span class="line">Offset Size    Description (Table 0889)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vender ID 8086h, device ID 7100h)</span><br /><span class="line">       (revision ID 00h = A0 stepping)</span><br /><span class="line">!!!intel\29055901.pdf pg. 23</span><br /><span class="line"> 40h 15 BYTEs  reserved</span><br /><span class="line"> 4Fh   BYTE    arbitration control</span><br /><span class="line"> 50h   BYTE    PCI control</span><br /><span class="line"> 51h   BYTE    reserved</span><br /><span class="line"> 52h   BYTE    cache control</span><br /><span class="line"> 53h   BYTE    extended cache control</span><br /><span class="line"> 54h   WORD    SDRAM control</span><br /><span class="line"> 56h   BYTE    DRAM extended control</span><br /><span class="line"> 57h   BYTE    DRAM control</span><br /><span class="line"> 58h   BYTE    DRAM timing</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br /><span class="line"> 60h  6 BYTEs  DRAM Row Boundary registers 0-5</span><br /><span class="line"> 66h   BYTE    reserved</span><br /><span class="line"> 67h   BYTE    DRAM Row Type high</span><br /><span class="line"> 68h   BYTE    DRAM Row Type low</span><br /><span class="line"> 69h  2 BYTEs  undefined (read-only)</span><br /><span class="line"> 6Bh  5 BYTEs  reserved</span><br /><span class="line"> 70h   BYTE    Multi-Transaction Timer</span><br /><span class="line"> 71h   BYTE    Extended SMRAM control</span><br /><span class="line"> 72h   BYTE    System Management RAM control</span><br /><span class="line"> 73h   BYTE    reserved</span><br /><span class="line"> 74h   BYTE    undefined (read-only)</span><br /><span class="line"> 76h  3 BYTEs  reserved</span><br /><span class="line"> 78h   BYTE    undefined (read-only)</span><br /><span class="line"> 79h   BYTE    Miscellaneous Control register</span><br /><span class="line"> 7Ah 131 BYTEs reserved</span><br /><span class="line"> FDh   BYTE    undefined (read-only)</span><br /><span class="line"> FEh  2 BYTEs  reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0793</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration Data for Intel 82437MX:</span><br /><span class="line">Offset Size    Description (Table 0890)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vendor ID 8086h, device ID 1235h)</span><br /><span class="line"> 40h 16 BYTEs  reserved</span><br /><span class="line"> 50h   BYTE    PCI Control (see #0895)</span><br /><span class="line"> 51h   BYTE    reserved</span><br /><span class="line"> 52h   BYTE    cache control (see #0896)</span><br /><span class="line"> 53h  4 BYTEs  reserved</span><br /><span class="line"> 57h   BYTE    DRAM Control (see #0900)</span><br /><span class="line"> 58h   BYTE    DRAM timing (see #0901)</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br /><span class="line"> 60h  4 BYTEs  DRAM Row Boundary Registers 0-3</span><br /><span class="line">       each register N indicates cumulative amount of memory in rows</span><br /><span class="line">         0-N, in 4M units (each row is 64 bits wide)</span><br /><span class="line"> 64h  4 BYTEs  reserved</span><br /><span class="line"> 68h   BYTE    DRAM Row Type (see #0904)</span><br /><span class="line"> 69h  9 BYTEs  reserved</span><br /><span class="line"> 72h   BYTE    System Management RAM control (see #0906)</span><br /><span class="line"> 73h 141 BYTEs reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0892,#0891</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration Data for Intel 82437FX:</span><br /><span class="line">Offset Size    Description (Table 0891)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vendor ID 8086h, device ID 122Dh) (see #0793)</span><br /><span class="line"> 40h 16 BYTEs  reserved</span><br /><span class="line"> 50h   BYTE    PCI Control (see #0895)</span><br /><span class="line"> 51h   BYTE    reserved</span><br /><span class="line"> 52h   BYTE    cache control (see #0896)</span><br /><span class="line"> 53h  4 BYTEs  reserved</span><br /><span class="line"> 57h   BYTE    DRAM Control (see #0900)</span><br /><span class="line"> 58h   BYTE    DRAM timing (see #0901)</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br /><span class="line"> 60h  5 BYTEs  DRAM Row Boundary Registers 0-4</span><br /><span class="line">       each register N indicates cumulative amount of memory in rows</span><br /><span class="line">         0-N, in 4M units (each row is 64 bits wide)</span><br /><span class="line"> 65h  3 BYTEs  reserved</span><br /><span class="line"> 68h   BYTE    DRAM Row Type (see #0904)</span><br /><span class="line"> 69h  9 BYTEs  reserved</span><br /><span class="line"> 72h   BYTE    System Management RAM control (see #0906)</span><br /><span class="line"> 73h 141 BYTEs reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0890,#0892</span><br /><span class="line"></span><br /><span class="line">Format of PCI Configuration Data for Intel 82437VX:</span><br /><span class="line">Offset Size    Description (Table 0892)</span><br /><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br /><span class="line">       (vendor ID 8086h, device ID 7030h)</span><br /><span class="line">       (revision ID 00h = A0 stepping)</span><br /><span class="line"> 40h 15 BYTEs  reserved</span><br /><span class="line"> 4Fh   BYTE    arbitration control (see #0893)</span><br /><span class="line"> 50h   BYTE    PCI Control (see #0894)</span><br /><span class="line"> 51h   BYTE    reserved</span><br /><span class="line"> 52h   BYTE    cache control (see #0896)</span><br /><span class="line"> 53h   BYTE    cache control extensions (see #0897)</span><br /><span class="line"> 54h   WORD    SDRAM control (see #0898)</span><br /><span class="line"> 55h   BYTE    reserved</span><br /><span class="line"> 56h   BYTE    DRAM extended control (see #0899)</span><br /><span class="line"> 57h   BYTE    DRAM control (see #0900)</span><br /><span class="line"> 58h   BYTE    DRAM timing (see #0901)</span><br /><span class="line"> 59h  7 BYTEs  Programmable Attribute Map registers 0-6 (see #0902)</span><br /><span class="line"> 60h  5 BYTEs  DRAM Row Boundary registers 0-4</span><br /><span class="line">       each register N indicates amount of memory in rows 0-N in 4M</span><br /><span class="line">         units (each row is 64 bits wide); the fifth row of memory (if</span><br /><span class="line">         implemented) must contain either 8M or 16M, depending on</span><br /><span class="line">         system configuration</span><br /><span class="line">       boundary register 4 (offset 64h) contains the total system</span><br /><span class="line">         memory, which may not exceed 128M</span><br /><span class="line"> 65h  2 BYTEs  reserved</span><br /><span class="line"> 67h   BYTE    DRAM Row Type (high)</span><br /><span class="line">       defines memory type in DRAM row 4 in bits 4,0 (see #0903)</span><br /><span class="line"> 68h   BYTE    DRAM Row Type (low) (see #0903)</span><br /><span class="line"> 69h   BYTE    PCI TRDY timer (see #0905)</span><br /><span class="line"> 6Ah  6 BYTEs  reserved</span><br /><span class="line"> 70h   BYTE    Multi-Transaction Timer</span><br /><span class="line">       number of PCLKs guaranteed to the current agent before the</span><br /><span class="line">         82437 will grant the bus to another PCI agent on request</span><br /><span class="line"> 71h   BYTE    reserved</span><br /><span class="line"> 72h   BYTE    System Management RAM control (see #0906)</span><br /><span class="line"> 73h   BYTE    shared memory buffer control (see #0907)</span><br /><span class="line"> 74h   BYTE    shared memory buffer start address, in 0.5MB units</span><br /><span class="line">       end address is top-of-memory at offset 64h or start of an</span><br /><span class="line">         enabled PCI memory hole when top-of-memory is 16M</span><br /><span class="line"> 76h  2 BYTEs  reserved</span><br /><span class="line"> 78h   BYTE    graphics controller latency timers (see #0908)</span><br /><span class="line"> 79h 135 BYTEs reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0793,#0859,#0879,#0888,#0890</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82437VX arbitration control:</span><br /><span class="line">Bit(s) Description (Table 0893)</span><br /><span class="line"> 7 extended CPU-to-PIIX PHLDA# signalling enabled</span><br /><span class="line"> 6-4   reserved</span><br /><span class="line"> 3 CPU priority enable</span><br /><span class="line">   =1 CPU gets PCI bus after two PCI slots</span><br /><span class="line">   =0 CPU gets PCI bus after three PCI slots</span><br /><span class="line"> 2-0   reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #0892,#0894</span><br /><span class="line"></span><br /><span class="line">Bitfields for Intel 82437VX/82439HX PCI Control register:</span><br /><span class="line">Bit(s) Description (Table 0894)</span><br /><span class="line"> 7-4   reserved (82437VX)</span><br /><span class="line"> 7 DRAM ECC/Parity Select (82439HX)</span><br /><span class="line">   =1 ECC</span><br /><span class="line">   =0 parity</span><br /><span class="line"> 6 ECC TEST enable (82439HX)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">.NG limit reached, continued in next section...</span></span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

