//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Fri Jan 23 21:47:01 2026

//Source file index table:
//file0 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/i2s_audio/i2s_audio.v"
//file1 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL.v"
//file2 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_dac.v"
//file3 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_eg.v"
//file4 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_lfo.v"
//file5 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_op.v"
//file6 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_pg.v"
//file7 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_primitives.v"
//file8 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll/src/IKAOPLL_modules/IKAOPLL_timinggen.v"
//file9 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll_patch/IKAOPLL_reg.v"
//file10 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikaopll_patch/opll.v"
//file11 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc/src/IKASCC.v"
//file12 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc/src/IKASCC_modules/IKASCC_player_a.v"
//file13 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc/src/IKASCC_modules/IKASCC_player_s.v"
//file14 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc/src/IKASCC_modules/IKASCC_primitives.v"
//file15 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc/src/IKASCC_modules/IKASCC_vrc_a.v"
//file16 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc/src/IKASCC_modules/IKASCC_vrc_s.v"
//file17 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ikascc_patch/scc.v"
//file18 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/msx_slot/msx_slot.v"
//file19 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl.v"
//file20 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl2.v"
//file21 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_acc.v"
//file22 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_csr.v"
//file23 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_div.v"
//file24 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg.v"
//file25 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg_cnt.v"
//file26 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg_comb.v"
//file27 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg_ctrl.v"
//file28 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg_final.v"
//file29 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg_pure.v"
//file30 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_eg_step.v"
//file31 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_exprom.v"
//file32 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_lfo.v"
//file33 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_logsin.v"
//file34 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_mmr.v"
//file35 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_noise.v"
//file36 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_op.v"
//file37 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_pg.v"
//file38 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_pg_comb.v"
//file39 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_pg_inc.v"
//file40 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_pg_rhy.v"
//file41 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_pg_sum.v"
//file42 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_pm.v"
//file43 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_reg.v"
//file44 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_reg_ch.v"
//file45 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_sh.v"
//file46 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_sh_rst.v"
//file47 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_single_acc.v"
//file48 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_slot_cnt.v"
//file49 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2/src/jtopl_timers.v"
//file50 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/opl2_patch/opl2.v"
//file51 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ssg/dual_ssg.v"
//file52 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/ssg/ssg_core.v"
//file53 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/timer/msx_timer.v"
//file54 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/timer/msx_timer_core.v"
//file55 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/y8960_cartridge_tangprimer25k.v"
//file56 "\D:/github/HRA_product/Y8960_Cartridge/fpga/Y8960_Cartridge_TangPrimer25K/src/sn76489_audio/src/sn76489_audio.vhd"
`timescale 100 ps/100 ps
module msx_slot (
  clk_14m_d,
  n40_5,
  bus_rdata_en,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_ioreq_n_d,
  slot_mereq_n_d,
  slot_sltsl_n_d,
  w_timer_intr_n,
  bus_rdata_5_13,
  bus_rdata_6_4,
  slot_reset_d,
  slot_a_d,
  slot_d_in,
  bus_rdata_1,
  bus_rdata_2,
  bus_rdata_5,
  bus_rdata_6,
  bus_rdata_7,
  bus_memreq,
  bus_ioreq,
  audio_mclk_d,
  bus_write,
  slot_busdir_d,
  slot_intr_d,
  w_bus_ssg_ready1,
  p_slot_data_0_6,
  ff_memreq_15,
  bus_wdata,
  bus_address,
  ff_rdata_1,
  ff_rdata_2,
  ff_rdata_5,
  ff_rdata_6,
  ff_rdata_7
)
;
input clk_14m_d;
input n40_5;
input bus_rdata_en;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_ioreq_n_d;
input slot_mereq_n_d;
input slot_sltsl_n_d;
input w_timer_intr_n;
input bus_rdata_5_13;
input bus_rdata_6_4;
input slot_reset_d;
input [15:0] slot_a_d;
input [7:0] slot_d_in;
input bus_rdata_1;
input bus_rdata_2;
input bus_rdata_5;
input bus_rdata_6;
input bus_rdata_7;
output bus_memreq;
output bus_ioreq;
output audio_mclk_d;
output bus_write;
output slot_busdir_d;
output slot_intr_d;
output w_bus_ssg_ready1;
output p_slot_data_0_6;
output ff_memreq_15;
output [7:0] bus_wdata;
output [15:0] bus_address;
output ff_rdata_1;
output ff_rdata_2;
output ff_rdata_5;
output ff_rdata_6;
output ff_rdata_7;
wire n23_5;
wire n26_5;
wire n29_5;
wire n32_5;
wire w_active;
wire n452_5;
wire n426_3;
wire ff_write_9;
wire ff_ioreq_d0_8;
wire ff_memreq_9;
wire n154_6;
wire n88_6;
wire n87_6;
wire n86_6;
wire n107_4;
wire ff_write_10;
wire n107_5;
wire n155_8;
wire ff_memreq_12;
wire ff_slot_memreq_n;
wire ff_memrq_wr;
wire ff_memrq_rd;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_active;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_pre_slot_memreq_n;
wire ff_pre_slot_sltsl_n;
wire ff_ioreq_d0;
wire ff_ioreq_d1;
wire ff_ioreq_d2;
wire n5_6;
wire ff_slot_data_7_6;
wire [15:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 n23_s2 (
    .F(n23_5),
    .I0(ff_slot_memreq_n),
    .I1(ff_slot_wr_n) 
);
defparam n23_s2.INIT=4'h1;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(ff_slot_memreq_n),
    .I1(ff_slot_rd_n) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n29_s2 (
    .F(n29_5),
    .I0(ff_slot_wr_n),
    .I1(ff_slot_ioreq_n) 
);
defparam n29_s2.INIT=4'h1;
  LUT2 n32_s2 (
    .F(n32_5),
    .I0(ff_slot_rd_n),
    .I1(ff_slot_ioreq_n) 
);
defparam n32_s2.INIT=4'h1;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n452_s2 (
    .F(n452_5),
    .I0(audio_mclk_d),
    .I1(bus_ioreq) 
);
defparam n452_s2.INIT=4'h7;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(w_bus_ssg_ready1),
    .I1(audio_mclk_d),
    .I2(n107_4) 
);
defparam n426_s0.INIT=8'h40;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(bus_write),
    .I1(ff_write_10),
    .I2(ff_memreq_9),
    .I3(audio_mclk_d) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT3 ff_ioreq_d0_s3 (
    .F(ff_ioreq_d0_8),
    .I0(bus_rdata_en),
    .I1(bus_ioreq),
    .I2(ff_iorq_rd) 
);
defparam ff_ioreq_d0_s3.INIT=8'hBF;
  LUT2 ff_memreq_s5 (
    .F(ff_memreq_9),
    .I0(w_bus_ssg_ready1),
    .I1(ff_active) 
);
defparam ff_memreq_s5.INIT=4'h1;
  LUT4 n154_s1 (
    .F(n154_6),
    .I0(ff_memrq_rd),
    .I1(ff_memrq_wr),
    .I2(ff_active),
    .I3(n107_4) 
);
defparam n154_s1.INIT=16'hEEE0;
  LUT2 n88_s1 (
    .F(n88_6),
    .I0(ff_ioreq_d2),
    .I1(bus_rdata_en) 
);
defparam n88_s1.INIT=4'hE;
  LUT2 n87_s1 (
    .F(n87_6),
    .I0(ff_ioreq_d1),
    .I1(bus_rdata_en) 
);
defparam n87_s1.INIT=4'hE;
  LUT2 n86_s1 (
    .F(n86_6),
    .I0(ff_ioreq_d0),
    .I1(bus_rdata_en) 
);
defparam n86_s1.INIT=4'hE;
  LUT4 n107_s1 (
    .F(n107_4),
    .I0(ff_active),
    .I1(ff_slot_address[3]),
    .I2(n107_5),
    .I3(w_active) 
);
defparam n107_s1.INIT=16'h1000;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n107_s2 (
    .F(n107_5),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[5]),
    .I3(ff_slot_address[7]) 
);
defparam n107_s2.INIT=16'h1000;
  LUT3 slot_intr_d_s1 (
    .F(slot_intr_d),
    .I0(w_timer_intr_n),
    .I1(bus_rdata_5_13),
    .I2(bus_rdata_6_4) 
);
defparam slot_intr_d_s1.INIT=8'h7F;
  LUT4 n155_s2 (
    .F(n155_8),
    .I0(n107_4),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n155_s2.INIT=16'hEEE0;
  LUT2 ff_memreq_s7 (
    .F(ff_memreq_12),
    .I0(w_bus_ssg_ready1),
    .I1(n107_4) 
);
defparam ff_memreq_s7.INIT=4'h4;
  DFFSE ff_slot_memreq_n_s0 (
    .Q(ff_slot_memreq_n),
    .D(ff_pre_slot_sltsl_n),
    .CLK(clk_14m_d),
    .SET(ff_pre_slot_memreq_n),
    .CE(VCC) 
);
defparam ff_slot_memreq_n_s0.INIT=1'b1;
  DFFRE ff_memrq_wr_s0 (
    .Q(ff_memrq_wr),
    .D(n23_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_memrq_wr_s0.INIT=1'b0;
  DFFRE ff_memrq_rd_s0 (
    .Q(ff_memrq_rd),
    .D(n26_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_memrq_rd_s0.INIT=1'b0;
  DFFRE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(n29_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_iorq_wr_s0.INIT=1'b0;
  DFFRE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(n32_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_iorq_rd_s0.INIT=1'b0;
  DFFCE ff_slot_address_15_s0 (
    .Q(ff_slot_address[15]),
    .D(slot_a_d[15]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_14_s0 (
    .Q(ff_slot_address[14]),
    .D(slot_a_d[14]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_13_s0 (
    .Q(ff_slot_address[13]),
    .D(slot_a_d[13]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_12_s0 (
    .Q(ff_slot_address[12]),
    .D(slot_a_d[12]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_11_s0 (
    .Q(ff_slot_address[11]),
    .D(slot_a_d[11]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_10_s0 (
    .Q(ff_slot_address[10]),
    .D(slot_a_d[10]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_9_s0 (
    .Q(ff_slot_address[9]),
    .D(slot_a_d[9]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_8_s0 (
    .Q(ff_slot_address[8]),
    .D(slot_a_d[8]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFRE ff_slot_data_7_s0 (
    .Q(bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_6_s0 (
    .Q(bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_5_s0 (
    .Q(bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_4_s0 (
    .Q(bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_3_s0 (
    .Q(bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_2_s0 (
    .Q(bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_1_s0 (
    .Q(bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_slot_data_0_s0 (
    .Q(bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_slot_data_7_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_memreq_s0 (
    .Q(bus_memreq),
    .D(n154_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_memreq_9) 
);
defparam ff_memreq_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(bus_ioreq),
    .D(n155_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_memreq_9) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFRE ff_bus_address_15_s0 (
    .Q(bus_address[15]),
    .D(ff_slot_address[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_14_s0 (
    .Q(bus_address[14]),
    .D(ff_slot_address[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_13_s0 (
    .Q(bus_address[13]),
    .D(ff_slot_address[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_12_s0 (
    .Q(bus_address[12]),
    .D(ff_slot_address[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_11_s0 (
    .Q(bus_address[11]),
    .D(ff_slot_address[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_10_s0 (
    .Q(bus_address[10]),
    .D(ff_slot_address[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_9_s0 (
    .Q(bus_address[9]),
    .D(ff_slot_address[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_8_s0 (
    .Q(bus_address[8]),
    .D(ff_slot_address[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_7_s0 (
    .Q(bus_address[7]),
    .D(ff_slot_address[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_6_s0 (
    .Q(bus_address[6]),
    .D(ff_slot_address[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_5_s0 (
    .Q(bus_address[5]),
    .D(ff_slot_address[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_4_s0 (
    .Q(bus_address[4]),
    .D(ff_slot_address[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_3_s0 (
    .Q(bus_address[3]),
    .D(ff_slot_address[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_2_s0 (
    .Q(bus_address[2]),
    .D(ff_slot_address[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_1_s0 (
    .Q(bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_bus_address_0_s0 (
    .Q(bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n426_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata_7),
    .D(bus_rdata_7),
    .CLK(clk_14m_d),
    .RESET(n452_5),
    .CE(bus_rdata_en) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata_6),
    .D(bus_rdata_6),
    .CLK(clk_14m_d),
    .RESET(n452_5),
    .CE(bus_rdata_en) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata_5),
    .D(bus_rdata_5),
    .CLK(clk_14m_d),
    .RESET(n452_5),
    .CE(bus_rdata_en) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata_2),
    .D(bus_rdata_2),
    .CLK(clk_14m_d),
    .RESET(n452_5),
    .CE(bus_rdata_en) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata_1),
    .D(bus_rdata_1),
    .CLK(clk_14m_d),
    .RESET(n452_5),
    .CE(bus_rdata_en) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFCE ff_reset_n_s0 (
    .Q(audio_mclk_d),
    .D(n5_6),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
defparam ff_reset_n_s0.INIT=1'b0;
  DFFCE ff_write_s2 (
    .Q(bus_write),
    .D(ff_write_9),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFSE ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFSE ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFSE ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFSE ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFSE ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFSE ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_ioreq_n_d),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFSE ff_pre_slot_memreq_n_s1 (
    .Q(ff_pre_slot_memreq_n),
    .D(slot_mereq_n_d),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_pre_slot_memreq_n_s1.INIT=1'b1;
  DFFSE ff_pre_slot_sltsl_n_s1 (
    .Q(ff_pre_slot_sltsl_n),
    .D(slot_sltsl_n_d),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(VCC) 
);
defparam ff_pre_slot_sltsl_n_s1.INIT=1'b1;
  DFFRE ff_ioreq_d0_s1 (
    .Q(ff_ioreq_d0),
    .D(bus_rdata_en),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ioreq_d0_8) 
);
defparam ff_ioreq_d0_s1.INIT=1'b0;
  DFFRE ff_ioreq_d1_s1 (
    .Q(ff_ioreq_d1),
    .D(n86_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ioreq_d0_8) 
);
defparam ff_ioreq_d1_s1.INIT=1'b0;
  DFFRE ff_ioreq_d2_s1 (
    .Q(ff_ioreq_d2),
    .D(n87_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ioreq_d0_8) 
);
defparam ff_ioreq_d2_s1.INIT=1'b0;
  DFFRE ff_ioreq_d3_s1 (
    .Q(slot_busdir_d),
    .D(n88_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ioreq_d0_8) 
);
defparam ff_ioreq_d3_s1.INIT=1'b0;
  DFFRE ff_valid_s2 (
    .Q(w_bus_ssg_ready1),
    .D(ff_memreq_12),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV n5_s2 (
    .O(n5_6),
    .I(slot_reset_d) 
);
  INV p_slot_data_0_s3 (
    .O(p_slot_data_0_6),
    .I(slot_busdir_d) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  INV ff_memreq_s9 (
    .O(ff_memreq_15),
    .I(w_bus_ssg_ready1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module msx_timer_core (
  clk_14m_d,
  n40_5,
  w_register_valid0,
  audio_mclk_d,
  ff_register_write,
  ff_register_valid,
  ff_register_value,
  ff_register_index,
  ff_interrupt_clear,
  ff_intr_enable,
  w_rdata_en0,
  w_intr_flag0,
  n702_5,
  n612_12,
  n612_16,
  n612_17,
  n612_23,
  n612_26,
  n85_5,
  ff_reso,
  ff_count_1,
  ff_count_2,
  ff_count_5,
  ff_count_6,
  ff_count_7
)
;
input clk_14m_d;
input n40_5;
input w_register_valid0;
input audio_mclk_d;
input ff_register_write;
input ff_register_valid;
input [7:0] ff_register_value;
input [3:0] ff_register_index;
input [0:0] ff_interrupt_clear;
output ff_intr_enable;
output w_rdata_en0;
output w_intr_flag0;
output n702_5;
output n612_12;
output n612_16;
output n612_17;
output n612_23;
output n612_26;
output n85_5;
output [2:1] ff_reso;
output ff_count_1;
output ff_count_2;
output ff_count_5;
output ff_count_6;
output ff_count_7;
wire n683_4;
wire n691_3;
wire n702_4;
wire n779_4;
wire n777_4;
wire n612_3;
wire ff_count_enable_8;
wire n150_7;
wire n149_7;
wire n148_7;
wire n147_7;
wire n146_7;
wire n145_7;
wire n144_7;
wire n143_7;
wire n142_7;
wire n141_7;
wire n140_7;
wire n139_7;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n79_6;
wire n612_4;
wire n147_8;
wire n144_8;
wire n141_8;
wire n139_8;
wire n138_8;
wire n137_8;
wire n135_8;
wire n133_8;
wire n131_8;
wire n130_8;
wire n129_8;
wire n127_8;
wire n123_8;
wire n123_9;
wire n122_8;
wire n612_5;
wire n612_6;
wire n612_7;
wire n133_9;
wire n125_9;
wire n123_10;
wire n123_11;
wire n123_12;
wire n612_9;
wire n612_10;
wire n612_11;
wire n612_13;
wire n612_14;
wire n612_15;
wire n123_13;
wire n123_14;
wire n612_18;
wire n612_19;
wire n612_20;
wire n612_21;
wire n612_22;
wire n612_24;
wire n612_25;
wire n612_27;
wire n612_28;
wire n612_29;
wire n612_30;
wire n123_15;
wire n123_16;
wire n612_31;
wire n612_32;
wire n612_33;
wire n612_34;
wire n612_35;
wire n612_36;
wire n612_37;
wire n612_38;
wire n612_39;
wire n612_40;
wire n612_41;
wire n612_42;
wire n612_43;
wire n612_44;
wire n612_45;
wire n612_46;
wire n612_47;
wire n612_48;
wire n612_49;
wire n612_50;
wire n612_51;
wire n612_52;
wire n612_53;
wire n612_54;
wire n612_55;
wire n612_56;
wire n612_57;
wire n612_58;
wire n612_59;
wire n612_60;
wire n612_61;
wire n612_62;
wire n612_63;
wire n121_10;
wire n683_7;
wire n125_11;
wire n129_11;
wire n612_65;
wire n133_11;
wire n151_14;
wire ff_counter_31_9;
wire ff_repeat;
wire ff_count_enable;
wire [0:0] ff_reso_0;
wire [4:0] ff_count_0;
wire [31:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n683_s1 (
    .F(n683_4),
    .I0(ff_register_index[0]),
    .I1(ff_register_index[1]),
    .I2(n683_7) 
);
defparam n683_s1.INIT=8'h10;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_register_index[1]),
    .I1(ff_register_index[0]),
    .I2(n683_7) 
);
defparam n691_s0.INIT=8'h40;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(ff_register_value[1]),
    .I1(n683_7),
    .I2(n702_5),
    .I3(audio_mclk_d) 
);
defparam n702_s1.INIT=16'h80FF;
  LUT2 n779_s1 (
    .F(n779_4),
    .I0(w_rdata_en0),
    .I1(audio_mclk_d) 
);
defparam n779_s1.INIT=4'hB;
  LUT2 n777_s1 (
    .F(n777_4),
    .I0(ff_interrupt_clear[0]),
    .I1(audio_mclk_d) 
);
defparam n777_s1.INIT=4'hB;
  LUT2 n612_s0 (
    .F(n612_3),
    .I0(ff_count_enable),
    .I1(n612_4) 
);
defparam n612_s0.INIT=4'h8;
  LUT4 ff_count_enable_s3 (
    .F(ff_count_enable_8),
    .I0(ff_repeat),
    .I1(n612_4),
    .I2(n702_5),
    .I3(n683_7) 
);
defparam ff_count_enable_s3.INIT=16'hF044;
  LUT2 n150_s2 (
    .F(n150_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n150_s2.INIT=4'h6;
  LUT3 n149_s2 (
    .F(n149_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n149_s2.INIT=8'h78;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n148_s2.INIT=16'h7F80;
  LUT2 n147_s2 (
    .F(n147_7),
    .I0(ff_counter[4]),
    .I1(n147_8) 
);
defparam n147_s2.INIT=4'h6;
  LUT3 n146_s2 (
    .F(n146_7),
    .I0(ff_counter[4]),
    .I1(n147_8),
    .I2(ff_counter[5]) 
);
defparam n146_s2.INIT=8'h78;
  LUT4 n145_s2 (
    .F(n145_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n147_8),
    .I3(ff_counter[6]) 
);
defparam n145_s2.INIT=16'h7F80;
  LUT2 n144_s2 (
    .F(n144_7),
    .I0(ff_counter[7]),
    .I1(n144_8) 
);
defparam n144_s2.INIT=4'h6;
  LUT3 n143_s2 (
    .F(n143_7),
    .I0(ff_counter[7]),
    .I1(n144_8),
    .I2(ff_counter[8]) 
);
defparam n143_s2.INIT=8'h78;
  LUT4 n142_s2 (
    .F(n142_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n144_8),
    .I3(ff_counter[9]) 
);
defparam n142_s2.INIT=16'h7F80;
  LUT3 n141_s2 (
    .F(n141_7),
    .I0(n612_4),
    .I1(ff_counter[10]),
    .I2(n141_8) 
);
defparam n141_s2.INIT=8'h14;
  LUT4 n140_s2 (
    .F(n140_7),
    .I0(ff_counter[10]),
    .I1(n141_8),
    .I2(n612_4),
    .I3(ff_counter[11]) 
);
defparam n140_s2.INIT=16'h0708;
  LUT4 n139_s2 (
    .F(n139_7),
    .I0(n141_8),
    .I1(n139_8),
    .I2(n612_4),
    .I3(ff_counter[12]) 
);
defparam n139_s2.INIT=16'h0708;
  LUT3 n138_s2 (
    .F(n138_7),
    .I0(n612_4),
    .I1(n138_8),
    .I2(ff_counter[13]) 
);
defparam n138_s2.INIT=8'h14;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(n612_4),
    .I1(ff_counter[14]),
    .I2(n137_8) 
);
defparam n137_s2.INIT=8'h14;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_counter[14]),
    .I1(n137_8),
    .I2(n612_4),
    .I3(ff_counter[15]) 
);
defparam n136_s2.INIT=16'h0708;
  LUT3 n135_s2 (
    .F(n135_7),
    .I0(n612_4),
    .I1(ff_counter[16]),
    .I2(n135_8) 
);
defparam n135_s2.INIT=8'h14;
  LUT4 n134_s2 (
    .F(n134_7),
    .I0(ff_counter[16]),
    .I1(n135_8),
    .I2(n612_4),
    .I3(ff_counter[17]) 
);
defparam n134_s2.INIT=16'h0708;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_counter[18]),
    .I1(n133_8),
    .I2(n612_4),
    .I3(ff_counter[19]) 
);
defparam n132_s2.INIT=16'h0708;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n131_8),
    .I1(n133_8),
    .I2(n612_4),
    .I3(ff_counter[20]) 
);
defparam n131_s2.INIT=16'h0708;
  LUT3 n130_s2 (
    .F(n130_7),
    .I0(n612_4),
    .I1(n130_8),
    .I2(ff_counter[21]) 
);
defparam n130_s2.INIT=8'h14;
  LUT3 n129_s2 (
    .F(n129_7),
    .I0(n612_4),
    .I1(ff_counter[22]),
    .I2(n129_8) 
);
defparam n129_s2.INIT=8'h14;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_counter[22]),
    .I1(n129_8),
    .I2(n612_4),
    .I3(ff_counter[23]) 
);
defparam n128_s2.INIT=16'h0708;
  LUT3 n127_s2 (
    .F(n127_7),
    .I0(n612_4),
    .I1(ff_counter[24]),
    .I2(n127_8) 
);
defparam n127_s2.INIT=8'h14;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_counter[24]),
    .I1(n127_8),
    .I2(n612_4),
    .I3(ff_counter[25]) 
);
defparam n126_s2.INIT=16'h0708;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n612_4),
    .I1(ff_counter[26]),
    .I2(n125_11) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_counter[26]),
    .I1(n125_11),
    .I2(n612_4),
    .I3(ff_counter[27]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT4 n123_s2 (
    .F(n123_7),
    .I0(n123_8),
    .I1(n123_9),
    .I2(n612_4),
    .I3(ff_counter[28]) 
);
defparam n123_s2.INIT=16'h0708;
  LUT4 n122_s2 (
    .F(n122_7),
    .I0(n133_8),
    .I1(n122_8),
    .I2(n612_4),
    .I3(ff_counter[29]) 
);
defparam n122_s2.INIT=16'h0708;
  LUT3 n121_s2 (
    .F(n121_7),
    .I0(n612_4),
    .I1(ff_counter[30]),
    .I2(n121_10) 
);
defparam n121_s2.INIT=8'h14;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(ff_counter[30]),
    .I1(n121_10),
    .I2(ff_counter[31]),
    .I3(n612_4) 
);
defparam n120_s2.INIT=16'h00F8;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(ff_register_value[0]),
    .I1(n683_7) 
);
defparam n79_s1.INIT=4'h8;
  LUT2 n702_s2 (
    .F(n702_5),
    .I0(ff_register_index[0]),
    .I1(ff_register_index[1]) 
);
defparam n702_s2.INIT=4'h4;
  LUT4 n612_s1 (
    .F(n612_4),
    .I0(n612_5),
    .I1(n612_6),
    .I2(n612_7),
    .I3(n123_8) 
);
defparam n612_s1.INIT=16'h0D00;
  LUT4 n147_s3 (
    .F(n147_8),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n147_s3.INIT=16'h8000;
  LUT4 n144_s3 (
    .F(n144_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n147_8) 
);
defparam n144_s3.INIT=16'h8000;
  LUT4 n141_s3 (
    .F(n141_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n144_8) 
);
defparam n141_s3.INIT=16'h8000;
  LUT2 n139_s3 (
    .F(n139_8),
    .I0(ff_counter[11]),
    .I1(ff_counter[10]) 
);
defparam n139_s3.INIT=4'h8;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(ff_counter[12]),
    .I1(ff_counter[11]),
    .I2(ff_counter[10]),
    .I3(n141_8) 
);
defparam n138_s3.INIT=16'h8000;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(ff_counter[13]),
    .I1(ff_counter[12]),
    .I2(n141_8),
    .I3(n139_8) 
);
defparam n137_s3.INIT=16'h8000;
  LUT3 n135_s3 (
    .F(n135_8),
    .I0(ff_counter[15]),
    .I1(ff_counter[14]),
    .I2(n137_8) 
);
defparam n135_s3.INIT=8'h80;
  LUT2 n133_s3 (
    .F(n133_8),
    .I0(n133_9),
    .I1(n137_8) 
);
defparam n133_s3.INIT=4'h8;
  LUT2 n131_s3 (
    .F(n131_8),
    .I0(ff_counter[19]),
    .I1(ff_counter[18]) 
);
defparam n131_s3.INIT=4'h8;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_counter[20]),
    .I1(ff_counter[19]),
    .I2(ff_counter[18]),
    .I3(n133_8) 
);
defparam n130_s3.INIT=16'h8000;
  LUT3 n129_s3 (
    .F(n129_8),
    .I0(n133_9),
    .I1(n129_11),
    .I2(n137_8) 
);
defparam n129_s3.INIT=8'h80;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_counter[23]),
    .I1(ff_counter[22]),
    .I2(n129_11),
    .I3(n133_8) 
);
defparam n127_s3.INIT=16'h8000;
  LUT3 n123_s3 (
    .F(n123_8),
    .I0(n123_10),
    .I1(n123_11),
    .I2(n141_8) 
);
defparam n123_s3.INIT=8'hE0;
  LUT4 n123_s4 (
    .F(n123_9),
    .I0(n123_12),
    .I1(ff_counter[27]),
    .I2(ff_counter[26]),
    .I3(n129_11) 
);
defparam n123_s4.INIT=16'h8000;
  LUT2 n122_s3 (
    .F(n122_8),
    .I0(ff_counter[28]),
    .I1(n123_9) 
);
defparam n122_s3.INIT=4'h8;
  LUT4 n612_s2 (
    .F(n612_5),
    .I0(n612_65),
    .I1(n612_9),
    .I2(n612_10),
    .I3(n612_11) 
);
defparam n612_s2.INIT=16'h4000;
  LUT4 n612_s3 (
    .F(n612_6),
    .I0(ff_count_2),
    .I1(n612_12),
    .I2(n612_13),
    .I3(n612_14) 
);
defparam n612_s3.INIT=16'h7100;
  LUT4 n612_s4 (
    .F(n612_7),
    .I0(n612_15),
    .I1(ff_count_7),
    .I2(n612_16),
    .I3(n612_9) 
);
defparam n612_s4.INIT=16'hD400;
  LUT4 n133_s4 (
    .F(n133_9),
    .I0(ff_counter[17]),
    .I1(ff_counter[16]),
    .I2(ff_counter[15]),
    .I3(ff_counter[14]) 
);
defparam n133_s4.INIT=16'h8000;
  LUT4 n125_s4 (
    .F(n125_9),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(ff_counter[23]),
    .I3(ff_counter[22]) 
);
defparam n125_s4.INIT=16'h8000;
  LUT4 n123_s5 (
    .F(n123_10),
    .I0(n123_13),
    .I1(n133_9),
    .I2(ff_reso[2]),
    .I3(n123_14) 
);
defparam n123_s5.INIT=16'h8F00;
  LUT4 n123_s6 (
    .F(n123_11),
    .I0(n139_8),
    .I1(ff_reso_0[0]),
    .I2(ff_reso[2]),
    .I3(ff_reso[1]) 
);
defparam n123_s6.INIT=16'h000B;
  LUT2 n123_s7 (
    .F(n123_12),
    .I0(n133_9),
    .I1(n125_9) 
);
defparam n123_s7.INIT=4'h8;
  LUT4 n612_s6 (
    .F(n612_9),
    .I0(ff_reso[2]),
    .I1(n612_18),
    .I2(n612_19),
    .I3(n612_20) 
);
defparam n612_s6.INIT=16'h0C0A;
  LUT4 n612_s7 (
    .F(n612_10),
    .I0(ff_count_0[4]),
    .I1(ff_count_0[3]),
    .I2(n612_21),
    .I3(n612_22) 
);
defparam n612_s7.INIT=16'hA8FE;
  LUT4 n612_s8 (
    .F(n612_11),
    .I0(n612_16),
    .I1(ff_count_7),
    .I2(ff_count_5),
    .I3(n612_23) 
);
defparam n612_s8.INIT=16'hEEE0;
  LUT3 n612_s9 (
    .F(n612_12),
    .I0(n612_24),
    .I1(n612_25),
    .I2(ff_reso[2]) 
);
defparam n612_s9.INIT=8'hCA;
  LUT4 n612_s10 (
    .F(n612_13),
    .I0(ff_count_1),
    .I1(n612_26),
    .I2(n612_27),
    .I3(ff_count_0[0]) 
);
defparam n612_s10.INIT=16'h7177;
  LUT4 n612_s11 (
    .F(n612_14),
    .I0(n612_22),
    .I1(ff_count_0[4]),
    .I2(ff_count_0[3]),
    .I3(n612_21) 
);
defparam n612_s11.INIT=16'h0BBB;
  LUT4 n612_s12 (
    .F(n612_15),
    .I0(ff_count_6),
    .I1(n612_17),
    .I2(n612_23),
    .I3(ff_count_5) 
);
defparam n612_s12.INIT=16'h1777;
  LUT4 n612_s13 (
    .F(n612_16),
    .I0(n612_28),
    .I1(ff_reso[2]),
    .I2(n612_29),
    .I3(n612_30) 
);
defparam n612_s13.INIT=16'h77F0;
  LUT4 n123_s8 (
    .F(n123_13),
    .I0(n129_11),
    .I1(ff_reso[1]),
    .I2(ff_reso_0[0]),
    .I3(n123_15) 
);
defparam n123_s8.INIT=16'h0BBB;
  LUT4 n123_s9 (
    .F(n123_14),
    .I0(n123_16),
    .I1(ff_counter[13]),
    .I2(ff_counter[12]),
    .I3(n139_8) 
);
defparam n123_s9.INIT=16'h4000;
  LUT3 n612_s14 (
    .F(n612_17),
    .I0(n612_31),
    .I1(n612_32),
    .I2(ff_reso[2]) 
);
defparam n612_s14.INIT=8'hCA;
  LUT4 n612_s15 (
    .F(n612_18),
    .I0(ff_counter[29]),
    .I1(ff_counter[28]),
    .I2(ff_counter[31]),
    .I3(ff_counter[30]) 
);
defparam n612_s15.INIT=16'h0001;
  LUT4 n612_s16 (
    .F(n612_19),
    .I0(n612_33),
    .I1(ff_counter[31]),
    .I2(ff_counter[30]),
    .I3(ff_reso_0[0]) 
);
defparam n612_s16.INIT=16'h00FE;
  LUT4 n612_s17 (
    .F(n612_20),
    .I0(n612_34),
    .I1(n612_18),
    .I2(n612_35),
    .I3(ff_reso[1]) 
);
defparam n612_s17.INIT=16'hC0B3;
  LUT4 n612_s18 (
    .F(n612_21),
    .I0(n612_29),
    .I1(n612_36),
    .I2(n612_37),
    .I3(ff_reso[1]) 
);
defparam n612_s18.INIT=16'hEEF0;
  LUT4 n612_s19 (
    .F(n612_22),
    .I0(n612_38),
    .I1(n612_39),
    .I2(n612_40),
    .I3(ff_reso_0[0]) 
);
defparam n612_s19.INIT=16'h0305;
  LUT3 n612_s20 (
    .F(n612_23),
    .I0(n612_41),
    .I1(n612_42),
    .I2(ff_reso[2]) 
);
defparam n612_s20.INIT=8'hCA;
  LUT4 n612_s21 (
    .F(n612_24),
    .I0(ff_counter[18]),
    .I1(ff_counter[14]),
    .I2(ff_reso_0[0]),
    .I3(n612_43) 
);
defparam n612_s21.INIT=16'h5F30;
  LUT4 n612_s22 (
    .F(n612_25),
    .I0(ff_counter[26]),
    .I1(ff_counter[22]),
    .I2(ff_reso_0[0]),
    .I3(n612_44) 
);
defparam n612_s22.INIT=16'h5F30;
  LUT3 n612_s23 (
    .F(n612_26),
    .I0(n612_45),
    .I1(n612_46),
    .I2(ff_reso[2]) 
);
defparam n612_s23.INIT=8'hCA;
  LUT3 n612_s24 (
    .F(n612_27),
    .I0(n612_47),
    .I1(n612_48),
    .I2(ff_reso[2]) 
);
defparam n612_s24.INIT=8'hC5;
  LUT3 n612_s25 (
    .F(n612_28),
    .I0(ff_counter[29]),
    .I1(ff_counter[31]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s25.INIT=8'hCA;
  LUT4 n612_s26 (
    .F(n612_29),
    .I0(ff_counter[25]),
    .I1(ff_counter[27]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s26.INIT=16'h3500;
  LUT4 n612_s27 (
    .F(n612_30),
    .I0(ff_reso[2]),
    .I1(n612_49),
    .I2(n612_36),
    .I3(ff_reso[1]) 
);
defparam n612_s27.INIT=16'hBBF0;
  LUT4 n123_s10 (
    .F(n123_15),
    .I0(ff_counter[23]),
    .I1(ff_counter[22]),
    .I2(n131_8),
    .I3(ff_reso[1]) 
);
defparam n123_s10.INIT=16'h770F;
  LUT3 n123_s11 (
    .F(n123_16),
    .I0(ff_counter[14]),
    .I1(ff_counter[15]),
    .I2(ff_reso_0[0]) 
);
defparam n123_s11.INIT=8'h70;
  LUT4 n612_s28 (
    .F(n612_31),
    .I0(ff_counter[22]),
    .I1(ff_counter[18]),
    .I2(ff_reso_0[0]),
    .I3(n612_50) 
);
defparam n612_s28.INIT=16'h5F30;
  LUT4 n612_s29 (
    .F(n612_32),
    .I0(ff_counter[30]),
    .I1(ff_counter[26]),
    .I2(ff_reso_0[0]),
    .I3(n612_51) 
);
defparam n612_s29.INIT=16'h5F30;
  LUT3 n612_s30 (
    .F(n612_33),
    .I0(ff_counter[26]),
    .I1(ff_counter[27]),
    .I2(ff_reso[1]) 
);
defparam n612_s30.INIT=8'h0E;
  LUT4 n612_s31 (
    .F(n612_34),
    .I0(ff_reso_0[0]),
    .I1(n612_52),
    .I2(ff_counter[21]),
    .I3(ff_counter[20]) 
);
defparam n612_s31.INIT=16'h000E;
  LUT4 n612_s32 (
    .F(n612_35),
    .I0(ff_counter[27]),
    .I1(ff_counter[26]),
    .I2(n612_53),
    .I3(n612_54) 
);
defparam n612_s32.INIT=16'h0100;
  LUT4 n612_s33 (
    .F(n612_36),
    .I0(ff_counter[17]),
    .I1(ff_counter[19]),
    .I2(ff_reso[2]),
    .I3(ff_reso_0[0]) 
);
defparam n612_s33.INIT=16'h0305;
  LUT4 n612_s34 (
    .F(n612_37),
    .I0(ff_counter[23]),
    .I1(ff_counter[15]),
    .I2(ff_reso_0[0]),
    .I3(n612_55) 
);
defparam n612_s34.INIT=16'h5F30;
  LUT3 n612_s35 (
    .F(n612_38),
    .I0(n612_56),
    .I1(ff_counter[26]),
    .I2(ff_reso[2]) 
);
defparam n612_s35.INIT=8'h21;
  LUT4 n612_s36 (
    .F(n612_39),
    .I0(ff_counter[24]),
    .I1(n612_57),
    .I2(ff_reso[2]),
    .I3(ff_reso[1]) 
);
defparam n612_s36.INIT=16'h3C51;
  LUT4 n612_s37 (
    .F(n612_40),
    .I0(ff_counter[14]),
    .I1(ff_counter[16]),
    .I2(ff_reso[1]),
    .I3(ff_reso_0[0]) 
);
defparam n612_s37.INIT=16'h0305;
  LUT4 n612_s38 (
    .F(n612_41),
    .I0(ff_counter[21]),
    .I1(ff_counter[17]),
    .I2(ff_reso_0[0]),
    .I3(n612_58) 
);
defparam n612_s38.INIT=16'h5F30;
  LUT4 n612_s39 (
    .F(n612_42),
    .I0(ff_counter[29]),
    .I1(ff_counter[25]),
    .I2(ff_reso_0[0]),
    .I3(n612_59) 
);
defparam n612_s39.INIT=16'h5F30;
  LUT4 n612_s40 (
    .F(n612_43),
    .I0(ff_counter[16]),
    .I1(ff_counter[12]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s40.INIT=16'hF503;
  LUT4 n612_s41 (
    .F(n612_44),
    .I0(ff_counter[24]),
    .I1(ff_counter[20]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s41.INIT=16'hF503;
  LUT4 n612_s42 (
    .F(n612_45),
    .I0(ff_counter[17]),
    .I1(ff_counter[13]),
    .I2(ff_reso_0[0]),
    .I3(n612_60) 
);
defparam n612_s42.INIT=16'h5F30;
  LUT4 n612_s43 (
    .F(n612_46),
    .I0(ff_counter[25]),
    .I1(ff_counter[21]),
    .I2(ff_reso_0[0]),
    .I3(n612_61) 
);
defparam n612_s43.INIT=16'h5F30;
  LUT4 n612_s44 (
    .F(n612_47),
    .I0(ff_counter[16]),
    .I1(ff_counter[12]),
    .I2(ff_reso_0[0]),
    .I3(n612_62) 
);
defparam n612_s44.INIT=16'h5F30;
  LUT4 n612_s45 (
    .F(n612_48),
    .I0(ff_counter[22]),
    .I1(ff_counter[18]),
    .I2(ff_reso_0[0]),
    .I3(n612_63) 
);
defparam n612_s45.INIT=16'hFA0C;
  LUT3 n612_s46 (
    .F(n612_49),
    .I0(ff_counter[21]),
    .I1(ff_counter[23]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s46.INIT=8'hCA;
  LUT4 n612_s47 (
    .F(n612_50),
    .I0(ff_counter[20]),
    .I1(ff_counter[16]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s47.INIT=16'hF503;
  LUT4 n612_s48 (
    .F(n612_51),
    .I0(ff_counter[28]),
    .I1(ff_counter[24]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s48.INIT=16'hF503;
  LUT2 n612_s49 (
    .F(n612_52),
    .I0(ff_counter[19]),
    .I1(ff_counter[18]) 
);
defparam n612_s49.INIT=4'h1;
  LUT4 n612_s50 (
    .F(n612_53),
    .I0(ff_counter[23]),
    .I1(ff_counter[22]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s50.INIT=16'h0EEE;
  LUT2 n612_s51 (
    .F(n612_54),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]) 
);
defparam n612_s51.INIT=4'h1;
  LUT4 n612_s52 (
    .F(n612_55),
    .I0(ff_counter[21]),
    .I1(ff_counter[13]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s52.INIT=16'hF503;
  LUT3 n612_s53 (
    .F(n612_56),
    .I0(ff_counter[22]),
    .I1(ff_counter[18]),
    .I2(ff_reso[1]) 
);
defparam n612_s53.INIT=8'hC5;
  LUT3 n612_s54 (
    .F(n612_57),
    .I0(ff_counter[20]),
    .I1(ff_counter[28]),
    .I2(ff_reso[2]) 
);
defparam n612_s54.INIT=8'hC5;
  LUT4 n612_s55 (
    .F(n612_58),
    .I0(ff_counter[19]),
    .I1(ff_counter[15]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s55.INIT=16'hF503;
  LUT4 n612_s56 (
    .F(n612_59),
    .I0(ff_counter[27]),
    .I1(ff_counter[23]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s56.INIT=16'hF503;
  LUT4 n612_s57 (
    .F(n612_60),
    .I0(ff_counter[15]),
    .I1(ff_counter[11]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s57.INIT=16'hF503;
  LUT4 n612_s58 (
    .F(n612_61),
    .I0(ff_counter[23]),
    .I1(ff_counter[19]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s58.INIT=16'hF503;
  LUT4 n612_s59 (
    .F(n612_62),
    .I0(ff_counter[14]),
    .I1(ff_counter[10]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s59.INIT=16'hF503;
  LUT4 n612_s60 (
    .F(n612_63),
    .I0(ff_counter[24]),
    .I1(ff_reso_0[0]),
    .I2(ff_counter[20]),
    .I3(ff_reso[1]) 
);
defparam n612_s60.INIT=16'hBFC0;
  LUT4 n121_s4 (
    .F(n121_10),
    .I0(ff_counter[29]),
    .I1(n137_8),
    .I2(ff_counter[28]),
    .I3(n123_9) 
);
defparam n121_s4.INIT=16'h8000;
  LUT4 n683_s3 (
    .F(n683_7),
    .I0(ff_register_write),
    .I1(ff_register_index[2]),
    .I2(ff_register_index[3]),
    .I3(ff_register_valid) 
);
defparam n683_s3.INIT=16'h0200;
  LUT4 n125_s5 (
    .F(n125_11),
    .I0(n133_9),
    .I1(n129_11),
    .I2(n137_8),
    .I3(n125_9) 
);
defparam n125_s5.INIT=16'h8000;
  LUT4 n129_s5 (
    .F(n129_11),
    .I0(ff_counter[21]),
    .I1(ff_counter[20]),
    .I2(ff_counter[19]),
    .I3(ff_counter[18]) 
);
defparam n129_s5.INIT=16'h8000;
  LUT4 n612_s61 (
    .F(n612_65),
    .I0(ff_count_6),
    .I1(n612_31),
    .I2(n612_32),
    .I3(ff_reso[2]) 
);
defparam n612_s61.INIT=16'h0511;
  LUT4 n133_s5 (
    .F(n133_11),
    .I0(n612_4),
    .I1(ff_counter[18]),
    .I2(n133_9),
    .I3(n137_8) 
);
defparam n133_s5.INIT=16'h1444;
  LUT4 n151_s5 (
    .F(n151_14),
    .I0(n612_4),
    .I1(ff_repeat),
    .I2(ff_count_enable),
    .I3(ff_counter[0]) 
);
defparam n151_s5.INIT=16'h2FD0;
  LUT3 ff_counter_31_s4 (
    .F(ff_counter_31_9),
    .I0(ff_repeat),
    .I1(n612_4),
    .I2(ff_count_enable) 
);
defparam ff_counter_31_s4.INIT=8'hB0;
  DFFRE ff_reso_2_s0 (
    .Q(ff_reso[2]),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_1_s0 (
    .Q(ff_reso[1]),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_0_s0 (
    .Q(ff_reso_0[0]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_intr_enable_s0 (
    .Q(ff_intr_enable),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_7_s0 (
    .Q(ff_count_7),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_6_s0 (
    .Q(ff_count_6),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_5_s0 (
    .Q(ff_count_5),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_4_s0 (
    .Q(ff_count_0[4]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_3_s0 (
    .Q(ff_count_0[3]),
    .D(ff_register_value[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_2_s0 (
    .Q(ff_count_2),
    .D(ff_register_value[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_1_s0 (
    .Q(ff_count_1),
    .D(ff_register_value[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_0_s0 (
    .Q(ff_count_0[0]),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_valid_s0 (
    .Q(w_rdata_en0),
    .D(n85_5),
    .CLK(clk_14m_d),
    .RESET(n779_4),
    .CE(w_register_valid0) 
);
  DFFRE ff_counter_31_s0 (
    .Q(ff_counter[31]),
    .D(n120_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_30_s0 (
    .Q(ff_counter[30]),
    .D(n121_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_29_s0 (
    .Q(ff_counter[29]),
    .D(n122_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_28_s0 (
    .Q(ff_counter[28]),
    .D(n123_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_27_s0 (
    .Q(ff_counter[27]),
    .D(n124_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_26_s0 (
    .Q(ff_counter[26]),
    .D(n125_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_25_s0 (
    .Q(ff_counter[25]),
    .D(n126_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_24_s0 (
    .Q(ff_counter[24]),
    .D(n127_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_23_s0 (
    .Q(ff_counter[23]),
    .D(n128_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_22_s0 (
    .Q(ff_counter[22]),
    .D(n129_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_21_s0 (
    .Q(ff_counter[21]),
    .D(n130_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_20_s0 (
    .Q(ff_counter[20]),
    .D(n131_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_19_s0 (
    .Q(ff_counter[19]),
    .D(n132_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_18_s0 (
    .Q(ff_counter[18]),
    .D(n133_11),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_17_s0 (
    .Q(ff_counter[17]),
    .D(n134_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_16_s0 (
    .Q(ff_counter[16]),
    .D(n135_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_15_s0 (
    .Q(ff_counter[15]),
    .D(n136_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_14_s0 (
    .Q(ff_counter[14]),
    .D(n137_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_13_s0 (
    .Q(ff_counter[13]),
    .D(n138_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_12_s0 (
    .Q(ff_counter[12]),
    .D(n139_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_11_s0 (
    .Q(ff_counter[11]),
    .D(n140_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_10_s0 (
    .Q(ff_counter[10]),
    .D(n141_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_9_s0 (
    .Q(ff_counter[9]),
    .D(n142_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_8_s0 (
    .Q(ff_counter[8]),
    .D(n143_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_7_s0 (
    .Q(ff_counter[7]),
    .D(n144_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_6_s0 (
    .Q(ff_counter[6]),
    .D(n145_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_5_s0 (
    .Q(ff_counter[5]),
    .D(n146_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_4_s0 (
    .Q(ff_counter[4]),
    .D(n147_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_3_s0 (
    .Q(ff_counter[3]),
    .D(n148_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_2_s0 (
    .Q(ff_counter[2]),
    .D(n149_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_1_s0 (
    .Q(ff_counter[1]),
    .D(n150_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_count_end_s0 (
    .Q(w_intr_flag0),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n777_4),
    .CE(n612_3) 
);
  DFFRE ff_repeat_s0 (
    .Q(ff_repeat),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_enable_s1 (
    .Q(ff_count_enable),
    .D(n79_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_count_enable_8) 
);
defparam ff_count_enable_s1.INIT=1'b0;
  DFFRE ff_counter_0_s2 (
    .Q(ff_counter[0]),
    .D(n151_14),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(VCC) 
);
defparam ff_counter_0_s2.INIT=1'b0;
  INV n85_s2 (
    .O(n85_5),
    .I(ff_register_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_timer_core */
module msx_timer_core_0 (
  clk_14m_d,
  n40_5,
  n85_5,
  w_register_valid1,
  n702_5,
  audio_mclk_d,
  ff_register_write,
  ff_register_valid,
  ff_register_value,
  ff_register_index,
  ff_interrupt_clear,
  ff_intr_enable,
  w_rdata_en1,
  w_intr_flag1,
  n612_10,
  n612_21,
  n612_29,
  n612_35,
  n612_37,
  ff_reso,
  ff_count_1,
  ff_count_2,
  ff_count_5,
  ff_count_6,
  ff_count_7
)
;
input clk_14m_d;
input n40_5;
input n85_5;
input w_register_valid1;
input n702_5;
input audio_mclk_d;
input ff_register_write;
input ff_register_valid;
input [7:0] ff_register_value;
input [3:0] ff_register_index;
input [1:1] ff_interrupt_clear;
output ff_intr_enable;
output w_rdata_en1;
output w_intr_flag1;
output n612_10;
output n612_21;
output n612_29;
output n612_35;
output n612_37;
output [2:1] ff_reso;
output ff_count_1;
output ff_count_2;
output ff_count_5;
output ff_count_6;
output ff_count_7;
wire n683_4;
wire n691_3;
wire n702_4;
wire n779_4;
wire n777_4;
wire n612_3;
wire ff_count_enable_8;
wire n150_7;
wire n149_7;
wire n148_7;
wire n147_7;
wire n146_7;
wire n145_7;
wire n144_7;
wire n143_7;
wire n142_7;
wire n141_7;
wire n140_7;
wire n139_7;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n130_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n79_6;
wire n612_4;
wire n147_8;
wire n144_8;
wire n141_8;
wire n139_8;
wire n138_8;
wire n136_8;
wire n135_8;
wire n133_8;
wire n131_8;
wire n129_8;
wire n127_8;
wire n124_8;
wire n122_8;
wire n120_8;
wire n612_5;
wire n612_6;
wire n612_7;
wire n612_8;
wire n141_9;
wire n129_9;
wire n612_9;
wire n612_12;
wire n612_13;
wire n612_15;
wire n612_16;
wire n612_17;
wire n612_18;
wire n612_19;
wire n612_20;
wire n129_10;
wire n612_22;
wire n612_23;
wire n612_24;
wire n612_25;
wire n612_26;
wire n612_27;
wire n612_28;
wire n612_30;
wire n612_31;
wire n612_32;
wire n612_33;
wire n612_34;
wire n612_36;
wire n612_38;
wire n612_39;
wire n612_41;
wire n612_42;
wire n612_43;
wire n612_44;
wire n612_45;
wire n612_46;
wire n612_47;
wire n612_48;
wire n612_49;
wire n612_50;
wire n612_51;
wire n612_52;
wire n612_53;
wire n612_54;
wire n612_55;
wire n612_56;
wire n612_57;
wire n612_58;
wire n612_59;
wire n612_60;
wire n612_61;
wire n612_62;
wire n612_63;
wire n612_64;
wire n612_65;
wire n612_66;
wire n612_67;
wire n612_68;
wire n612_69;
wire n612_70;
wire n612_71;
wire n612_72;
wire n612_73;
wire n612_74;
wire n612_76;
wire n612_78;
wire n683_7;
wire n612_80;
wire n125_10;
wire n126_10;
wire n131_11;
wire n132_10;
wire n129_12;
wire n151_11;
wire ff_counter_31_9;
wire n131_13;
wire ff_repeat;
wire ff_count_enable;
wire [0:0] ff_reso_0;
wire [4:0] ff_count_0;
wire [31:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n683_s1 (
    .F(n683_4),
    .I0(ff_register_index[0]),
    .I1(ff_register_index[1]),
    .I2(n683_7) 
);
defparam n683_s1.INIT=8'h10;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_register_index[1]),
    .I1(ff_register_index[0]),
    .I2(n683_7) 
);
defparam n691_s0.INIT=8'h40;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(ff_register_value[1]),
    .I1(n702_5),
    .I2(n683_7),
    .I3(audio_mclk_d) 
);
defparam n702_s1.INIT=16'h80FF;
  LUT2 n779_s1 (
    .F(n779_4),
    .I0(w_rdata_en1),
    .I1(audio_mclk_d) 
);
defparam n779_s1.INIT=4'hB;
  LUT2 n777_s1 (
    .F(n777_4),
    .I0(ff_interrupt_clear[1]),
    .I1(audio_mclk_d) 
);
defparam n777_s1.INIT=4'hB;
  LUT2 n612_s0 (
    .F(n612_3),
    .I0(n612_4),
    .I1(ff_count_enable) 
);
defparam n612_s0.INIT=4'h4;
  LUT4 ff_count_enable_s3 (
    .F(ff_count_enable_8),
    .I0(ff_repeat),
    .I1(n612_4),
    .I2(n702_5),
    .I3(n683_7) 
);
defparam ff_count_enable_s3.INIT=16'hF011;
  LUT2 n150_s2 (
    .F(n150_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n150_s2.INIT=4'h6;
  LUT3 n149_s2 (
    .F(n149_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n149_s2.INIT=8'h78;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n148_s2.INIT=16'h7F80;
  LUT2 n147_s2 (
    .F(n147_7),
    .I0(ff_counter[4]),
    .I1(n147_8) 
);
defparam n147_s2.INIT=4'h6;
  LUT3 n146_s2 (
    .F(n146_7),
    .I0(ff_counter[4]),
    .I1(n147_8),
    .I2(ff_counter[5]) 
);
defparam n146_s2.INIT=8'h78;
  LUT4 n145_s2 (
    .F(n145_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n147_8),
    .I3(ff_counter[6]) 
);
defparam n145_s2.INIT=16'h7F80;
  LUT2 n144_s2 (
    .F(n144_7),
    .I0(ff_counter[7]),
    .I1(n144_8) 
);
defparam n144_s2.INIT=4'h6;
  LUT3 n143_s2 (
    .F(n143_7),
    .I0(ff_counter[7]),
    .I1(n144_8),
    .I2(ff_counter[8]) 
);
defparam n143_s2.INIT=8'h78;
  LUT4 n142_s2 (
    .F(n142_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n144_8),
    .I3(ff_counter[9]) 
);
defparam n142_s2.INIT=16'h7F80;
  LUT3 n141_s2 (
    .F(n141_7),
    .I0(ff_counter[10]),
    .I1(n141_8),
    .I2(n612_4) 
);
defparam n141_s2.INIT=8'h60;
  LUT4 n140_s2 (
    .F(n140_7),
    .I0(ff_counter[10]),
    .I1(n141_8),
    .I2(ff_counter[11]),
    .I3(n612_4) 
);
defparam n140_s2.INIT=16'h7800;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n139_8),
    .I1(ff_counter[12]),
    .I2(n612_4) 
);
defparam n139_s2.INIT=8'h60;
  LUT3 n138_s2 (
    .F(n138_7),
    .I0(ff_counter[13]),
    .I1(n138_8),
    .I2(n612_4) 
);
defparam n138_s2.INIT=8'h60;
  LUT4 n137_s2 (
    .F(n137_7),
    .I0(ff_counter[13]),
    .I1(n138_8),
    .I2(ff_counter[14]),
    .I3(n612_4) 
);
defparam n137_s2.INIT=16'h7800;
  LUT3 n136_s2 (
    .F(n136_7),
    .I0(n136_8),
    .I1(ff_counter[15]),
    .I2(n612_4) 
);
defparam n136_s2.INIT=8'h60;
  LUT3 n135_s2 (
    .F(n135_7),
    .I0(ff_counter[16]),
    .I1(n135_8),
    .I2(n612_4) 
);
defparam n135_s2.INIT=8'h60;
  LUT4 n134_s2 (
    .F(n134_7),
    .I0(ff_counter[16]),
    .I1(n135_8),
    .I2(ff_counter[17]),
    .I3(n612_4) 
);
defparam n134_s2.INIT=16'h7800;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n133_8),
    .I1(n135_8),
    .I2(ff_counter[18]),
    .I3(n612_4) 
);
defparam n133_s2.INIT=16'h7800;
  LUT3 n132_s2 (
    .F(n132_7),
    .I0(n132_10),
    .I1(ff_counter[19]),
    .I2(n612_4) 
);
defparam n132_s2.INIT=8'h60;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_counter[20]),
    .I1(n131_8),
    .I2(ff_counter[21]),
    .I3(n612_4) 
);
defparam n130_s2.INIT=16'h7800;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_counter[22]),
    .I1(n129_8),
    .I2(ff_counter[23]),
    .I3(n612_4) 
);
defparam n128_s2.INIT=16'h7800;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n127_8),
    .I1(n129_8),
    .I2(ff_counter[24]),
    .I3(n612_4) 
);
defparam n127_s2.INIT=16'h7800;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n126_10),
    .I1(ff_counter[25]),
    .I2(n612_4) 
);
defparam n126_s2.INIT=8'h60;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(n129_8),
    .I1(n125_10),
    .I2(ff_counter[26]),
    .I3(n612_4) 
);
defparam n125_s2.INIT=16'h7800;
  LUT3 n124_s2 (
    .F(n124_7),
    .I0(ff_counter[27]),
    .I1(n124_8),
    .I2(n612_4) 
);
defparam n124_s2.INIT=8'h60;
  LUT4 n123_s2 (
    .F(n123_7),
    .I0(ff_counter[27]),
    .I1(n124_8),
    .I2(ff_counter[28]),
    .I3(n612_4) 
);
defparam n123_s2.INIT=16'h7800;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(ff_counter[29]),
    .I1(n122_8),
    .I2(n612_4) 
);
defparam n122_s2.INIT=8'h60;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_counter[29]),
    .I1(n122_8),
    .I2(ff_counter[30]),
    .I3(n612_4) 
);
defparam n121_s2.INIT=16'h7800;
  LUT3 n120_s2 (
    .F(n120_7),
    .I0(ff_counter[31]),
    .I1(n120_8),
    .I2(n612_4) 
);
defparam n120_s2.INIT=8'hE0;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(ff_register_value[0]),
    .I1(n683_7) 
);
defparam n79_s1.INIT=4'h8;
  LUT4 n612_s1 (
    .F(n612_4),
    .I0(n612_5),
    .I1(n612_6),
    .I2(n612_7),
    .I3(n612_8) 
);
defparam n612_s1.INIT=16'h004F;
  LUT4 n147_s3 (
    .F(n147_8),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n147_s3.INIT=16'h8000;
  LUT4 n144_s3 (
    .F(n144_8),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n147_8) 
);
defparam n144_s3.INIT=16'h8000;
  LUT4 n141_s3 (
    .F(n141_8),
    .I0(n141_9),
    .I1(ff_counter[4]),
    .I2(ff_counter[5]),
    .I3(n147_8) 
);
defparam n141_s3.INIT=16'h8000;
  LUT3 n139_s3 (
    .F(n139_8),
    .I0(ff_counter[11]),
    .I1(ff_counter[10]),
    .I2(n141_8) 
);
defparam n139_s3.INIT=8'h80;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(ff_counter[12]),
    .I1(ff_counter[11]),
    .I2(ff_counter[10]),
    .I3(n141_8) 
);
defparam n138_s3.INIT=16'h8000;
  LUT3 n136_s3 (
    .F(n136_8),
    .I0(ff_counter[14]),
    .I1(ff_counter[13]),
    .I2(n138_8) 
);
defparam n136_s3.INIT=8'h80;
  LUT4 n135_s3 (
    .F(n135_8),
    .I0(ff_counter[15]),
    .I1(ff_counter[14]),
    .I2(ff_counter[13]),
    .I3(n138_8) 
);
defparam n135_s3.INIT=16'h8000;
  LUT2 n133_s3 (
    .F(n133_8),
    .I0(ff_counter[17]),
    .I1(ff_counter[16]) 
);
defparam n133_s3.INIT=4'h8;
  LUT2 n131_s3 (
    .F(n131_8),
    .I0(n135_8),
    .I1(n131_11) 
);
defparam n131_s3.INIT=4'h8;
  LUT2 n129_s3 (
    .F(n129_8),
    .I0(n138_8),
    .I1(n129_9) 
);
defparam n129_s3.INIT=4'h8;
  LUT2 n127_s3 (
    .F(n127_8),
    .I0(ff_counter[23]),
    .I1(ff_counter[22]) 
);
defparam n127_s3.INIT=4'h8;
  LUT4 n124_s3 (
    .F(n124_8),
    .I0(ff_counter[26]),
    .I1(n138_8),
    .I2(n129_9),
    .I3(n125_10) 
);
defparam n124_s3.INIT=16'h8000;
  LUT3 n122_s3 (
    .F(n122_8),
    .I0(ff_counter[28]),
    .I1(ff_counter[27]),
    .I2(n124_8) 
);
defparam n122_s3.INIT=8'h80;
  LUT3 n120_s3 (
    .F(n120_8),
    .I0(ff_counter[29]),
    .I1(ff_counter[30]),
    .I2(n122_8) 
);
defparam n120_s3.INIT=8'h80;
  LUT4 n612_s2 (
    .F(n612_5),
    .I0(n612_9),
    .I1(ff_count_2),
    .I2(n612_10),
    .I3(n612_76) 
);
defparam n612_s2.INIT=16'h002B;
  LUT4 n612_s3 (
    .F(n612_6),
    .I0(ff_count_0[4]),
    .I1(n612_12),
    .I2(ff_count_0[3]),
    .I3(n612_13) 
);
defparam n612_s3.INIT=16'hBBB0;
  LUT4 n612_s4 (
    .F(n612_7),
    .I0(n612_78),
    .I1(n612_15),
    .I2(n612_16),
    .I3(n612_17) 
);
defparam n612_s4.INIT=16'h1000;
  LUT4 n612_s5 (
    .F(n612_8),
    .I0(n612_18),
    .I1(n612_19),
    .I2(n612_20),
    .I3(n612_16) 
);
defparam n612_s5.INIT=16'hBF00;
  LUT4 n141_s4 (
    .F(n141_9),
    .I0(ff_counter[6]),
    .I1(ff_counter[7]),
    .I2(ff_counter[8]),
    .I3(ff_counter[9]) 
);
defparam n141_s4.INIT=16'h8000;
  LUT4 n129_s4 (
    .F(n129_9),
    .I0(n129_10),
    .I1(ff_counter[21]),
    .I2(ff_counter[20]),
    .I3(n131_11) 
);
defparam n129_s4.INIT=16'h8000;
  LUT3 n612_s6 (
    .F(n612_9),
    .I0(ff_count_1),
    .I1(n612_21),
    .I2(n612_22) 
);
defparam n612_s6.INIT=8'h17;
  LUT3 n612_s7 (
    .F(n612_10),
    .I0(n612_23),
    .I1(n612_24),
    .I2(ff_reso[2]) 
);
defparam n612_s7.INIT=8'hCA;
  LUT3 n612_s9 (
    .F(n612_12),
    .I0(n612_25),
    .I1(n612_26),
    .I2(ff_reso[2]) 
);
defparam n612_s9.INIT=8'h35;
  LUT3 n612_s10 (
    .F(n612_13),
    .I0(n612_27),
    .I1(ff_reso[2]),
    .I2(n612_28) 
);
defparam n612_s10.INIT=8'hE0;
  LUT4 n612_s12 (
    .F(n612_15),
    .I0(n612_30),
    .I1(n612_31),
    .I2(ff_count_7),
    .I3(n612_32) 
);
defparam n612_s12.INIT=16'hB080;
  LUT3 n612_s13 (
    .F(n612_16),
    .I0(n612_33),
    .I1(n612_34),
    .I2(n141_8) 
);
defparam n612_s13.INIT=8'h10;
  LUT4 n612_s14 (
    .F(n612_17),
    .I0(n612_35),
    .I1(ff_count_6),
    .I2(ff_count_0[4]),
    .I3(n612_12) 
);
defparam n612_s14.INIT=16'h7707;
  LUT4 n612_s15 (
    .F(n612_18),
    .I0(n612_36),
    .I1(ff_count_6),
    .I2(n612_35),
    .I3(n612_15) 
);
defparam n612_s15.INIT=16'h002B;
  LUT4 n612_s16 (
    .F(n612_19),
    .I0(n612_37),
    .I1(ff_count_7),
    .I2(n612_38),
    .I3(n612_39) 
);
defparam n612_s16.INIT=16'h000E;
  LUT4 n612_s17 (
    .F(n612_20),
    .I0(ff_counter[27]),
    .I1(ff_counter[26]),
    .I2(n612_80),
    .I3(n612_41) 
);
defparam n612_s17.INIT=16'h00F1;
  LUT3 n129_s5 (
    .F(n129_10),
    .I0(ff_counter[15]),
    .I1(ff_counter[14]),
    .I2(ff_counter[13]) 
);
defparam n129_s5.INIT=8'h80;
  LUT3 n612_s18 (
    .F(n612_21),
    .I0(n612_42),
    .I1(n612_43),
    .I2(ff_reso[1]) 
);
defparam n612_s18.INIT=8'hCA;
  LUT4 n612_s19 (
    .F(n612_22),
    .I0(n612_44),
    .I1(n612_45),
    .I2(n612_46),
    .I3(ff_count_0[0]) 
);
defparam n612_s19.INIT=16'h7000;
  LUT4 n612_s20 (
    .F(n612_23),
    .I0(ff_counter[14]),
    .I1(ff_counter[18]),
    .I2(ff_reso_0[0]),
    .I3(n612_47) 
);
defparam n612_s20.INIT=16'h5F30;
  LUT4 n612_s21 (
    .F(n612_24),
    .I0(ff_counter[22]),
    .I1(ff_counter[26]),
    .I2(ff_reso_0[0]),
    .I3(n612_48) 
);
defparam n612_s21.INIT=16'h5F30;
  LUT4 n612_s22 (
    .F(n612_25),
    .I0(ff_counter[18]),
    .I1(ff_counter[20]),
    .I2(n612_49),
    .I3(ff_reso_0[0]) 
);
defparam n612_s22.INIT=16'h0305;
  LUT4 n612_s23 (
    .F(n612_26),
    .I0(ff_counter[24]),
    .I1(ff_counter[28]),
    .I2(ff_reso_0[0]),
    .I3(n612_50) 
);
defparam n612_s23.INIT=16'h5F30;
  LUT4 n612_s24 (
    .F(n612_27),
    .I0(ff_counter[19]),
    .I1(ff_counter[15]),
    .I2(ff_reso_0[0]),
    .I3(n612_51) 
);
defparam n612_s24.INIT=16'h5F30;
  LUT4 n612_s25 (
    .F(n612_28),
    .I0(ff_counter[23]),
    .I1(ff_counter[27]),
    .I2(ff_reso_0[0]),
    .I3(n612_52) 
);
defparam n612_s25.INIT=16'h5F30;
  LUT3 n612_s26 (
    .F(n612_29),
    .I0(n612_43),
    .I1(n612_53),
    .I2(ff_reso[1]) 
);
defparam n612_s26.INIT=8'hCA;
  LUT4 n612_s27 (
    .F(n612_30),
    .I0(ff_counter[21]),
    .I1(ff_counter[23]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s27.INIT=16'h3500;
  LUT4 n612_s28 (
    .F(n612_31),
    .I0(n612_54),
    .I1(n612_55),
    .I2(ff_reso[1]),
    .I3(ff_reso[2]) 
);
defparam n612_s28.INIT=16'h0CF5;
  LUT3 n612_s29 (
    .F(n612_32),
    .I0(ff_counter[29]),
    .I1(ff_counter[31]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s29.INIT=8'h35;
  LUT4 n612_s30 (
    .F(n612_33),
    .I0(n612_56),
    .I1(ff_reso[1]),
    .I2(n612_57),
    .I3(ff_reso[2]) 
);
defparam n612_s30.INIT=16'h4F00;
  LUT4 n612_s31 (
    .F(n612_34),
    .I0(ff_reso[1]),
    .I1(n612_58),
    .I2(n612_59),
    .I3(ff_reso[2]) 
);
defparam n612_s31.INIT=16'hF32F;
  LUT3 n612_s32 (
    .F(n612_35),
    .I0(n612_60),
    .I1(n612_61),
    .I2(ff_reso[1]) 
);
defparam n612_s32.INIT=8'hCA;
  LUT4 n612_s33 (
    .F(n612_36),
    .I0(n612_43),
    .I1(n612_53),
    .I2(ff_count_5),
    .I3(ff_reso[1]) 
);
defparam n612_s33.INIT=16'h0305;
  LUT4 n612_s34 (
    .F(n612_37),
    .I0(ff_reso[1]),
    .I1(n612_32),
    .I2(n612_30),
    .I3(n612_31) 
);
defparam n612_s34.INIT=16'hF0DD;
  LUT4 n612_s35 (
    .F(n612_38),
    .I0(ff_counter[29]),
    .I1(ff_counter[30]),
    .I2(n612_62),
    .I3(ff_reso[2]) 
);
defparam n612_s35.INIT=16'h00EF;
  LUT4 n612_s36 (
    .F(n612_39),
    .I0(n612_63),
    .I1(ff_counter[29]),
    .I2(ff_counter[28]),
    .I3(ff_reso[1]) 
);
defparam n612_s36.INIT=16'h00FE;
  LUT4 n612_s38 (
    .F(n612_41),
    .I0(ff_reso[1]),
    .I1(ff_reso_0[0]),
    .I2(ff_counter[31]),
    .I3(n612_65) 
);
defparam n612_s38.INIT=16'h7077;
  LUT4 n612_s39 (
    .F(n612_42),
    .I0(ff_counter[21]),
    .I1(ff_counter[13]),
    .I2(ff_reso_0[0]),
    .I3(n612_66) 
);
defparam n612_s39.INIT=16'h5F30;
  LUT4 n612_s40 (
    .F(n612_43),
    .I0(ff_counter[17]),
    .I1(ff_counter[25]),
    .I2(ff_reso_0[0]),
    .I3(n612_67) 
);
defparam n612_s40.INIT=16'h5F30;
  LUT2 n612_s41 (
    .F(n612_44),
    .I0(ff_reso[2]),
    .I1(ff_counter[10]) 
);
defparam n612_s41.INIT=4'h4;
  LUT4 n612_s42 (
    .F(n612_45),
    .I0(ff_counter[12]),
    .I1(n612_68),
    .I2(ff_reso[1]),
    .I3(ff_reso_0[0]) 
);
defparam n612_s42.INIT=16'h3ACF;
  LUT4 n612_s43 (
    .F(n612_46),
    .I0(ff_counter[24]),
    .I1(ff_counter[20]),
    .I2(ff_reso_0[0]),
    .I3(n612_69) 
);
defparam n612_s43.INIT=16'h5F30;
  LUT4 n612_s44 (
    .F(n612_47),
    .I0(ff_counter[12]),
    .I1(ff_counter[16]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s44.INIT=16'h03F5;
  LUT4 n612_s45 (
    .F(n612_48),
    .I0(ff_counter[20]),
    .I1(ff_counter[24]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s45.INIT=16'h03F5;
  LUT4 n612_s46 (
    .F(n612_49),
    .I0(ff_counter[14]),
    .I1(ff_counter[16]),
    .I2(ff_reso[1]),
    .I3(ff_reso_0[0]) 
);
defparam n612_s46.INIT=16'h0C0A;
  LUT4 n612_s47 (
    .F(n612_50),
    .I0(ff_counter[22]),
    .I1(ff_counter[26]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s47.INIT=16'h03F5;
  LUT4 n612_s48 (
    .F(n612_51),
    .I0(ff_counter[17]),
    .I1(ff_counter[13]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s48.INIT=16'hF503;
  LUT4 n612_s49 (
    .F(n612_52),
    .I0(ff_counter[21]),
    .I1(ff_counter[25]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s49.INIT=16'h03F5;
  LUT4 n612_s50 (
    .F(n612_53),
    .I0(ff_counter[21]),
    .I1(ff_counter[29]),
    .I2(ff_reso_0[0]),
    .I3(n612_70) 
);
defparam n612_s50.INIT=16'h5F30;
  LUT3 n612_s51 (
    .F(n612_54),
    .I0(ff_counter[17]),
    .I1(ff_counter[19]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s51.INIT=8'h35;
  LUT3 n612_s52 (
    .F(n612_55),
    .I0(ff_counter[25]),
    .I1(ff_counter[27]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s52.INIT=8'hCA;
  LUT4 n612_s53 (
    .F(n612_56),
    .I0(n127_8),
    .I1(ff_reso_0[0]),
    .I2(ff_counter[20]),
    .I3(ff_counter[21]) 
);
defparam n612_s53.INIT=16'hB000;
  LUT4 n612_s54 (
    .F(n612_57),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n612_64),
    .I3(n133_8) 
);
defparam n612_s54.INIT=16'hF800;
  LUT3 n612_s55 (
    .F(n612_58),
    .I0(n612_71),
    .I1(ff_counter[13]),
    .I2(ff_counter[12]) 
);
defparam n612_s55.INIT=8'h40;
  LUT4 n612_s56 (
    .F(n612_59),
    .I0(ff_counter[11]),
    .I1(ff_counter[10]),
    .I2(n612_64),
    .I3(ff_reso[2]) 
);
defparam n612_s56.INIT=16'h77F8;
  LUT4 n612_s57 (
    .F(n612_60),
    .I0(ff_counter[18]),
    .I1(ff_counter[26]),
    .I2(ff_reso_0[0]),
    .I3(n612_72) 
);
defparam n612_s57.INIT=16'h5F30;
  LUT4 n612_s58 (
    .F(n612_61),
    .I0(ff_counter[30]),
    .I1(ff_counter[22]),
    .I2(ff_reso_0[0]),
    .I3(n612_73) 
);
defparam n612_s58.INIT=16'h5F30;
  LUT4 n612_s59 (
    .F(n612_62),
    .I0(ff_counter[28]),
    .I1(ff_counter[25]),
    .I2(ff_counter[24]),
    .I3(ff_counter[31]) 
);
defparam n612_s59.INIT=16'h0001;
  LUT4 n612_s60 (
    .F(n612_63),
    .I0(ff_counter[21]),
    .I1(ff_counter[20]),
    .I2(n612_74),
    .I3(ff_reso[2]) 
);
defparam n612_s60.INIT=16'h00FE;
  LUT2 n612_s61 (
    .F(n612_64),
    .I0(ff_reso_0[0]),
    .I1(ff_reso[1]) 
);
defparam n612_s61.INIT=4'h1;
  LUT4 n612_s62 (
    .F(n612_65),
    .I0(ff_counter[23]),
    .I1(ff_counter[22]),
    .I2(ff_reso[2]),
    .I3(ff_counter[30]) 
);
defparam n612_s62.INIT=16'h00F1;
  LUT4 n612_s63 (
    .F(n612_66),
    .I0(ff_counter[19]),
    .I1(ff_counter[11]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s63.INIT=16'hF503;
  LUT4 n612_s64 (
    .F(n612_67),
    .I0(ff_counter[15]),
    .I1(ff_counter[23]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s64.INIT=16'h03F5;
  LUT3 n612_s65 (
    .F(n612_68),
    .I0(ff_counter[14]),
    .I1(ff_counter[16]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s65.INIT=8'h3A;
  LUT4 n612_s66 (
    .F(n612_69),
    .I0(ff_counter[22]),
    .I1(ff_counter[18]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s66.INIT=16'hF503;
  LUT4 n612_s67 (
    .F(n612_70),
    .I0(ff_counter[19]),
    .I1(ff_counter[27]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s67.INIT=16'h03F5;
  LUT4 n612_s68 (
    .F(n612_71),
    .I0(ff_counter[15]),
    .I1(ff_counter[14]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s68.INIT=16'h7770;
  LUT4 n612_s69 (
    .F(n612_72),
    .I0(ff_counter[16]),
    .I1(ff_counter[24]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s69.INIT=16'h03F5;
  LUT4 n612_s70 (
    .F(n612_73),
    .I0(ff_counter[28]),
    .I1(ff_counter[20]),
    .I2(ff_reso_0[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s70.INIT=16'hF503;
  LUT3 n612_s71 (
    .F(n612_74),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(ff_reso_0[0]) 
);
defparam n612_s71.INIT=8'h0E;
  LUT4 n612_s72 (
    .F(n612_76),
    .I0(ff_count_0[3]),
    .I1(n612_27),
    .I2(ff_reso[2]),
    .I3(n612_28) 
);
defparam n612_s72.INIT=16'hA800;
  LUT4 n612_s73 (
    .F(n612_78),
    .I0(n612_43),
    .I1(n612_53),
    .I2(ff_reso[1]),
    .I3(ff_count_5) 
);
defparam n612_s73.INIT=16'hCA00;
  LUT4 n683_s3 (
    .F(n683_7),
    .I0(ff_register_write),
    .I1(ff_register_index[3]),
    .I2(ff_register_index[2]),
    .I3(ff_register_valid) 
);
defparam n683_s3.INIT=16'h2000;
  LUT3 n612_s74 (
    .F(n612_80),
    .I0(ff_reso_0[0]),
    .I1(ff_reso[1]),
    .I2(ff_reso[2]) 
);
defparam n612_s74.INIT=8'hE0;
  LUT4 n125_s4 (
    .F(n125_10),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(ff_counter[23]),
    .I3(ff_counter[22]) 
);
defparam n125_s4.INIT=16'h8000;
  LUT4 n126_s4 (
    .F(n126_10),
    .I0(ff_counter[24]),
    .I1(ff_counter[23]),
    .I2(ff_counter[22]),
    .I3(n129_8) 
);
defparam n126_s4.INIT=16'h8000;
  LUT4 n131_s5 (
    .F(n131_11),
    .I0(ff_counter[19]),
    .I1(ff_counter[18]),
    .I2(ff_counter[17]),
    .I3(ff_counter[16]) 
);
defparam n131_s5.INIT=16'h8000;
  LUT4 n132_s4 (
    .F(n132_10),
    .I0(ff_counter[18]),
    .I1(ff_counter[17]),
    .I2(ff_counter[16]),
    .I3(n135_8) 
);
defparam n132_s4.INIT=16'h8000;
  LUT4 n129_s6 (
    .F(n129_12),
    .I0(ff_counter[22]),
    .I1(n138_8),
    .I2(n129_9),
    .I3(n612_4) 
);
defparam n129_s6.INIT=16'h6A00;
  LUT4 n151_s5 (
    .F(n151_11),
    .I0(n612_4),
    .I1(ff_repeat),
    .I2(ff_count_enable),
    .I3(ff_counter[0]) 
);
defparam n151_s5.INIT=16'h1FE0;
  LUT3 ff_counter_31_s4 (
    .F(ff_counter_31_9),
    .I0(ff_repeat),
    .I1(n612_4),
    .I2(ff_count_enable) 
);
defparam ff_counter_31_s4.INIT=8'hE0;
  LUT4 n131_s6 (
    .F(n131_13),
    .I0(ff_counter[20]),
    .I1(n135_8),
    .I2(n131_11),
    .I3(n612_4) 
);
defparam n131_s6.INIT=16'h6A00;
  DFFRE ff_reso_2_s0 (
    .Q(ff_reso[2]),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_1_s0 (
    .Q(ff_reso[1]),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_0_s0 (
    .Q(ff_reso_0[0]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_intr_enable_s0 (
    .Q(ff_intr_enable),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_7_s0 (
    .Q(ff_count_7),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_6_s0 (
    .Q(ff_count_6),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_5_s0 (
    .Q(ff_count_5),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_4_s0 (
    .Q(ff_count_0[4]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_3_s0 (
    .Q(ff_count_0[3]),
    .D(ff_register_value[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_2_s0 (
    .Q(ff_count_2),
    .D(ff_register_value[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_1_s0 (
    .Q(ff_count_1),
    .D(ff_register_value[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_0_s0 (
    .Q(ff_count_0[0]),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_valid_s0 (
    .Q(w_rdata_en1),
    .D(n85_5),
    .CLK(clk_14m_d),
    .RESET(n779_4),
    .CE(w_register_valid1) 
);
  DFFRE ff_counter_31_s0 (
    .Q(ff_counter[31]),
    .D(n120_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_30_s0 (
    .Q(ff_counter[30]),
    .D(n121_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_29_s0 (
    .Q(ff_counter[29]),
    .D(n122_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_28_s0 (
    .Q(ff_counter[28]),
    .D(n123_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_27_s0 (
    .Q(ff_counter[27]),
    .D(n124_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_26_s0 (
    .Q(ff_counter[26]),
    .D(n125_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_25_s0 (
    .Q(ff_counter[25]),
    .D(n126_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_24_s0 (
    .Q(ff_counter[24]),
    .D(n127_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_23_s0 (
    .Q(ff_counter[23]),
    .D(n128_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_22_s0 (
    .Q(ff_counter[22]),
    .D(n129_12),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_21_s0 (
    .Q(ff_counter[21]),
    .D(n130_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_20_s0 (
    .Q(ff_counter[20]),
    .D(n131_13),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_19_s0 (
    .Q(ff_counter[19]),
    .D(n132_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_18_s0 (
    .Q(ff_counter[18]),
    .D(n133_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_17_s0 (
    .Q(ff_counter[17]),
    .D(n134_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_16_s0 (
    .Q(ff_counter[16]),
    .D(n135_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_15_s0 (
    .Q(ff_counter[15]),
    .D(n136_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_14_s0 (
    .Q(ff_counter[14]),
    .D(n137_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_13_s0 (
    .Q(ff_counter[13]),
    .D(n138_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_12_s0 (
    .Q(ff_counter[12]),
    .D(n139_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_11_s0 (
    .Q(ff_counter[11]),
    .D(n140_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_10_s0 (
    .Q(ff_counter[10]),
    .D(n141_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_9_s0 (
    .Q(ff_counter[9]),
    .D(n142_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_8_s0 (
    .Q(ff_counter[8]),
    .D(n143_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_7_s0 (
    .Q(ff_counter[7]),
    .D(n144_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_6_s0 (
    .Q(ff_counter[6]),
    .D(n145_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_5_s0 (
    .Q(ff_counter[5]),
    .D(n146_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_4_s0 (
    .Q(ff_counter[4]),
    .D(n147_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_3_s0 (
    .Q(ff_counter[3]),
    .D(n148_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_2_s0 (
    .Q(ff_counter[2]),
    .D(n149_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_1_s0 (
    .Q(ff_counter[1]),
    .D(n150_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_count_end_s0 (
    .Q(w_intr_flag1),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n777_4),
    .CE(n612_3) 
);
  DFFRE ff_repeat_s0 (
    .Q(ff_repeat),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_enable_s1 (
    .Q(ff_count_enable),
    .D(n79_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_count_enable_8) 
);
defparam ff_count_enable_s1.INIT=1'b0;
  DFFRE ff_counter_0_s2 (
    .Q(ff_counter[0]),
    .D(n151_11),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(VCC) 
);
defparam ff_counter_0_s2.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_timer_core_0 */
module msx_timer_core_1 (
  clk_14m_d,
  n40_5,
  n85_5,
  w_register_valid2,
  n702_5,
  audio_mclk_d,
  n109_14,
  ff_register_write,
  ff_register_valid,
  ff_register_value,
  ff_register_index,
  ff_interrupt_clear,
  ff_intr_enable,
  w_rdata_en2,
  w_intr_flag2,
  n612_7,
  n612_19,
  n612_21,
  n612_26,
  ff_reso,
  ff_count_1,
  ff_count_2,
  ff_count_5,
  ff_count_6,
  ff_count_7,
  ff_counter_11,
  ff_counter_13,
  ff_counter_15,
  ff_counter_17,
  ff_counter_19,
  ff_counter_21,
  ff_counter_23,
  ff_counter_25
)
;
input clk_14m_d;
input n40_5;
input n85_5;
input w_register_valid2;
input n702_5;
input audio_mclk_d;
input n109_14;
input ff_register_write;
input ff_register_valid;
input [7:0] ff_register_value;
input [3:0] ff_register_index;
input [2:2] ff_interrupt_clear;
output ff_intr_enable;
output w_rdata_en2;
output w_intr_flag2;
output n612_7;
output n612_19;
output n612_21;
output n612_26;
output [2:0] ff_reso;
output ff_count_1;
output ff_count_2;
output ff_count_5;
output ff_count_6;
output ff_count_7;
output ff_counter_11;
output ff_counter_13;
output ff_counter_15;
output ff_counter_17;
output ff_counter_19;
output ff_counter_21;
output ff_counter_23;
output ff_counter_25;
wire n683_4;
wire n691_3;
wire n702_4;
wire n779_4;
wire n777_4;
wire n612_3;
wire ff_count_enable_8;
wire ff_counter_31_7;
wire n150_7;
wire n149_7;
wire n148_7;
wire n147_7;
wire n146_7;
wire n145_7;
wire n144_7;
wire n143_7;
wire n142_7;
wire n141_7;
wire n140_7;
wire n139_7;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n79_6;
wire n612_4;
wire n612_5;
wire n612_6;
wire ff_count_enable_9;
wire ff_counter_31_8;
wire n147_8;
wire n144_8;
wire n141_8;
wire n140_8;
wire n138_8;
wire n137_8;
wire n136_8;
wire n135_8;
wire n134_8;
wire n133_8;
wire n132_8;
wire n131_8;
wire n130_8;
wire n128_8;
wire n126_8;
wire n125_8;
wire n124_8;
wire n123_8;
wire n122_8;
wire n121_8;
wire n120_8;
wire n612_8;
wire n612_9;
wire n612_10;
wire n612_11;
wire n612_12;
wire n612_13;
wire n612_14;
wire n612_15;
wire n141_9;
wire n139_9;
wire n136_9;
wire n135_9;
wire n133_9;
wire n127_9;
wire n122_9;
wire n612_16;
wire n612_17;
wire n612_18;
wire n612_20;
wire n612_22;
wire n612_23;
wire n612_24;
wire n612_25;
wire n612_28;
wire n612_29;
wire n612_30;
wire n612_31;
wire n612_32;
wire n141_10;
wire n131_10;
wire n131_11;
wire n129_10;
wire n612_33;
wire n612_34;
wire n612_35;
wire n612_36;
wire n612_37;
wire n612_38;
wire n612_39;
wire n612_40;
wire n612_41;
wire n612_42;
wire n612_43;
wire n612_44;
wire n612_45;
wire n612_46;
wire n612_47;
wire n612_48;
wire n612_49;
wire n612_50;
wire n612_51;
wire n612_52;
wire n612_53;
wire n612_54;
wire n612_55;
wire n612_56;
wire n612_57;
wire n612_58;
wire n612_59;
wire n612_60;
wire n612_61;
wire n612_62;
wire n612_63;
wire n612_64;
wire n612_65;
wire n612_66;
wire n612_68;
wire n683_7;
wire n125_11;
wire n127_11;
wire n131_13;
wire n124_11;
wire n128_11;
wire n129_12;
wire ff_count_enable_12;
wire n139_11;
wire n129_14;
wire ff_repeat;
wire ff_count_enable;
wire n151_9;
wire [4:0] ff_count_0;
wire [31:0] ff_counter_0;
wire VCC;
wire GND;
  LUT3 n683_s1 (
    .F(n683_4),
    .I0(ff_register_index[0]),
    .I1(ff_register_index[1]),
    .I2(n683_7) 
);
defparam n683_s1.INIT=8'h10;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_register_index[1]),
    .I1(ff_register_index[0]),
    .I2(n683_7) 
);
defparam n691_s0.INIT=8'h40;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(ff_register_value[1]),
    .I1(n702_5),
    .I2(n683_7),
    .I3(audio_mclk_d) 
);
defparam n702_s1.INIT=16'h80FF;
  LUT2 n779_s1 (
    .F(n779_4),
    .I0(w_rdata_en2),
    .I1(audio_mclk_d) 
);
defparam n779_s1.INIT=4'hB;
  LUT2 n777_s1 (
    .F(n777_4),
    .I0(ff_interrupt_clear[2]),
    .I1(audio_mclk_d) 
);
defparam n777_s1.INIT=4'hB;
  LUT4 n612_s0 (
    .F(n612_3),
    .I0(n612_4),
    .I1(n612_5),
    .I2(ff_count_enable),
    .I3(n612_6) 
);
defparam n612_s0.INIT=16'hD000;
  LUT4 ff_count_enable_s3 (
    .F(ff_count_enable_8),
    .I0(n612_5),
    .I1(n612_4),
    .I2(ff_count_enable_9),
    .I3(ff_count_enable_12) 
);
defparam ff_count_enable_s3.INIT=16'hFFB0;
  LUT4 ff_counter_31_s3 (
    .F(ff_counter_31_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(ff_counter_31_8),
    .I3(ff_count_enable) 
);
defparam ff_counter_31_s3.INIT=16'h4F00;
  LUT2 n150_s2 (
    .F(n150_7),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]) 
);
defparam n150_s2.INIT=4'h6;
  LUT3 n149_s2 (
    .F(n149_7),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]),
    .I2(ff_counter_0[2]) 
);
defparam n149_s2.INIT=8'h78;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]),
    .I2(ff_counter_0[2]),
    .I3(ff_counter_0[3]) 
);
defparam n148_s2.INIT=16'h7F80;
  LUT2 n147_s2 (
    .F(n147_7),
    .I0(ff_counter_0[4]),
    .I1(n147_8) 
);
defparam n147_s2.INIT=4'h6;
  LUT3 n146_s2 (
    .F(n146_7),
    .I0(ff_counter_0[4]),
    .I1(n147_8),
    .I2(ff_counter_0[5]) 
);
defparam n146_s2.INIT=8'h78;
  LUT4 n145_s2 (
    .F(n145_7),
    .I0(ff_counter_0[4]),
    .I1(ff_counter_0[5]),
    .I2(n147_8),
    .I3(ff_counter_0[6]) 
);
defparam n145_s2.INIT=16'h7F80;
  LUT2 n144_s2 (
    .F(n144_7),
    .I0(ff_counter_0[7]),
    .I1(n144_8) 
);
defparam n144_s2.INIT=4'h6;
  LUT3 n143_s2 (
    .F(n143_7),
    .I0(ff_counter_0[7]),
    .I1(n144_8),
    .I2(ff_counter_0[8]) 
);
defparam n143_s2.INIT=8'h78;
  LUT4 n142_s2 (
    .F(n142_7),
    .I0(ff_counter_0[7]),
    .I1(ff_counter_0[8]),
    .I2(n144_8),
    .I3(ff_counter_0[9]) 
);
defparam n142_s2.INIT=16'h7F80;
  LUT4 n141_s2 (
    .F(n141_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n141_8) 
);
defparam n141_s2.INIT=16'h4F00;
  LUT4 n140_s2 (
    .F(n140_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n140_8) 
);
defparam n140_s2.INIT=16'h4F00;
  LUT4 n139_s2 (
    .F(n139_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n139_11) 
);
defparam n139_s2.INIT=16'h4F00;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n138_8) 
);
defparam n138_s2.INIT=16'h4F00;
  LUT4 n137_s2 (
    .F(n137_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n137_8) 
);
defparam n137_s2.INIT=16'h4F00;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n136_8) 
);
defparam n136_s2.INIT=16'h004F;
  LUT4 n135_s2 (
    .F(n135_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n135_8) 
);
defparam n135_s2.INIT=16'h4F00;
  LUT4 n134_s2 (
    .F(n134_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n134_8) 
);
defparam n134_s2.INIT=16'h4F00;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n133_8) 
);
defparam n133_s2.INIT=16'h4F00;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h4F00;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n131_8) 
);
defparam n131_s2.INIT=16'h4F00;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n130_8) 
);
defparam n130_s2.INIT=16'h4F00;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n129_14) 
);
defparam n129_s2.INIT=16'h4F00;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n128_8) 
);
defparam n128_s2.INIT=16'h4F00;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n127_11) 
);
defparam n127_s2.INIT=16'h4F00;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n126_8) 
);
defparam n126_s2.INIT=16'h4F00;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n125_8) 
);
defparam n125_s2.INIT=16'h4F00;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n124_8) 
);
defparam n124_s2.INIT=16'h4F00;
  LUT4 n123_s2 (
    .F(n123_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n123_8) 
);
defparam n123_s2.INIT=16'h4F00;
  LUT4 n122_s2 (
    .F(n122_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n122_8) 
);
defparam n122_s2.INIT=16'h4F00;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n121_8) 
);
defparam n121_s2.INIT=16'h4F00;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(n612_5),
    .I1(n612_4),
    .I2(n612_6),
    .I3(n120_8) 
);
defparam n120_s2.INIT=16'h004F;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(ff_register_value[0]),
    .I1(n683_7) 
);
defparam n79_s1.INIT=4'h8;
  LUT4 n612_s1 (
    .F(n612_4),
    .I0(n612_7),
    .I1(ff_count_6),
    .I2(n612_8),
    .I3(n612_9) 
);
defparam n612_s1.INIT=16'hD000;
  LUT4 n612_s2 (
    .F(n612_5),
    .I0(n612_10),
    .I1(ff_count_0[3]),
    .I2(n612_11),
    .I3(n612_12) 
);
defparam n612_s2.INIT=16'h0700;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(n612_13),
    .I1(n612_14),
    .I2(n612_15) 
);
defparam n612_s3.INIT=8'hB0;
  LUT3 ff_count_enable_s4 (
    .F(ff_count_enable_9),
    .I0(ff_repeat),
    .I1(n683_7),
    .I2(n612_6) 
);
defparam ff_count_enable_s4.INIT=8'h10;
  LUT4 ff_counter_31_s4 (
    .F(ff_counter_31_8),
    .I0(n612_13),
    .I1(n612_14),
    .I2(ff_repeat),
    .I3(n612_15) 
);
defparam ff_counter_31_s4.INIT=16'h0B00;
  LUT4 n147_s3 (
    .F(n147_8),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]),
    .I2(ff_counter_0[2]),
    .I3(ff_counter_0[3]) 
);
defparam n147_s3.INIT=16'h8000;
  LUT4 n144_s3 (
    .F(n144_8),
    .I0(ff_counter_0[4]),
    .I1(ff_counter_0[5]),
    .I2(ff_counter_0[6]),
    .I3(n147_8) 
);
defparam n144_s3.INIT=16'h8000;
  LUT2 n141_s3 (
    .F(n141_8),
    .I0(ff_counter_0[10]),
    .I1(n141_9) 
);
defparam n141_s3.INIT=4'h6;
  LUT3 n140_s3 (
    .F(n140_8),
    .I0(ff_counter_0[10]),
    .I1(n141_9),
    .I2(ff_counter_11) 
);
defparam n140_s3.INIT=8'h78;
  LUT3 n138_s3 (
    .F(n138_8),
    .I0(ff_counter_0[12]),
    .I1(n139_9),
    .I2(ff_counter_13) 
);
defparam n138_s3.INIT=8'h78;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(ff_counter_13),
    .I1(ff_counter_0[12]),
    .I2(n139_9),
    .I3(ff_counter_0[14]) 
);
defparam n137_s3.INIT=16'h7F80;
  LUT2 n136_s3 (
    .F(n136_8),
    .I0(n136_9),
    .I1(ff_counter_15) 
);
defparam n136_s3.INIT=4'h9;
  LUT3 n135_s3 (
    .F(n135_8),
    .I0(n135_9),
    .I1(n139_9),
    .I2(ff_counter_0[16]) 
);
defparam n135_s3.INIT=8'h78;
  LUT4 n134_s3 (
    .F(n134_8),
    .I0(ff_counter_0[16]),
    .I1(n135_9),
    .I2(n139_9),
    .I3(ff_counter_17) 
);
defparam n134_s3.INIT=16'h7F80;
  LUT2 n133_s3 (
    .F(n133_8),
    .I0(ff_counter_0[18]),
    .I1(n133_9) 
);
defparam n133_s3.INIT=4'h6;
  LUT3 n132_s3 (
    .F(n132_8),
    .I0(ff_counter_0[18]),
    .I1(n133_9),
    .I2(ff_counter_19) 
);
defparam n132_s3.INIT=8'h78;
  LUT2 n131_s3 (
    .F(n131_8),
    .I0(ff_counter_0[20]),
    .I1(n131_13) 
);
defparam n131_s3.INIT=4'h6;
  LUT3 n130_s3 (
    .F(n130_8),
    .I0(ff_counter_0[20]),
    .I1(n131_13),
    .I2(ff_counter_21) 
);
defparam n130_s3.INIT=8'h78;
  LUT2 n128_s3 (
    .F(n128_8),
    .I0(ff_counter_23),
    .I1(n128_11) 
);
defparam n128_s3.INIT=4'h6;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_counter_0[24]),
    .I1(ff_counter_23),
    .I2(n128_11),
    .I3(ff_counter_25) 
);
defparam n126_s3.INIT=16'h7F80;
  LUT3 n125_s3 (
    .F(n125_8),
    .I0(n129_12),
    .I1(n125_11),
    .I2(ff_counter_0[26]) 
);
defparam n125_s3.INIT=8'h78;
  LUT3 n124_s3 (
    .F(n124_8),
    .I0(n612_15),
    .I1(n124_11),
    .I2(ff_counter_0[27]) 
);
defparam n124_s3.INIT=8'h78;
  LUT4 n123_s3 (
    .F(n123_8),
    .I0(ff_counter_0[27]),
    .I1(n131_13),
    .I2(n124_11),
    .I3(ff_counter_0[28]) 
);
defparam n123_s3.INIT=16'h7F80;
  LUT2 n122_s3 (
    .F(n122_8),
    .I0(ff_counter_0[29]),
    .I1(n122_9) 
);
defparam n122_s3.INIT=4'h6;
  LUT3 n121_s3 (
    .F(n121_8),
    .I0(ff_counter_0[29]),
    .I1(n122_9),
    .I2(ff_counter_0[30]) 
);
defparam n121_s3.INIT=8'h78;
  LUT4 n120_s3 (
    .F(n120_8),
    .I0(ff_counter_0[29]),
    .I1(ff_counter_0[30]),
    .I2(n122_9),
    .I3(ff_counter_0[31]) 
);
defparam n120_s3.INIT=16'h007F;
  LUT4 n612_s4 (
    .F(n612_7),
    .I0(n612_16),
    .I1(n612_17),
    .I2(ff_reso[2]),
    .I3(n612_18) 
);
defparam n612_s4.INIT=16'hC05F;
  LUT3 n612_s5 (
    .F(n612_8),
    .I0(ff_count_5),
    .I1(n612_19),
    .I2(n612_20) 
);
defparam n612_s5.INIT=8'hB2;
  LUT3 n612_s6 (
    .F(n612_9),
    .I0(n612_21),
    .I1(ff_count_7),
    .I2(n612_14) 
);
defparam n612_s6.INIT=8'hE0;
  LUT4 n612_s7 (
    .F(n612_10),
    .I0(n612_22),
    .I1(n612_23),
    .I2(ff_reso[1]),
    .I3(n612_24) 
);
defparam n612_s7.INIT=16'hC0AF;
  LUT2 n612_s8 (
    .F(n612_11),
    .I0(ff_count_5),
    .I1(n612_19) 
);
defparam n612_s8.INIT=4'h2;
  LUT4 n612_s9 (
    .F(n612_12),
    .I0(ff_count_2),
    .I1(n612_25),
    .I2(n612_26),
    .I3(n612_68) 
);
defparam n612_s9.INIT=16'h004D;
  LUT4 n612_s10 (
    .F(n612_13),
    .I0(ff_count_7),
    .I1(n612_21),
    .I2(n612_7),
    .I3(ff_count_6) 
);
defparam n612_s10.INIT=16'h7177;
  LUT3 n612_s11 (
    .F(n612_14),
    .I0(n612_28),
    .I1(ff_reso[1]),
    .I2(n612_29) 
);
defparam n612_s11.INIT=8'hE0;
  LUT4 n612_s12 (
    .F(n612_15),
    .I0(n612_30),
    .I1(n612_31),
    .I2(n612_32),
    .I3(n141_9) 
);
defparam n612_s12.INIT=16'h0E00;
  LUT4 n141_s4 (
    .F(n141_9),
    .I0(n141_10),
    .I1(ff_counter_0[4]),
    .I2(ff_counter_0[5]),
    .I3(n147_8) 
);
defparam n141_s4.INIT=16'h8000;
  LUT3 n139_s4 (
    .F(n139_9),
    .I0(ff_counter_11),
    .I1(ff_counter_0[10]),
    .I2(n141_9) 
);
defparam n139_s4.INIT=8'h80;
  LUT4 n136_s4 (
    .F(n136_9),
    .I0(ff_counter_0[14]),
    .I1(ff_counter_13),
    .I2(ff_counter_0[12]),
    .I3(n139_9) 
);
defparam n136_s4.INIT=16'h8000;
  LUT4 n135_s4 (
    .F(n135_9),
    .I0(ff_counter_15),
    .I1(ff_counter_0[14]),
    .I2(ff_counter_13),
    .I3(ff_counter_0[12]) 
);
defparam n135_s4.INIT=16'h8000;
  LUT4 n133_s4 (
    .F(n133_9),
    .I0(ff_counter_17),
    .I1(ff_counter_0[16]),
    .I2(n135_9),
    .I3(n139_9) 
);
defparam n133_s4.INIT=16'h8000;
  LUT2 n127_s4 (
    .F(n127_9),
    .I0(ff_counter_23),
    .I1(ff_counter_0[22]) 
);
defparam n127_s4.INIT=4'h8;
  LUT4 n122_s4 (
    .F(n122_9),
    .I0(ff_counter_0[28]),
    .I1(ff_counter_0[27]),
    .I2(n131_13),
    .I3(n124_11) 
);
defparam n122_s4.INIT=16'h8000;
  LUT3 n612_s13 (
    .F(n612_16),
    .I0(ff_counter_0[24]),
    .I1(ff_counter_0[26]),
    .I2(ff_reso[0]) 
);
defparam n612_s13.INIT=8'h35;
  LUT3 n612_s14 (
    .F(n612_17),
    .I0(ff_counter_0[28]),
    .I1(ff_counter_0[30]),
    .I2(ff_reso[0]) 
);
defparam n612_s14.INIT=8'hCA;
  LUT4 n612_s15 (
    .F(n612_18),
    .I0(n612_33),
    .I1(n612_34),
    .I2(ff_reso[2]),
    .I3(ff_reso[1]) 
);
defparam n612_s15.INIT=16'hFA03;
  LUT4 n612_s16 (
    .F(n612_19),
    .I0(n612_35),
    .I1(n612_36),
    .I2(ff_reso[1]),
    .I3(n612_37) 
);
defparam n612_s16.INIT=16'h305F;
  LUT4 n612_s17 (
    .F(n612_20),
    .I0(ff_count_0[4]),
    .I1(ff_count_0[3]),
    .I2(n612_38),
    .I3(n612_10) 
);
defparam n612_s17.INIT=16'hFAE8;
  LUT4 n612_s18 (
    .F(n612_21),
    .I0(n612_23),
    .I1(n612_39),
    .I2(ff_reso[2]),
    .I3(n612_40) 
);
defparam n612_s18.INIT=16'hC0AF;
  LUT3 n612_s19 (
    .F(n612_22),
    .I0(ff_counter_17),
    .I1(ff_counter_19),
    .I2(ff_reso[0]) 
);
defparam n612_s19.INIT=8'h35;
  LUT3 n612_s20 (
    .F(n612_23),
    .I0(ff_counter_25),
    .I1(ff_counter_0[27]),
    .I2(ff_reso[0]) 
);
defparam n612_s20.INIT=8'h35;
  LUT4 n612_s21 (
    .F(n612_24),
    .I0(n612_41),
    .I1(n612_42),
    .I2(ff_reso[1]),
    .I3(ff_reso[2]) 
);
defparam n612_s21.INIT=16'hF503;
  LUT3 n612_s22 (
    .F(n612_25),
    .I0(n612_43),
    .I1(n109_14),
    .I2(ff_count_1) 
);
defparam n612_s22.INIT=8'h17;
  LUT3 n612_s23 (
    .F(n612_26),
    .I0(n612_44),
    .I1(n612_45),
    .I2(ff_reso[2]) 
);
defparam n612_s23.INIT=8'hCA;
  LUT4 n612_s25 (
    .F(n612_28),
    .I0(ff_counter_21),
    .I1(n612_46),
    .I2(ff_reso[2]),
    .I3(n612_47) 
);
defparam n612_s25.INIT=16'hF400;
  LUT4 n612_s26 (
    .F(n612_29),
    .I0(ff_counter_0[30]),
    .I1(n612_48),
    .I2(ff_reso[0]),
    .I3(n612_49) 
);
defparam n612_s26.INIT=16'h00F4;
  LUT4 n612_s27 (
    .F(n612_30),
    .I0(n612_50),
    .I1(ff_reso[1]),
    .I2(n131_11),
    .I3(n131_10) 
);
defparam n612_s27.INIT=16'hB200;
  LUT4 n612_s28 (
    .F(n612_31),
    .I0(n612_51),
    .I1(ff_counter_13),
    .I2(ff_reso[1]),
    .I3(ff_reso[2]) 
);
defparam n612_s28.INIT=16'h008F;
  LUT4 n612_s29 (
    .F(n612_32),
    .I0(ff_reso[0]),
    .I1(ff_reso[1]),
    .I2(ff_reso[2]),
    .I3(n612_52) 
);
defparam n612_s29.INIT=16'h00FE;
  LUT4 n141_s5 (
    .F(n141_10),
    .I0(ff_counter_0[6]),
    .I1(ff_counter_0[7]),
    .I2(ff_counter_0[8]),
    .I3(ff_counter_0[9]) 
);
defparam n141_s5.INIT=16'h8000;
  LUT3 n131_s5 (
    .F(n131_10),
    .I0(ff_counter_17),
    .I1(ff_counter_0[16]),
    .I2(n135_9) 
);
defparam n131_s5.INIT=8'h80;
  LUT2 n131_s6 (
    .F(n131_11),
    .I0(ff_counter_19),
    .I1(ff_counter_0[18]) 
);
defparam n131_s6.INIT=4'h8;
  LUT2 n129_s5 (
    .F(n129_10),
    .I0(ff_counter_21),
    .I1(ff_counter_0[20]) 
);
defparam n129_s5.INIT=4'h8;
  LUT3 n612_s30 (
    .F(n612_33),
    .I0(ff_counter_0[20]),
    .I1(ff_counter_0[22]),
    .I2(ff_reso[0]) 
);
defparam n612_s30.INIT=8'h35;
  LUT3 n612_s31 (
    .F(n612_34),
    .I0(ff_counter_0[16]),
    .I1(ff_counter_0[18]),
    .I2(ff_reso[0]) 
);
defparam n612_s31.INIT=8'hCA;
  LUT3 n612_s32 (
    .F(n612_35),
    .I0(ff_counter_19),
    .I1(ff_counter_21),
    .I2(ff_reso[0]) 
);
defparam n612_s32.INIT=8'h35;
  LUT3 n612_s33 (
    .F(n612_36),
    .I0(ff_counter_0[27]),
    .I1(ff_counter_0[29]),
    .I2(ff_reso[0]) 
);
defparam n612_s33.INIT=8'h35;
  LUT4 n612_s34 (
    .F(n612_37),
    .I0(n612_53),
    .I1(n612_54),
    .I2(ff_reso[1]),
    .I3(ff_reso[2]) 
);
defparam n612_s34.INIT=16'hFA0C;
  LUT3 n612_s35 (
    .F(n612_38),
    .I0(n612_55),
    .I1(n612_56),
    .I2(ff_reso[2]) 
);
defparam n612_s35.INIT=8'hCA;
  LUT3 n612_s36 (
    .F(n612_39),
    .I0(ff_counter_0[29]),
    .I1(ff_counter_0[31]),
    .I2(ff_reso[0]) 
);
defparam n612_s36.INIT=8'h35;
  LUT4 n612_s37 (
    .F(n612_40),
    .I0(n612_41),
    .I1(n612_22),
    .I2(ff_reso[2]),
    .I3(ff_reso[1]) 
);
defparam n612_s37.INIT=16'hF503;
  LUT3 n612_s38 (
    .F(n612_41),
    .I0(ff_counter_21),
    .I1(ff_counter_23),
    .I2(ff_reso[0]) 
);
defparam n612_s38.INIT=8'h35;
  LUT3 n612_s39 (
    .F(n612_42),
    .I0(ff_counter_13),
    .I1(ff_counter_15),
    .I2(ff_reso[0]) 
);
defparam n612_s39.INIT=8'h35;
  LUT4 n612_s40 (
    .F(n612_43),
    .I0(n612_57),
    .I1(ff_reso[2]),
    .I2(n612_58),
    .I3(ff_count_0[0]) 
);
defparam n612_s40.INIT=16'hE000;
  LUT4 n612_s41 (
    .F(n612_44),
    .I0(ff_counter_0[14]),
    .I1(ff_counter_0[18]),
    .I2(ff_reso[0]),
    .I3(n612_59) 
);
defparam n612_s41.INIT=16'h305F;
  LUT4 n612_s42 (
    .F(n612_45),
    .I0(ff_counter_0[22]),
    .I1(ff_counter_0[26]),
    .I2(ff_reso[0]),
    .I3(n612_60) 
);
defparam n612_s42.INIT=16'h305F;
  LUT4 n612_s43 (
    .F(n612_46),
    .I0(ff_counter_19),
    .I1(ff_counter_0[18]),
    .I2(ff_reso[0]),
    .I3(ff_counter_0[20]) 
);
defparam n612_s43.INIT=16'h00F1;
  LUT4 n612_s44 (
    .F(n612_47),
    .I0(ff_counter_0[29]),
    .I1(ff_counter_0[28]),
    .I2(ff_counter_0[31]),
    .I3(ff_counter_0[30]) 
);
defparam n612_s44.INIT=16'h0001;
  LUT4 n612_s45 (
    .F(n612_48),
    .I0(ff_counter_0[27]),
    .I1(ff_counter_0[26]),
    .I2(ff_reso[1]),
    .I3(ff_counter_0[31]) 
);
defparam n612_s45.INIT=16'h00F1;
  LUT4 n612_s46 (
    .F(n612_49),
    .I0(n612_61),
    .I1(n612_47),
    .I2(n612_62),
    .I3(ff_reso[2]) 
);
defparam n612_s46.INIT=16'h00BF;
  LUT4 n612_s47 (
    .F(n612_50),
    .I0(n127_9),
    .I1(ff_reso[0]),
    .I2(n131_11),
    .I3(n129_10) 
);
defparam n612_s47.INIT=16'hB303;
  LUT4 n612_s48 (
    .F(n612_51),
    .I0(ff_counter_15),
    .I1(ff_counter_0[14]),
    .I2(ff_reso[0]),
    .I3(ff_counter_0[12]) 
);
defparam n612_s48.INIT=16'h8F00;
  LUT2 n612_s49 (
    .F(n612_52),
    .I0(ff_counter_11),
    .I1(ff_counter_0[10]) 
);
defparam n612_s49.INIT=4'h8;
  LUT3 n612_s50 (
    .F(n612_53),
    .I0(ff_counter_23),
    .I1(ff_counter_25),
    .I2(ff_reso[0]) 
);
defparam n612_s50.INIT=8'h35;
  LUT3 n612_s51 (
    .F(n612_54),
    .I0(ff_counter_15),
    .I1(ff_counter_17),
    .I2(ff_reso[0]) 
);
defparam n612_s51.INIT=8'h35;
  LUT4 n612_s52 (
    .F(n612_55),
    .I0(ff_counter_0[16]),
    .I1(ff_counter_0[20]),
    .I2(ff_reso[0]),
    .I3(n612_63) 
);
defparam n612_s52.INIT=16'h305F;
  LUT4 n612_s53 (
    .F(n612_56),
    .I0(ff_counter_0[24]),
    .I1(ff_counter_0[28]),
    .I2(ff_reso[0]),
    .I3(n612_64) 
);
defparam n612_s53.INIT=16'h305F;
  LUT4 n612_s54 (
    .F(n612_57),
    .I0(ff_counter_0[12]),
    .I1(ff_counter_0[16]),
    .I2(ff_reso[0]),
    .I3(n612_65) 
);
defparam n612_s54.INIT=16'h305F;
  LUT4 n612_s55 (
    .F(n612_58),
    .I0(ff_counter_0[20]),
    .I1(ff_counter_0[24]),
    .I2(ff_reso[0]),
    .I3(n612_66) 
);
defparam n612_s55.INIT=16'h305F;
  LUT4 n612_s56 (
    .F(n612_59),
    .I0(ff_counter_0[16]),
    .I1(ff_counter_0[12]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s56.INIT=16'hFA0C;
  LUT4 n612_s57 (
    .F(n612_60),
    .I0(ff_counter_0[24]),
    .I1(ff_counter_0[20]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s57.INIT=16'hFA0C;
  LUT4 n612_s58 (
    .F(n612_61),
    .I0(ff_counter_23),
    .I1(ff_counter_0[22]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s58.INIT=16'h0EEE;
  LUT4 n612_s59 (
    .F(n612_62),
    .I0(ff_counter_0[27]),
    .I1(ff_counter_0[26]),
    .I2(ff_counter_25),
    .I3(ff_counter_0[24]) 
);
defparam n612_s59.INIT=16'h0001;
  LUT4 n612_s60 (
    .F(n612_63),
    .I0(ff_counter_0[18]),
    .I1(ff_counter_0[14]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s60.INIT=16'hFA0C;
  LUT4 n612_s61 (
    .F(n612_64),
    .I0(ff_counter_0[26]),
    .I1(ff_counter_0[22]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s61.INIT=16'hFA0C;
  LUT4 n612_s62 (
    .F(n612_65),
    .I0(ff_counter_0[14]),
    .I1(ff_counter_0[10]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s62.INIT=16'hFA0C;
  LUT4 n612_s63 (
    .F(n612_66),
    .I0(ff_counter_0[22]),
    .I1(ff_counter_0[18]),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s63.INIT=16'hFA0C;
  LUT4 n612_s64 (
    .F(n612_68),
    .I0(n612_55),
    .I1(n612_56),
    .I2(ff_reso[2]),
    .I3(ff_count_0[4]) 
);
defparam n612_s64.INIT=16'hCA00;
  LUT4 n683_s3 (
    .F(n683_7),
    .I0(ff_register_write),
    .I1(ff_register_index[2]),
    .I2(ff_register_index[3]),
    .I3(ff_register_valid) 
);
defparam n683_s3.INIT=16'h2000;
  LUT4 n125_s5 (
    .F(n125_11),
    .I0(ff_counter_25),
    .I1(ff_counter_0[24]),
    .I2(ff_counter_23),
    .I3(ff_counter_0[22]) 
);
defparam n125_s5.INIT=16'h8000;
  LUT4 n127_s5 (
    .F(n127_11),
    .I0(ff_counter_23),
    .I1(ff_counter_0[22]),
    .I2(n129_12),
    .I3(ff_counter_0[24]) 
);
defparam n127_s5.INIT=16'h7F80;
  LUT4 n131_s7 (
    .F(n131_13),
    .I0(n131_10),
    .I1(ff_counter_19),
    .I2(ff_counter_0[18]),
    .I3(n139_9) 
);
defparam n131_s7.INIT=16'h8000;
  LUT4 n124_s5 (
    .F(n124_11),
    .I0(ff_counter_0[26]),
    .I1(ff_counter_21),
    .I2(ff_counter_0[20]),
    .I3(n125_11) 
);
defparam n124_s5.INIT=16'h8000;
  LUT4 n128_s5 (
    .F(n128_11),
    .I0(ff_counter_0[22]),
    .I1(ff_counter_21),
    .I2(ff_counter_0[20]),
    .I3(n131_13) 
);
defparam n128_s5.INIT=16'h8000;
  LUT3 n129_s6 (
    .F(n129_12),
    .I0(ff_counter_21),
    .I1(ff_counter_0[20]),
    .I2(n131_13) 
);
defparam n129_s6.INIT=8'h80;
  LUT3 ff_count_enable_s6 (
    .F(ff_count_enable_12),
    .I0(ff_register_index[0]),
    .I1(ff_register_index[1]),
    .I2(n683_7) 
);
defparam ff_count_enable_s6.INIT=8'h40;
  LUT4 n139_s5 (
    .F(n139_11),
    .I0(ff_counter_0[12]),
    .I1(ff_counter_11),
    .I2(ff_counter_0[10]),
    .I3(n141_9) 
);
defparam n139_s5.INIT=16'h6AAA;
  LUT4 n129_s7 (
    .F(n129_14),
    .I0(ff_counter_0[22]),
    .I1(ff_counter_21),
    .I2(ff_counter_0[20]),
    .I3(n131_13) 
);
defparam n129_s7.INIT=16'h6AAA;
  DFFRE ff_reso_2_s0 (
    .Q(ff_reso[2]),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_1_s0 (
    .Q(ff_reso[1]),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_0_s0 (
    .Q(ff_reso[0]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_intr_enable_s0 (
    .Q(ff_intr_enable),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_7_s0 (
    .Q(ff_count_7),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_6_s0 (
    .Q(ff_count_6),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_5_s0 (
    .Q(ff_count_5),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_4_s0 (
    .Q(ff_count_0[4]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_3_s0 (
    .Q(ff_count_0[3]),
    .D(ff_register_value[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_2_s0 (
    .Q(ff_count_2),
    .D(ff_register_value[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_1_s0 (
    .Q(ff_count_1),
    .D(ff_register_value[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_0_s0 (
    .Q(ff_count_0[0]),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_valid_s0 (
    .Q(w_rdata_en2),
    .D(n85_5),
    .CLK(clk_14m_d),
    .RESET(n779_4),
    .CE(w_register_valid2) 
);
  DFFRE ff_counter_31_s0 (
    .Q(ff_counter_0[31]),
    .D(n120_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_30_s0 (
    .Q(ff_counter_0[30]),
    .D(n121_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_29_s0 (
    .Q(ff_counter_0[29]),
    .D(n122_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_28_s0 (
    .Q(ff_counter_0[28]),
    .D(n123_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_27_s0 (
    .Q(ff_counter_0[27]),
    .D(n124_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_26_s0 (
    .Q(ff_counter_0[26]),
    .D(n125_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_25_s0 (
    .Q(ff_counter_25),
    .D(n126_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_24_s0 (
    .Q(ff_counter_0[24]),
    .D(n127_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_23_s0 (
    .Q(ff_counter_23),
    .D(n128_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_22_s0 (
    .Q(ff_counter_0[22]),
    .D(n129_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_21_s0 (
    .Q(ff_counter_21),
    .D(n130_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_20_s0 (
    .Q(ff_counter_0[20]),
    .D(n131_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_19_s0 (
    .Q(ff_counter_19),
    .D(n132_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_18_s0 (
    .Q(ff_counter_0[18]),
    .D(n133_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_17_s0 (
    .Q(ff_counter_17),
    .D(n134_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_16_s0 (
    .Q(ff_counter_0[16]),
    .D(n135_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_15_s0 (
    .Q(ff_counter_15),
    .D(n136_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_14_s0 (
    .Q(ff_counter_0[14]),
    .D(n137_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_13_s0 (
    .Q(ff_counter_13),
    .D(n138_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_12_s0 (
    .Q(ff_counter_0[12]),
    .D(n139_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_11_s0 (
    .Q(ff_counter_11),
    .D(n140_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_10_s0 (
    .Q(ff_counter_0[10]),
    .D(n141_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_9_s0 (
    .Q(ff_counter_0[9]),
    .D(n142_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_8_s0 (
    .Q(ff_counter_0[8]),
    .D(n143_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_7_s0 (
    .Q(ff_counter_0[7]),
    .D(n144_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_6_s0 (
    .Q(ff_counter_0[6]),
    .D(n145_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_5_s0 (
    .Q(ff_counter_0[5]),
    .D(n146_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_4_s0 (
    .Q(ff_counter_0[4]),
    .D(n147_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_3_s0 (
    .Q(ff_counter_0[3]),
    .D(n148_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_2_s0 (
    .Q(ff_counter_0[2]),
    .D(n149_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_1_s0 (
    .Q(ff_counter_0[1]),
    .D(n150_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_counter_0_s0 (
    .Q(ff_counter_0[0]),
    .D(n151_9),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_7) 
);
  DFFRE ff_count_end_s0 (
    .Q(w_intr_flag2),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n777_4),
    .CE(n612_3) 
);
  DFFRE ff_repeat_s0 (
    .Q(ff_repeat),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_enable_s1 (
    .Q(ff_count_enable),
    .D(n79_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_count_enable_8) 
);
defparam ff_count_enable_s1.INIT=1'b0;
  INV n151_s4 (
    .O(n151_9),
    .I(ff_counter_0[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_timer_core_1 */
module msx_timer_core_2 (
  clk_14m_d,
  n40_5,
  n85_5,
  w_register_valid3,
  n702_5,
  audio_mclk_d,
  n109_15,
  n108_15,
  n103_14,
  n104_14,
  n109_19,
  n108_17,
  n108_18,
  n108_19,
  n108_21,
  n109_20,
  ff_register_write,
  ff_register_valid,
  ff_register_value,
  ff_register_index,
  ff_interrupt_clear,
  ff_intr_enable,
  w_rdata_en3,
  w_intr_flag3,
  n612_13,
  n612_26,
  n612_42,
  ff_reso,
  ff_count_1,
  ff_count_2,
  ff_count_5,
  ff_count_6,
  ff_count_7,
  ff_counter_11,
  ff_counter_12,
  ff_counter_13,
  ff_counter_14,
  ff_counter_15,
  ff_counter_16,
  ff_counter_17,
  ff_counter_18,
  ff_counter_19,
  ff_counter_20,
  ff_counter_21,
  ff_counter_22,
  ff_counter_23,
  ff_counter_24,
  ff_counter_25,
  ff_counter_26,
  ff_counter_27,
  ff_counter_28,
  ff_counter_30,
  ff_counter_31
)
;
input clk_14m_d;
input n40_5;
input n85_5;
input w_register_valid3;
input n702_5;
input audio_mclk_d;
input n109_15;
input n108_15;
input n103_14;
input n104_14;
input n109_19;
input n108_17;
input n108_18;
input n108_19;
input n108_21;
input n109_20;
input ff_register_write;
input ff_register_valid;
input [7:0] ff_register_value;
input [3:0] ff_register_index;
input [3:3] ff_interrupt_clear;
output ff_intr_enable;
output w_rdata_en3;
output w_intr_flag3;
output n612_13;
output n612_26;
output n612_42;
output [2:0] ff_reso;
output ff_count_1;
output ff_count_2;
output ff_count_5;
output ff_count_6;
output ff_count_7;
output ff_counter_11;
output ff_counter_12;
output ff_counter_13;
output ff_counter_14;
output ff_counter_15;
output ff_counter_16;
output ff_counter_17;
output ff_counter_18;
output ff_counter_19;
output ff_counter_20;
output ff_counter_21;
output ff_counter_22;
output ff_counter_23;
output ff_counter_24;
output ff_counter_25;
output ff_counter_26;
output ff_counter_27;
output ff_counter_28;
output ff_counter_30;
output ff_counter_31;
wire n683_4;
wire n691_3;
wire n702_4;
wire n779_4;
wire n777_4;
wire n612_3;
wire ff_count_enable_8;
wire n150_7;
wire n149_7;
wire n148_7;
wire n147_7;
wire n146_7;
wire n145_7;
wire n144_7;
wire n143_7;
wire n142_7;
wire n141_7;
wire n140_7;
wire n139_7;
wire n138_7;
wire n137_7;
wire n136_7;
wire n135_7;
wire n134_7;
wire n133_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n79_6;
wire n612_4;
wire n147_8;
wire n144_8;
wire n141_8;
wire n135_8;
wire n134_8;
wire n133_8;
wire n132_8;
wire n131_8;
wire n129_8;
wire n125_8;
wire n124_8;
wire n122_8;
wire n121_8;
wire n612_5;
wire n612_6;
wire n612_7;
wire n612_8;
wire n141_9;
wire n139_9;
wire n137_9;
wire n127_9;
wire n124_9;
wire n612_9;
wire n612_10;
wire n612_11;
wire n612_12;
wire n612_14;
wire n612_15;
wire n612_16;
wire n612_17;
wire n612_18;
wire n612_19;
wire n612_20;
wire n612_21;
wire n612_22;
wire n612_23;
wire n612_24;
wire n612_25;
wire n612_27;
wire n612_28;
wire n612_29;
wire n612_30;
wire n612_31;
wire n612_32;
wire n612_33;
wire n612_34;
wire n612_35;
wire n612_36;
wire n612_37;
wire n612_38;
wire n612_39;
wire n612_40;
wire n612_41;
wire n612_43;
wire n612_44;
wire n612_45;
wire n612_46;
wire n612_47;
wire n612_48;
wire n612_49;
wire n612_50;
wire n612_51;
wire n683_7;
wire n131_11;
wire n137_11;
wire n139_11;
wire n127_11;
wire n151_11;
wire ff_counter_31_9;
wire ff_repeat;
wire ff_count_enable;
wire [4:0] ff_count_0;
wire [29:0] ff_counter_0;
wire VCC;
wire GND;
  LUT3 n683_s1 (
    .F(n683_4),
    .I0(ff_register_index[0]),
    .I1(ff_register_index[1]),
    .I2(n683_7) 
);
defparam n683_s1.INIT=8'h10;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_register_index[1]),
    .I1(ff_register_index[0]),
    .I2(n683_7) 
);
defparam n691_s0.INIT=8'h40;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(ff_register_value[1]),
    .I1(n702_5),
    .I2(n683_7),
    .I3(audio_mclk_d) 
);
defparam n702_s1.INIT=16'h80FF;
  LUT2 n779_s1 (
    .F(n779_4),
    .I0(w_rdata_en3),
    .I1(audio_mclk_d) 
);
defparam n779_s1.INIT=4'hB;
  LUT2 n777_s1 (
    .F(n777_4),
    .I0(ff_interrupt_clear[3]),
    .I1(audio_mclk_d) 
);
defparam n777_s1.INIT=4'hB;
  LUT2 n612_s0 (
    .F(n612_3),
    .I0(ff_count_enable),
    .I1(n612_4) 
);
defparam n612_s0.INIT=4'h8;
  LUT4 ff_count_enable_s3 (
    .F(ff_count_enable_8),
    .I0(ff_repeat),
    .I1(n612_4),
    .I2(n702_5),
    .I3(n683_7) 
);
defparam ff_count_enable_s3.INIT=16'hF044;
  LUT2 n150_s2 (
    .F(n150_7),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]) 
);
defparam n150_s2.INIT=4'h6;
  LUT3 n149_s2 (
    .F(n149_7),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]),
    .I2(ff_counter_0[2]) 
);
defparam n149_s2.INIT=8'h78;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]),
    .I2(ff_counter_0[2]),
    .I3(ff_counter_0[3]) 
);
defparam n148_s2.INIT=16'h7F80;
  LUT2 n147_s2 (
    .F(n147_7),
    .I0(ff_counter_0[4]),
    .I1(n147_8) 
);
defparam n147_s2.INIT=4'h6;
  LUT3 n146_s2 (
    .F(n146_7),
    .I0(ff_counter_0[4]),
    .I1(n147_8),
    .I2(ff_counter_0[5]) 
);
defparam n146_s2.INIT=8'h78;
  LUT4 n145_s2 (
    .F(n145_7),
    .I0(ff_counter_0[4]),
    .I1(ff_counter_0[5]),
    .I2(n147_8),
    .I3(ff_counter_0[6]) 
);
defparam n145_s2.INIT=16'h7F80;
  LUT2 n144_s2 (
    .F(n144_7),
    .I0(ff_counter_0[7]),
    .I1(n144_8) 
);
defparam n144_s2.INIT=4'h6;
  LUT3 n143_s2 (
    .F(n143_7),
    .I0(ff_counter_0[7]),
    .I1(n144_8),
    .I2(ff_counter_0[8]) 
);
defparam n143_s2.INIT=8'h78;
  LUT4 n142_s2 (
    .F(n142_7),
    .I0(ff_counter_0[7]),
    .I1(ff_counter_0[8]),
    .I2(n144_8),
    .I3(ff_counter_0[9]) 
);
defparam n142_s2.INIT=16'h7F80;
  LUT3 n141_s2 (
    .F(n141_7),
    .I0(n612_4),
    .I1(ff_counter_0[10]),
    .I2(n141_8) 
);
defparam n141_s2.INIT=8'h14;
  LUT4 n140_s2 (
    .F(n140_7),
    .I0(ff_counter_0[10]),
    .I1(n141_8),
    .I2(n612_4),
    .I3(ff_counter_11) 
);
defparam n140_s2.INIT=16'h0708;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n612_4),
    .I1(ff_counter_12),
    .I2(n139_11) 
);
defparam n139_s2.INIT=8'h14;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_counter_12),
    .I1(n139_11),
    .I2(n612_4),
    .I3(ff_counter_13) 
);
defparam n138_s2.INIT=16'h0708;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(n612_4),
    .I1(ff_counter_14),
    .I2(n137_11) 
);
defparam n137_s2.INIT=8'h14;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_counter_14),
    .I1(n137_11),
    .I2(n612_4),
    .I3(ff_counter_15) 
);
defparam n136_s2.INIT=16'h0708;
  LUT3 n135_s2 (
    .F(n135_7),
    .I0(n612_4),
    .I1(n135_8),
    .I2(ff_counter_16) 
);
defparam n135_s2.INIT=8'h14;
  LUT3 n134_s2 (
    .F(n134_7),
    .I0(n612_4),
    .I1(n134_8),
    .I2(ff_counter_17) 
);
defparam n134_s2.INIT=8'h14;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n133_8),
    .I1(n137_11),
    .I2(n612_4),
    .I3(ff_counter_18) 
);
defparam n133_s2.INIT=16'h0708;
  LUT3 n132_s2 (
    .F(n132_7),
    .I0(n612_4),
    .I1(n132_8),
    .I2(ff_counter_19) 
);
defparam n132_s2.INIT=8'h14;
  LUT3 n131_s2 (
    .F(n131_7),
    .I0(n612_4),
    .I1(ff_counter_20),
    .I2(n131_8) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_counter_20),
    .I1(n131_8),
    .I2(n612_4),
    .I3(ff_counter_21) 
);
defparam n130_s2.INIT=16'h0708;
  LUT3 n129_s2 (
    .F(n129_7),
    .I0(n612_4),
    .I1(ff_counter_22),
    .I2(n129_8) 
);
defparam n129_s2.INIT=8'h14;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_counter_22),
    .I1(n129_8),
    .I2(n612_4),
    .I3(ff_counter_23) 
);
defparam n128_s2.INIT=16'h0708;
  LUT3 n127_s2 (
    .F(n127_7),
    .I0(n612_4),
    .I1(ff_counter_24),
    .I2(n127_11) 
);
defparam n127_s2.INIT=8'h14;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(ff_counter_24),
    .I1(n127_11),
    .I2(n612_4),
    .I3(ff_counter_25) 
);
defparam n126_s2.INIT=16'h0708;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n612_4),
    .I1(n125_8),
    .I2(ff_counter_26) 
);
defparam n125_s2.INIT=8'h14;
  LUT3 n124_s2 (
    .F(n124_7),
    .I0(n612_4),
    .I1(ff_counter_27),
    .I2(n124_8) 
);
defparam n124_s2.INIT=8'h14;
  LUT4 n123_s2 (
    .F(n123_7),
    .I0(ff_counter_27),
    .I1(n124_8),
    .I2(n612_4),
    .I3(ff_counter_28) 
);
defparam n123_s2.INIT=16'h0708;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n612_4),
    .I1(n122_8),
    .I2(ff_counter_0[29]) 
);
defparam n122_s2.INIT=8'h14;
  LUT3 n121_s2 (
    .F(n121_7),
    .I0(n612_4),
    .I1(ff_counter_30),
    .I2(n121_8) 
);
defparam n121_s2.INIT=8'h14;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(ff_counter_30),
    .I1(n121_8),
    .I2(ff_counter_31),
    .I3(n612_4) 
);
defparam n120_s2.INIT=16'h00F8;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(ff_register_value[0]),
    .I1(n683_7) 
);
defparam n79_s1.INIT=4'h8;
  LUT4 n612_s1 (
    .F(n612_4),
    .I0(n612_5),
    .I1(n612_6),
    .I2(n612_7),
    .I3(n612_8) 
);
defparam n612_s1.INIT=16'h4F00;
  LUT4 n147_s3 (
    .F(n147_8),
    .I0(ff_counter_0[0]),
    .I1(ff_counter_0[1]),
    .I2(ff_counter_0[2]),
    .I3(ff_counter_0[3]) 
);
defparam n147_s3.INIT=16'h8000;
  LUT4 n144_s3 (
    .F(n144_8),
    .I0(ff_counter_0[4]),
    .I1(ff_counter_0[5]),
    .I2(ff_counter_0[6]),
    .I3(n147_8) 
);
defparam n144_s3.INIT=16'h8000;
  LUT4 n141_s3 (
    .F(n141_8),
    .I0(n141_9),
    .I1(ff_counter_0[4]),
    .I2(ff_counter_0[5]),
    .I3(n147_8) 
);
defparam n141_s3.INIT=16'h8000;
  LUT3 n135_s3 (
    .F(n135_8),
    .I0(ff_counter_15),
    .I1(ff_counter_14),
    .I2(n137_11) 
);
defparam n135_s3.INIT=8'h80;
  LUT4 n134_s3 (
    .F(n134_8),
    .I0(ff_counter_16),
    .I1(ff_counter_15),
    .I2(ff_counter_14),
    .I3(n137_11) 
);
defparam n134_s3.INIT=16'h8000;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(ff_counter_17),
    .I1(ff_counter_16),
    .I2(ff_counter_15),
    .I3(ff_counter_14) 
);
defparam n133_s3.INIT=16'h8000;
  LUT3 n132_s3 (
    .F(n132_8),
    .I0(ff_counter_18),
    .I1(n133_8),
    .I2(n137_11) 
);
defparam n132_s3.INIT=8'h80;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(n131_11),
    .I1(ff_counter_19),
    .I2(ff_counter_18),
    .I3(n139_11) 
);
defparam n131_s3.INIT=16'h8000;
  LUT3 n129_s3 (
    .F(n129_8),
    .I0(ff_counter_21),
    .I1(ff_counter_20),
    .I2(n131_8) 
);
defparam n129_s3.INIT=8'h80;
  LUT4 n125_s3 (
    .F(n125_8),
    .I0(ff_counter_25),
    .I1(ff_counter_24),
    .I2(n127_9),
    .I3(n129_8) 
);
defparam n125_s3.INIT=16'h8000;
  LUT4 n124_s3 (
    .F(n124_8),
    .I0(n124_9),
    .I1(ff_counter_26),
    .I2(ff_counter_25),
    .I3(n131_8) 
);
defparam n124_s3.INIT=16'h8000;
  LUT3 n122_s3 (
    .F(n122_8),
    .I0(ff_counter_28),
    .I1(ff_counter_27),
    .I2(n124_8) 
);
defparam n122_s3.INIT=8'h80;
  LUT4 n121_s3 (
    .F(n121_8),
    .I0(ff_counter_0[29]),
    .I1(ff_counter_28),
    .I2(ff_counter_27),
    .I3(n124_8) 
);
defparam n121_s3.INIT=16'h8000;
  LUT4 n612_s2 (
    .F(n612_5),
    .I0(n612_9),
    .I1(n612_10),
    .I2(n612_11),
    .I3(n612_12) 
);
defparam n612_s2.INIT=16'h8F00;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(n612_13),
    .I1(ff_count_5),
    .I2(n612_14) 
);
defparam n612_s3.INIT=8'h70;
  LUT4 n612_s4 (
    .F(n612_7),
    .I0(n612_15),
    .I1(ff_reso[2]),
    .I2(n612_16),
    .I3(n612_17) 
);
defparam n612_s4.INIT=16'h0E00;
  LUT3 n612_s5 (
    .F(n612_8),
    .I0(n612_18),
    .I1(n612_19),
    .I2(n141_8) 
);
defparam n612_s5.INIT=8'h10;
  LUT4 n141_s4 (
    .F(n141_9),
    .I0(ff_counter_0[6]),
    .I1(ff_counter_0[7]),
    .I2(ff_counter_0[8]),
    .I3(ff_counter_0[9]) 
);
defparam n141_s4.INIT=16'h8000;
  LUT2 n139_s4 (
    .F(n139_9),
    .I0(ff_counter_11),
    .I1(ff_counter_0[10]) 
);
defparam n139_s4.INIT=4'h8;
  LUT2 n137_s4 (
    .F(n137_9),
    .I0(ff_counter_13),
    .I1(ff_counter_12) 
);
defparam n137_s4.INIT=4'h8;
  LUT2 n127_s4 (
    .F(n127_9),
    .I0(ff_counter_23),
    .I1(ff_counter_22) 
);
defparam n127_s4.INIT=4'h8;
  LUT4 n124_s4 (
    .F(n124_9),
    .I0(ff_counter_24),
    .I1(ff_counter_21),
    .I2(ff_counter_20),
    .I3(n127_9) 
);
defparam n124_s4.INIT=16'h8000;
  LUT3 n612_s6 (
    .F(n612_9),
    .I0(ff_count_1),
    .I1(n612_20),
    .I2(n109_15) 
);
defparam n612_s6.INIT=8'hE8;
  LUT4 n612_s7 (
    .F(n612_10),
    .I0(n612_21),
    .I1(ff_count_0[3]),
    .I2(ff_count_2),
    .I3(n108_15) 
);
defparam n612_s7.INIT=16'hEEE0;
  LUT4 n612_s8 (
    .F(n612_11),
    .I0(n612_22),
    .I1(ff_count_0[3]),
    .I2(n612_21),
    .I3(n612_23) 
);
defparam n612_s8.INIT=16'h0017;
  LUT3 n612_s9 (
    .F(n612_12),
    .I0(n612_13),
    .I1(ff_count_5),
    .I2(n612_24) 
);
defparam n612_s9.INIT=8'h0E;
  LUT4 n612_s10 (
    .F(n612_13),
    .I0(n612_25),
    .I1(n612_26),
    .I2(ff_reso[2]),
    .I3(n612_27) 
);
defparam n612_s10.INIT=16'hAFC0;
  LUT4 n612_s11 (
    .F(n612_14),
    .I0(n103_14),
    .I1(ff_count_7),
    .I2(n104_14),
    .I3(ff_count_6) 
);
defparam n612_s11.INIT=16'h0777;
  LUT4 n612_s12 (
    .F(n612_15),
    .I0(ff_counter_21),
    .I1(n612_28),
    .I2(ff_reso[1]),
    .I3(n612_29) 
);
defparam n612_s12.INIT=16'hF400;
  LUT4 n612_s13 (
    .F(n612_16),
    .I0(ff_counter_27),
    .I1(ff_counter_26),
    .I2(n612_30),
    .I3(n612_31) 
);
defparam n612_s13.INIT=16'h00EF;
  LUT4 n612_s14 (
    .F(n612_17),
    .I0(ff_count_7),
    .I1(ff_count_6),
    .I2(n103_14),
    .I3(n104_14) 
);
defparam n612_s14.INIT=16'hFAE8;
  LUT4 n612_s15 (
    .F(n612_18),
    .I0(n612_32),
    .I1(ff_reso[2]),
    .I2(n139_9),
    .I3(n612_33) 
);
defparam n612_s15.INIT=16'h4FFC;
  LUT4 n612_s16 (
    .F(n612_19),
    .I0(ff_reso[1]),
    .I1(n612_34),
    .I2(ff_reso[2]),
    .I3(n137_9) 
);
defparam n612_s16.INIT=16'hC0FA;
  LUT3 n612_s17 (
    .F(n612_20),
    .I0(n612_35),
    .I1(n612_36),
    .I2(ff_count_0[0]) 
);
defparam n612_s17.INIT=8'hE0;
  LUT4 n612_s18 (
    .F(n612_21),
    .I0(n109_19),
    .I1(n612_25),
    .I2(n612_37),
    .I3(ff_reso[0]) 
);
defparam n612_s18.INIT=16'h0C0A;
  LUT4 n612_s19 (
    .F(n612_22),
    .I0(n108_17),
    .I1(n108_18),
    .I2(ff_reso[2]),
    .I3(ff_count_2) 
);
defparam n612_s19.INIT=16'hC500;
  LUT4 n612_s20 (
    .F(n612_23),
    .I0(n612_38),
    .I1(n612_39),
    .I2(n612_40),
    .I3(ff_count_0[4]) 
);
defparam n612_s20.INIT=16'hF200;
  LUT4 n612_s21 (
    .F(n612_24),
    .I0(n612_39),
    .I1(n612_38),
    .I2(ff_count_0[4]),
    .I3(n612_40) 
);
defparam n612_s21.INIT=16'h000B;
  LUT3 n612_s22 (
    .F(n612_25),
    .I0(ff_counter_23),
    .I1(ff_counter_27),
    .I2(ff_reso[1]) 
);
defparam n612_s22.INIT=8'h35;
  LUT3 n612_s23 (
    .F(n612_26),
    .I0(ff_counter_25),
    .I1(ff_counter_0[29]),
    .I2(ff_reso[1]) 
);
defparam n612_s23.INIT=8'h35;
  LUT4 n612_s24 (
    .F(n612_27),
    .I0(n612_41),
    .I1(n612_42),
    .I2(ff_reso[2]),
    .I3(ff_reso[0]) 
);
defparam n612_s24.INIT=16'h0CFA;
  LUT4 n612_s25 (
    .F(n612_28),
    .I0(ff_counter_19),
    .I1(ff_counter_18),
    .I2(ff_reso[0]),
    .I3(ff_counter_20) 
);
defparam n612_s25.INIT=16'h00F1;
  LUT3 n612_s26 (
    .F(n612_29),
    .I0(n612_43),
    .I1(ff_counter_25),
    .I2(ff_counter_24) 
);
defparam n612_s26.INIT=8'h01;
  LUT3 n612_s27 (
    .F(n612_30),
    .I0(n612_44),
    .I1(ff_counter_31),
    .I2(ff_counter_30) 
);
defparam n612_s27.INIT=8'h01;
  LUT4 n612_s28 (
    .F(n612_31),
    .I0(n612_30),
    .I1(ff_reso[0]),
    .I2(ff_reso[1]),
    .I3(ff_reso[2]) 
);
defparam n612_s28.INIT=16'hE800;
  LUT4 n612_s29 (
    .F(n612_32),
    .I0(ff_counter_21),
    .I1(ff_counter_20),
    .I2(ff_reso[1]),
    .I3(n133_8) 
);
defparam n612_s29.INIT=16'h8F00;
  LUT4 n612_s30 (
    .F(n612_33),
    .I0(n612_45),
    .I1(ff_reso[0]),
    .I2(ff_reso[1]),
    .I3(n139_9) 
);
defparam n612_s30.INIT=16'hBFFC;
  LUT4 n612_s31 (
    .F(n612_34),
    .I0(ff_counter_19),
    .I1(ff_counter_18),
    .I2(ff_reso[1]),
    .I3(ff_reso[0]) 
);
defparam n612_s31.INIT=16'h7770;
  LUT4 n612_s32 (
    .F(n612_35),
    .I0(n108_19),
    .I1(n612_46),
    .I2(ff_reso[2]),
    .I3(ff_reso[0]) 
);
defparam n612_s32.INIT=16'h0A0C;
  LUT4 n612_s33 (
    .F(n612_36),
    .I0(n108_21),
    .I1(n612_47),
    .I2(ff_reso[0]),
    .I3(ff_reso[2]) 
);
defparam n612_s33.INIT=16'hAC00;
  LUT4 n612_s34 (
    .F(n612_37),
    .I0(n109_20),
    .I1(n612_41),
    .I2(ff_reso[2]),
    .I3(ff_reso[0]) 
);
defparam n612_s34.INIT=16'h0305;
  LUT3 n612_s35 (
    .F(n612_38),
    .I0(n612_48),
    .I1(n612_49),
    .I2(ff_reso[0]) 
);
defparam n612_s35.INIT=8'hA3;
  LUT2 n612_s36 (
    .F(n612_39),
    .I0(n612_50),
    .I1(ff_reso[2]) 
);
defparam n612_s36.INIT=4'h1;
  LUT4 n612_s37 (
    .F(n612_40),
    .I0(ff_counter_14),
    .I1(ff_reso[2]),
    .I2(ff_reso[0]),
    .I3(n612_51) 
);
defparam n612_s37.INIT=16'h0130;
  LUT3 n612_s38 (
    .F(n612_41),
    .I0(ff_counter_15),
    .I1(ff_counter_19),
    .I2(ff_reso[1]) 
);
defparam n612_s38.INIT=8'h35;
  LUT3 n612_s39 (
    .F(n612_42),
    .I0(ff_counter_17),
    .I1(ff_counter_21),
    .I2(ff_reso[1]) 
);
defparam n612_s39.INIT=8'h35;
  LUT4 n612_s40 (
    .F(n612_43),
    .I0(ff_counter_23),
    .I1(ff_counter_22),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s40.INIT=16'h0EEE;
  LUT4 n612_s41 (
    .F(n612_44),
    .I0(ff_counter_0[29]),
    .I1(ff_counter_28),
    .I2(ff_reso[1]),
    .I3(ff_reso[2]) 
);
defparam n612_s41.INIT=16'h0EEE;
  LUT4 n612_s42 (
    .F(n612_45),
    .I0(n127_9),
    .I1(ff_reso[2]),
    .I2(ff_counter_14),
    .I3(ff_counter_15) 
);
defparam n612_s42.INIT=16'hB000;
  LUT3 n612_s43 (
    .F(n612_46),
    .I0(ff_counter_0[10]),
    .I1(ff_counter_14),
    .I2(ff_reso[1]) 
);
defparam n612_s43.INIT=8'h35;
  LUT3 n612_s44 (
    .F(n612_47),
    .I0(ff_counter_18),
    .I1(ff_counter_22),
    .I2(ff_reso[1]) 
);
defparam n612_s44.INIT=8'h35;
  LUT4 n612_s45 (
    .F(n612_48),
    .I0(ff_reso[2]),
    .I1(ff_counter_28),
    .I2(ff_counter_24),
    .I3(ff_reso[1]) 
);
defparam n612_s45.INIT=16'h770F;
  LUT4 n612_s46 (
    .F(n612_49),
    .I0(ff_counter_22),
    .I1(ff_reso[2]),
    .I2(ff_counter_26),
    .I3(ff_reso[1]) 
);
defparam n612_s46.INIT=16'hF0BB;
  LUT4 n612_s47 (
    .F(n612_50),
    .I0(ff_counter_18),
    .I1(ff_counter_20),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s47.INIT=16'h35CF;
  LUT4 n612_s48 (
    .F(n612_51),
    .I0(ff_counter_18),
    .I1(ff_counter_16),
    .I2(ff_reso[0]),
    .I3(ff_reso[1]) 
);
defparam n612_s48.INIT=16'hF5CF;
  LUT4 n683_s3 (
    .F(n683_7),
    .I0(ff_register_write),
    .I1(ff_register_index[2]),
    .I2(ff_register_index[3]),
    .I3(ff_register_valid) 
);
defparam n683_s3.INIT=16'h8000;
  LUT3 n131_s5 (
    .F(n131_11),
    .I0(n133_8),
    .I1(ff_counter_13),
    .I2(ff_counter_12) 
);
defparam n131_s5.INIT=8'h80;
  LUT3 n137_s5 (
    .F(n137_11),
    .I0(ff_counter_13),
    .I1(ff_counter_12),
    .I2(n139_11) 
);
defparam n137_s5.INIT=8'h80;
  LUT3 n139_s5 (
    .F(n139_11),
    .I0(n141_8),
    .I1(ff_counter_11),
    .I2(ff_counter_0[10]) 
);
defparam n139_s5.INIT=8'h80;
  LUT3 n127_s5 (
    .F(n127_11),
    .I0(ff_counter_23),
    .I1(ff_counter_22),
    .I2(n129_8) 
);
defparam n127_s5.INIT=8'h80;
  LUT4 n151_s5 (
    .F(n151_11),
    .I0(n612_4),
    .I1(ff_repeat),
    .I2(ff_count_enable),
    .I3(ff_counter_0[0]) 
);
defparam n151_s5.INIT=16'h2FD0;
  LUT3 ff_counter_31_s4 (
    .F(ff_counter_31_9),
    .I0(ff_repeat),
    .I1(n612_4),
    .I2(ff_count_enable) 
);
defparam ff_counter_31_s4.INIT=8'hB0;
  DFFRE ff_reso_2_s0 (
    .Q(ff_reso[2]),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_1_s0 (
    .Q(ff_reso[1]),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_reso_0_s0 (
    .Q(ff_reso[0]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_intr_enable_s0 (
    .Q(ff_intr_enable),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_7_s0 (
    .Q(ff_count_7),
    .D(ff_register_value[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_6_s0 (
    .Q(ff_count_6),
    .D(ff_register_value[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_5_s0 (
    .Q(ff_count_5),
    .D(ff_register_value[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_4_s0 (
    .Q(ff_count_0[4]),
    .D(ff_register_value[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_3_s0 (
    .Q(ff_count_0[3]),
    .D(ff_register_value[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_2_s0 (
    .Q(ff_count_2),
    .D(ff_register_value[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_1_s0 (
    .Q(ff_count_1),
    .D(ff_register_value[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_count_0_s0 (
    .Q(ff_count_0[0]),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n691_3) 
);
  DFFRE ff_valid_s0 (
    .Q(w_rdata_en3),
    .D(n85_5),
    .CLK(clk_14m_d),
    .RESET(n779_4),
    .CE(w_register_valid3) 
);
  DFFRE ff_counter_31_s0 (
    .Q(ff_counter_31),
    .D(n120_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_30_s0 (
    .Q(ff_counter_30),
    .D(n121_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_29_s0 (
    .Q(ff_counter_0[29]),
    .D(n122_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_28_s0 (
    .Q(ff_counter_28),
    .D(n123_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_27_s0 (
    .Q(ff_counter_27),
    .D(n124_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_26_s0 (
    .Q(ff_counter_26),
    .D(n125_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_25_s0 (
    .Q(ff_counter_25),
    .D(n126_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_24_s0 (
    .Q(ff_counter_24),
    .D(n127_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_23_s0 (
    .Q(ff_counter_23),
    .D(n128_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_22_s0 (
    .Q(ff_counter_22),
    .D(n129_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_21_s0 (
    .Q(ff_counter_21),
    .D(n130_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_20_s0 (
    .Q(ff_counter_20),
    .D(n131_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_19_s0 (
    .Q(ff_counter_19),
    .D(n132_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_18_s0 (
    .Q(ff_counter_18),
    .D(n133_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_17_s0 (
    .Q(ff_counter_17),
    .D(n134_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_16_s0 (
    .Q(ff_counter_16),
    .D(n135_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_15_s0 (
    .Q(ff_counter_15),
    .D(n136_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_14_s0 (
    .Q(ff_counter_14),
    .D(n137_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_13_s0 (
    .Q(ff_counter_13),
    .D(n138_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_12_s0 (
    .Q(ff_counter_12),
    .D(n139_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_11_s0 (
    .Q(ff_counter_11),
    .D(n140_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_10_s0 (
    .Q(ff_counter_0[10]),
    .D(n141_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_9_s0 (
    .Q(ff_counter_0[9]),
    .D(n142_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_8_s0 (
    .Q(ff_counter_0[8]),
    .D(n143_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_7_s0 (
    .Q(ff_counter_0[7]),
    .D(n144_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_6_s0 (
    .Q(ff_counter_0[6]),
    .D(n145_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_5_s0 (
    .Q(ff_counter_0[5]),
    .D(n146_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_4_s0 (
    .Q(ff_counter_0[4]),
    .D(n147_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_3_s0 (
    .Q(ff_counter_0[3]),
    .D(n148_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_2_s0 (
    .Q(ff_counter_0[2]),
    .D(n149_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_counter_1_s0 (
    .Q(ff_counter_0[1]),
    .D(n150_7),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(ff_counter_31_9) 
);
  DFFRE ff_count_end_s0 (
    .Q(w_intr_flag3),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n777_4),
    .CE(n612_3) 
);
  DFFRE ff_repeat_s0 (
    .Q(ff_repeat),
    .D(ff_register_value[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n683_4) 
);
  DFFRE ff_count_enable_s1 (
    .Q(ff_count_enable),
    .D(n79_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_count_enable_8) 
);
defparam ff_count_enable_s1.INIT=1'b0;
  DFFRE ff_counter_0_s2 (
    .Q(ff_counter_0[0]),
    .D(n151_11),
    .CLK(clk_14m_d),
    .RESET(n702_4),
    .CE(VCC) 
);
defparam ff_counter_0_s2.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_timer_core_2 */
module msx_timer (
  clk_14m_d,
  n40_5,
  bus_write,
  audio_mclk_d,
  w_bus_ssg_ready1,
  bus_ioreq,
  bus_wdata,
  bus_address,
  bus_timer_rdata_en,
  w_timer_intr_n,
  n227_5,
  n313_5,
  n20_9,
  bus_timer_rdata_1,
  bus_timer_rdata_2,
  bus_timer_rdata_5,
  bus_timer_rdata_6,
  bus_timer_rdata_7
)
;
input clk_14m_d;
input n40_5;
input bus_write;
input audio_mclk_d;
input w_bus_ssg_ready1;
input bus_ioreq;
input [7:0] bus_wdata;
input [7:0] bus_address;
output bus_timer_rdata_en;
output w_timer_intr_n;
output n227_5;
output n313_5;
output n20_9;
output bus_timer_rdata_1;
output bus_timer_rdata_2;
output bus_timer_rdata_5;
output bus_timer_rdata_6;
output bus_timer_rdata_7;
wire n62_6;
wire n62_7;
wire n63_6;
wire n63_7;
wire n534_4;
wire n580_4;
wire n540_4;
wire n556_4;
wire n196_4;
wire n313_4;
wire n424_5;
wire ff_register_write_8;
wire n103_10;
wire n104_10;
wire n105_10;
wire n108_10;
wire n109_10;
wire n295_10;
wire w_register_valid3;
wire w_register_valid2;
wire w_register_valid1;
wire w_register_valid0;
wire n11_6;
wire n10_6;
wire n20_8;
wire n534_5;
wire n556_5;
wire n196_5;
wire n424_6;
wire n424_7;
wire n103_11;
wire n104_11;
wire n105_11;
wire n108_11;
wire n108_12;
wire n109_11;
wire n109_12;
wire n295_11;
wire n103_12;
wire n103_13;
wire n104_12;
wire n104_13;
wire n105_12;
wire n105_13;
wire n108_13;
wire n108_14;
wire n109_13;
wire n20_10;
wire n103_14;
wire n103_15;
wire n103_16;
wire n103_17;
wire n103_18;
wire n104_14;
wire n104_15;
wire n104_16;
wire n104_17;
wire n105_14;
wire n105_15;
wire n105_16;
wire n108_15;
wire n108_16;
wire n109_14;
wire n109_15;
wire n109_16;
wire n103_19;
wire n103_20;
wire n103_21;
wire n103_22;
wire n103_23;
wire n104_18;
wire n104_19;
wire n104_20;
wire n104_21;
wire n104_22;
wire n105_17;
wire n105_18;
wire n108_17;
wire n108_18;
wire n109_17;
wire n109_18;
wire n109_19;
wire n109_20;
wire n109_21;
wire n104_23;
wire n104_24;
wire n108_19;
wire n108_20;
wire n108_21;
wire n108_22;
wire n109_22;
wire n109_23;
wire n109_24;
wire n534_8;
wire n6_6;
wire n227_7;
wire ff_register_valid_10;
wire n20_12;
wire n178_10;
wire ff_rdata_7_7;
wire n493_5;
wire ff_register_write;
wire ff_register_valid;
wire ff_busy;
wire n62_9;
wire n63_9;
wire ff_intr_enable;
wire w_rdata_en0;
wire w_intr_flag0;
wire n702_5;
wire n612_12;
wire n612_16;
wire n612_17;
wire n612_23;
wire n612_26;
wire n85_5;
wire ff_intr_enable_0;
wire w_rdata_en1;
wire w_intr_flag1;
wire n612_10;
wire n612_21;
wire n612_29;
wire n612_35;
wire n612_37;
wire ff_intr_enable_1;
wire w_rdata_en2;
wire w_intr_flag2;
wire n612_7;
wire n612_19;
wire n612_21_2;
wire n612_26_3;
wire ff_intr_enable_4;
wire w_rdata_en3;
wire w_intr_flag3;
wire n612_13;
wire n612_26_5;
wire n612_42;
wire [7:0] ff_register_index;
wire [7:0] ff_register_value;
wire [2:0] ff_counter_select;
wire [3:0] ff_interrupt_clear;
wire [2:1] ff_reso;
wire [7:1] ff_count;
wire [2:1] ff_reso_0;
wire [7:1] ff_count_0;
wire [2:0] ff_reso_1;
wire [7:1] ff_count_1;
wire [25:11] ff_counter;
wire [2:0] ff_reso_2;
wire [7:1] ff_count_2;
wire [31:11] ff_counter_0;
wire VCC;
wire GND;
  LUT3 n62_s6 (
    .F(n62_6),
    .I0(ff_count[2]),
    .I1(ff_count_0[2]),
    .I2(ff_register_index[2]) 
);
defparam n62_s6.INIT=8'hCA;
  LUT3 n62_s7 (
    .F(n62_7),
    .I0(ff_count_1[2]),
    .I1(ff_count_2[2]),
    .I2(ff_register_index[2]) 
);
defparam n62_s7.INIT=8'hCA;
  LUT3 n63_s6 (
    .F(n63_6),
    .I0(ff_count[1]),
    .I1(ff_count_0[1]),
    .I2(ff_register_index[2]) 
);
defparam n63_s6.INIT=8'hCA;
  LUT3 n63_s7 (
    .F(n63_7),
    .I0(ff_count_1[1]),
    .I1(ff_count_2[1]),
    .I2(ff_register_index[2]) 
);
defparam n63_s7.INIT=8'hCA;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(ff_busy),
    .I1(n20_8),
    .I2(n534_5),
    .I3(n534_8) 
);
defparam n534_s1.INIT=16'h4000;
  LUT2 n580_s1 (
    .F(n580_4),
    .I0(bus_write),
    .I1(audio_mclk_d) 
);
defparam n580_s1.INIT=4'hB;
  LUT3 n540_s1 (
    .F(n540_4),
    .I0(ff_busy),
    .I1(n20_12),
    .I2(n534_8) 
);
defparam n540_s1.INIT=8'h40;
  LUT4 n556_s1 (
    .F(n556_4),
    .I0(ff_busy),
    .I1(n20_8),
    .I2(n534_8),
    .I3(n556_5) 
);
defparam n556_s1.INIT=16'h4000;
  LUT4 n196_s1 (
    .F(n196_4),
    .I0(bus_wdata[2]),
    .I1(bus_wdata[3]),
    .I2(bus_wdata[4]),
    .I3(n196_5) 
);
defparam n196_s1.INIT=16'hFEFF;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(audio_mclk_d),
    .I1(n20_8),
    .I2(n534_8),
    .I3(n313_5) 
);
defparam n313_s1.INIT=16'h7FFF;
  LUT4 n424_s2 (
    .F(n424_5),
    .I0(ff_intr_enable),
    .I1(w_intr_flag0),
    .I2(n424_6),
    .I3(n424_7) 
);
defparam n424_s2.INIT=16'h0700;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_8),
    .I0(n556_5),
    .I1(n20_8),
    .I2(n6_6),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h004F;
  LUT4 n103_s6 (
    .F(n103_10),
    .I0(n534_5),
    .I1(ff_register_index[7]),
    .I2(n20_8),
    .I3(n103_11) 
);
defparam n103_s6.INIT=16'h8FFF;
  LUT4 n104_s6 (
    .F(n104_10),
    .I0(n534_5),
    .I1(ff_register_index[6]),
    .I2(n20_8),
    .I3(n104_11) 
);
defparam n104_s6.INIT=16'h8FFF;
  LUT4 n105_s6 (
    .F(n105_10),
    .I0(n534_5),
    .I1(ff_register_index[5]),
    .I2(n20_8),
    .I3(n105_11) 
);
defparam n105_s6.INIT=16'h8FFF;
  LUT4 n108_s6 (
    .F(n108_10),
    .I0(n108_11),
    .I1(n108_12),
    .I2(bus_address[1]),
    .I3(n20_8) 
);
defparam n108_s6.INIT=16'hC5FF;
  LUT4 n109_s6 (
    .F(n109_10),
    .I0(n109_11),
    .I1(n109_12),
    .I2(bus_address[1]),
    .I3(n20_8) 
);
defparam n109_s6.INIT=16'hC5FF;
  LUT4 n295_s5 (
    .F(n295_10),
    .I0(bus_address[1]),
    .I1(bus_address[0]),
    .I2(n295_11),
    .I3(n20_8) 
);
defparam n295_s5.INIT=16'hBF00;
  LUT3 w_register_valid3_s1 (
    .F(w_register_valid3),
    .I0(ff_register_index[2]),
    .I1(ff_register_index[3]),
    .I2(ff_register_valid) 
);
defparam w_register_valid3_s1.INIT=8'h80;
  LUT3 w_register_valid2_s1 (
    .F(w_register_valid2),
    .I0(ff_register_index[2]),
    .I1(ff_register_index[3]),
    .I2(ff_register_valid) 
);
defparam w_register_valid2_s1.INIT=8'h40;
  LUT3 w_register_valid1_s1 (
    .F(w_register_valid1),
    .I0(ff_register_index[3]),
    .I1(ff_register_index[2]),
    .I2(ff_register_valid) 
);
defparam w_register_valid1_s1.INIT=8'h40;
  LUT3 w_register_valid0_s1 (
    .F(w_register_valid0),
    .I0(ff_register_index[2]),
    .I1(ff_register_index[3]),
    .I2(ff_register_valid) 
);
defparam w_register_valid0_s1.INIT=8'h10;
  LUT2 n11_s1 (
    .F(n11_6),
    .I0(n196_4),
    .I1(bus_wdata[0]) 
);
defparam n11_s1.INIT=4'h4;
  LUT2 n10_s1 (
    .F(n10_6),
    .I0(n196_4),
    .I1(bus_wdata[1]) 
);
defparam n10_s1.INIT=4'h4;
  LUT2 n20_s5 (
    .F(n20_8),
    .I0(bus_address[4]),
    .I1(n20_9) 
);
defparam n20_s5.INIT=4'h8;
  LUT2 n534_s2 (
    .F(n534_5),
    .I0(bus_address[0]),
    .I1(bus_address[1]) 
);
defparam n534_s2.INIT=4'h1;
  LUT2 n556_s2 (
    .F(n556_5),
    .I0(bus_address[0]),
    .I1(bus_address[1]) 
);
defparam n556_s2.INIT=4'h8;
  LUT3 n196_s2 (
    .F(n196_5),
    .I0(bus_wdata[5]),
    .I1(bus_wdata[6]),
    .I2(bus_wdata[7]) 
);
defparam n196_s2.INIT=8'h01;
  LUT2 n227_s2 (
    .F(n227_5),
    .I0(w_bus_ssg_ready1),
    .I1(bus_ioreq) 
);
defparam n227_s2.INIT=4'h8;
  LUT2 n313_s2 (
    .F(n313_5),
    .I0(bus_address[0]),
    .I1(bus_address[1]) 
);
defparam n313_s2.INIT=4'h4;
  LUT2 n424_s3 (
    .F(n424_6),
    .I0(w_intr_flag2),
    .I1(ff_intr_enable_1) 
);
defparam n424_s3.INIT=4'h8;
  LUT4 n424_s4 (
    .F(n424_7),
    .I0(w_intr_flag3),
    .I1(ff_intr_enable_4),
    .I2(w_intr_flag1),
    .I3(ff_intr_enable_0) 
);
defparam n424_s4.INIT=16'h0777;
  LUT4 n103_s7 (
    .F(n103_11),
    .I0(ff_counter_select[2]),
    .I1(n103_12),
    .I2(n556_5),
    .I3(n103_13) 
);
defparam n103_s7.INIT=16'h004F;
  LUT4 n104_s7 (
    .F(n104_11),
    .I0(ff_counter_select[2]),
    .I1(n104_12),
    .I2(n556_5),
    .I3(n104_13) 
);
defparam n104_s7.INIT=16'h004F;
  LUT4 n105_s7 (
    .F(n105_11),
    .I0(ff_counter_select[2]),
    .I1(n105_12),
    .I2(n556_5),
    .I3(n105_13) 
);
defparam n105_s7.INIT=16'h004F;
  LUT3 n108_s7 (
    .F(n108_11),
    .I0(ff_register_index[2]),
    .I1(n108_13),
    .I2(bus_address[0]) 
);
defparam n108_s7.INIT=8'h35;
  LUT4 n108_s8 (
    .F(n108_12),
    .I0(ff_counter_select[2]),
    .I1(n108_14),
    .I2(w_intr_flag2),
    .I3(bus_address[0]) 
);
defparam n108_s8.INIT=16'hBBF0;
  LUT4 n109_s7 (
    .F(n109_11),
    .I0(ff_register_index[0]),
    .I1(n63_9),
    .I2(ff_register_index[1]),
    .I3(bus_address[0]) 
);
defparam n109_s7.INIT=16'hF70F;
  LUT4 n109_s8 (
    .F(n109_12),
    .I0(ff_counter_select[2]),
    .I1(n109_13),
    .I2(w_intr_flag1),
    .I3(bus_address[0]) 
);
defparam n109_s8.INIT=16'hBBF0;
  LUT4 n295_s6 (
    .F(n295_11),
    .I0(w_rdata_en0),
    .I1(w_rdata_en1),
    .I2(w_rdata_en2),
    .I3(w_rdata_en3) 
);
defparam n295_s6.INIT=16'h0001;
  LUT4 n20_s6 (
    .F(n20_9),
    .I0(bus_address[2]),
    .I1(bus_address[3]),
    .I2(n20_10),
    .I3(bus_address[5]) 
);
defparam n20_s6.INIT=16'h1000;
  LUT4 n103_s8 (
    .F(n103_12),
    .I0(n612_21_2),
    .I1(n103_14),
    .I2(ff_counter_select[1]),
    .I3(n103_15) 
);
defparam n103_s8.INIT=16'hAFC0;
  LUT4 n103_s9 (
    .F(n103_13),
    .I0(n103_16),
    .I1(n103_17),
    .I2(ff_register_index[3]),
    .I3(n103_18) 
);
defparam n103_s9.INIT=16'h3500;
  LUT4 n104_s8 (
    .F(n104_12),
    .I0(n612_7),
    .I1(n104_14),
    .I2(ff_counter_select[1]),
    .I3(n104_15) 
);
defparam n104_s8.INIT=16'h5FC0;
  LUT4 n104_s9 (
    .F(n104_13),
    .I0(n104_16),
    .I1(n104_17),
    .I2(ff_register_index[3]),
    .I3(n103_18) 
);
defparam n104_s9.INIT=16'h3500;
  LUT4 n105_s8 (
    .F(n105_12),
    .I0(n612_19),
    .I1(n612_13),
    .I2(ff_counter_select[1]),
    .I3(n105_14) 
);
defparam n105_s8.INIT=16'h5FC0;
  LUT4 n105_s9 (
    .F(n105_13),
    .I0(n105_15),
    .I1(n105_16),
    .I2(ff_register_index[3]),
    .I3(n103_18) 
);
defparam n105_s9.INIT=16'h3500;
  LUT3 n108_s9 (
    .F(n108_13),
    .I0(ff_register_index[1]),
    .I1(ff_register_index[0]),
    .I2(n62_9) 
);
defparam n108_s9.INIT=8'h40;
  LUT4 n108_s10 (
    .F(n108_14),
    .I0(n612_26_3),
    .I1(n108_15),
    .I2(ff_counter_select[1]),
    .I3(n108_16) 
);
defparam n108_s10.INIT=16'hAFC0;
  LUT4 n109_s9 (
    .F(n109_13),
    .I0(n109_14),
    .I1(n109_15),
    .I2(ff_counter_select[1]),
    .I3(n109_16) 
);
defparam n109_s9.INIT=16'hAFC0;
  LUT2 n20_s7 (
    .F(n20_10),
    .I0(bus_address[6]),
    .I1(bus_address[7]) 
);
defparam n20_s7.INIT=4'h4;
  LUT4 n103_s10 (
    .F(n103_14),
    .I0(n103_19),
    .I1(n103_20),
    .I2(ff_reso_2[0]),
    .I3(n103_21) 
);
defparam n103_s10.INIT=16'hC0AF;
  LUT4 n103_s11 (
    .F(n103_15),
    .I0(n612_16),
    .I1(n612_37),
    .I2(ff_counter_select[1]),
    .I3(ff_counter_select[0]) 
);
defparam n103_s11.INIT=16'h0CFA;
  LUT4 n103_s12 (
    .F(n103_16),
    .I0(ff_count[7]),
    .I1(ff_count_0[7]),
    .I2(ff_register_index[0]),
    .I3(n103_22) 
);
defparam n103_s12.INIT=16'h305F;
  LUT4 n103_s13 (
    .F(n103_17),
    .I0(ff_count_1[7]),
    .I1(ff_count_2[7]),
    .I2(ff_register_index[0]),
    .I3(n103_23) 
);
defparam n103_s13.INIT=16'h305F;
  LUT3 n103_s14 (
    .F(n103_18),
    .I0(bus_address[1]),
    .I1(ff_register_index[1]),
    .I2(bus_address[0]) 
);
defparam n103_s14.INIT=8'h10;
  LUT4 n104_s10 (
    .F(n104_14),
    .I0(n104_18),
    .I1(n104_19),
    .I2(ff_reso_2[2]),
    .I3(n104_20) 
);
defparam n104_s10.INIT=16'h30AF;
  LUT4 n104_s11 (
    .F(n104_15),
    .I0(n612_17),
    .I1(n612_35),
    .I2(ff_counter_select[1]),
    .I3(ff_counter_select[0]) 
);
defparam n104_s11.INIT=16'h0CFA;
  LUT4 n104_s12 (
    .F(n104_16),
    .I0(ff_count[6]),
    .I1(ff_count_0[6]),
    .I2(ff_register_index[0]),
    .I3(n104_21) 
);
defparam n104_s12.INIT=16'h305F;
  LUT4 n104_s13 (
    .F(n104_17),
    .I0(ff_count_1[6]),
    .I1(ff_count_2[6]),
    .I2(ff_register_index[0]),
    .I3(n104_22) 
);
defparam n104_s13.INIT=16'h305F;
  LUT4 n105_s10 (
    .F(n105_14),
    .I0(n612_23),
    .I1(n612_29),
    .I2(ff_counter_select[1]),
    .I3(ff_counter_select[0]) 
);
defparam n105_s10.INIT=16'h0CFA;
  LUT4 n105_s11 (
    .F(n105_15),
    .I0(ff_count[5]),
    .I1(ff_count_0[5]),
    .I2(ff_register_index[0]),
    .I3(n105_17) 
);
defparam n105_s11.INIT=16'h305F;
  LUT4 n105_s12 (
    .F(n105_16),
    .I0(ff_count_1[5]),
    .I1(ff_count_2[5]),
    .I2(ff_register_index[0]),
    .I3(n105_18) 
);
defparam n105_s12.INIT=16'h305F;
  LUT3 n108_s11 (
    .F(n108_15),
    .I0(n108_17),
    .I1(n108_18),
    .I2(ff_reso_2[2]) 
);
defparam n108_s11.INIT=8'hC5;
  LUT4 n108_s12 (
    .F(n108_16),
    .I0(n612_12),
    .I1(n612_10),
    .I2(ff_counter_select[1]),
    .I3(ff_counter_select[0]) 
);
defparam n108_s12.INIT=16'h0CFA;
  LUT3 n109_s10 (
    .F(n109_14),
    .I0(n109_17),
    .I1(n109_18),
    .I2(ff_reso_1[2]) 
);
defparam n109_s10.INIT=8'hCA;
  LUT4 n109_s11 (
    .F(n109_15),
    .I0(n109_19),
    .I1(n109_20),
    .I2(ff_reso_2[0]),
    .I3(n109_21) 
);
defparam n109_s11.INIT=16'hAFC0;
  LUT4 n109_s12 (
    .F(n109_16),
    .I0(n612_26),
    .I1(n612_21),
    .I2(ff_counter_select[1]),
    .I3(ff_counter_select[0]) 
);
defparam n109_s12.INIT=16'h0CFA;
  LUT3 n103_s15 (
    .F(n103_19),
    .I0(ff_counter_0[27]),
    .I1(ff_counter_0[31]),
    .I2(ff_reso_2[1]) 
);
defparam n103_s15.INIT=8'h35;
  LUT3 n103_s16 (
    .F(n103_20),
    .I0(ff_counter_0[19]),
    .I1(ff_counter_0[23]),
    .I2(ff_reso_2[1]) 
);
defparam n103_s16.INIT=8'h35;
  LUT4 n103_s17 (
    .F(n103_21),
    .I0(n612_42),
    .I1(n612_26_5),
    .I2(ff_reso_2[0]),
    .I3(ff_reso_2[2]) 
);
defparam n103_s17.INIT=16'h03F5;
  LUT4 n103_s18 (
    .F(n103_22),
    .I0(ff_intr_enable_0),
    .I1(ff_intr_enable),
    .I2(ff_register_index[0]),
    .I3(ff_register_index[2]) 
);
defparam n103_s18.INIT=16'hFA0C;
  LUT4 n103_s19 (
    .F(n103_23),
    .I0(ff_intr_enable_4),
    .I1(ff_intr_enable_1),
    .I2(ff_register_index[0]),
    .I3(ff_register_index[2]) 
);
defparam n103_s19.INIT=16'hFA0C;
  LUT3 n104_s14 (
    .F(n104_18),
    .I0(ff_counter_0[24]),
    .I1(ff_counter_0[26]),
    .I2(ff_reso_2[0]) 
);
defparam n104_s14.INIT=8'h35;
  LUT3 n104_s15 (
    .F(n104_19),
    .I0(ff_counter_0[28]),
    .I1(ff_counter_0[30]),
    .I2(ff_reso_2[0]) 
);
defparam n104_s15.INIT=8'hCA;
  LUT4 n104_s16 (
    .F(n104_20),
    .I0(n104_23),
    .I1(n104_24),
    .I2(ff_reso_2[2]),
    .I3(ff_reso_2[1]) 
);
defparam n104_s16.INIT=16'hF50C;
  LUT4 n104_s17 (
    .F(n104_21),
    .I0(ff_reso_0[2]),
    .I1(ff_reso[2]),
    .I2(ff_register_index[0]),
    .I3(ff_register_index[2]) 
);
defparam n104_s17.INIT=16'hFA0C;
  LUT4 n104_s18 (
    .F(n104_22),
    .I0(ff_reso_2[2]),
    .I1(ff_reso_1[2]),
    .I2(ff_register_index[0]),
    .I3(ff_register_index[2]) 
);
defparam n104_s18.INIT=16'hFA0C;
  LUT4 n105_s13 (
    .F(n105_17),
    .I0(ff_reso_0[1]),
    .I1(ff_reso[1]),
    .I2(ff_register_index[0]),
    .I3(ff_register_index[2]) 
);
defparam n105_s13.INIT=16'hFA0C;
  LUT4 n105_s14 (
    .F(n105_18),
    .I0(ff_reso_2[1]),
    .I1(ff_reso_1[1]),
    .I2(ff_register_index[0]),
    .I3(ff_register_index[2]) 
);
defparam n105_s14.INIT=16'hFA0C;
  LUT3 n108_s13 (
    .F(n108_17),
    .I0(n108_19),
    .I1(n108_20),
    .I2(ff_reso_2[0]) 
);
defparam n108_s13.INIT=8'h35;
  LUT3 n108_s14 (
    .F(n108_18),
    .I0(n108_21),
    .I1(n108_22),
    .I2(ff_reso_2[0]) 
);
defparam n108_s14.INIT=8'hCA;
  LUT4 n109_s13 (
    .F(n109_17),
    .I0(ff_counter[13]),
    .I1(ff_counter[17]),
    .I2(ff_reso_1[0]),
    .I3(n109_22) 
);
defparam n109_s13.INIT=16'h305F;
  LUT4 n109_s14 (
    .F(n109_18),
    .I0(ff_counter[21]),
    .I1(ff_counter[25]),
    .I2(ff_reso_1[0]),
    .I3(n109_23) 
);
defparam n109_s14.INIT=16'h305F;
  LUT3 n109_s15 (
    .F(n109_19),
    .I0(ff_counter_0[21]),
    .I1(ff_counter_0[25]),
    .I2(ff_reso_2[1]) 
);
defparam n109_s15.INIT=8'h35;
  LUT3 n109_s16 (
    .F(n109_20),
    .I0(ff_counter_0[13]),
    .I1(ff_counter_0[17]),
    .I2(ff_reso_2[1]) 
);
defparam n109_s16.INIT=8'h35;
  LUT4 n109_s17 (
    .F(n109_21),
    .I0(n103_20),
    .I1(n109_24),
    .I2(ff_reso_2[0]),
    .I3(ff_reso_2[2]) 
);
defparam n109_s17.INIT=16'hFA0C;
  LUT3 n104_s19 (
    .F(n104_23),
    .I0(ff_counter_0[20]),
    .I1(ff_counter_0[22]),
    .I2(ff_reso_2[0]) 
);
defparam n104_s19.INIT=8'h35;
  LUT3 n104_s20 (
    .F(n104_24),
    .I0(ff_counter_0[16]),
    .I1(ff_counter_0[18]),
    .I2(ff_reso_2[0]) 
);
defparam n104_s20.INIT=8'hCA;
  LUT3 n108_s15 (
    .F(n108_19),
    .I0(ff_counter_0[12]),
    .I1(ff_counter_0[16]),
    .I2(ff_reso_2[1]) 
);
defparam n108_s15.INIT=8'h35;
  LUT3 n108_s16 (
    .F(n108_20),
    .I0(ff_counter_0[14]),
    .I1(ff_counter_0[18]),
    .I2(ff_reso_2[1]) 
);
defparam n108_s16.INIT=8'h35;
  LUT3 n108_s17 (
    .F(n108_21),
    .I0(ff_counter_0[20]),
    .I1(ff_counter_0[24]),
    .I2(ff_reso_2[1]) 
);
defparam n108_s17.INIT=8'h35;
  LUT3 n108_s18 (
    .F(n108_22),
    .I0(ff_counter_0[22]),
    .I1(ff_counter_0[26]),
    .I2(ff_reso_2[1]) 
);
defparam n108_s18.INIT=8'h35;
  LUT4 n109_s18 (
    .F(n109_22),
    .I0(ff_counter[15]),
    .I1(ff_counter[11]),
    .I2(ff_reso_1[0]),
    .I3(ff_reso_1[1]) 
);
defparam n109_s18.INIT=16'hFA0C;
  LUT4 n109_s19 (
    .F(n109_23),
    .I0(ff_counter[23]),
    .I1(ff_counter[19]),
    .I2(ff_reso_1[0]),
    .I3(ff_reso_1[1]) 
);
defparam n109_s19.INIT=16'hFA0C;
  LUT3 n109_s20 (
    .F(n109_24),
    .I0(ff_counter_0[11]),
    .I1(ff_counter_0[15]),
    .I2(ff_reso_2[1]) 
);
defparam n109_s20.INIT=8'h35;
  LUT3 n534_s4 (
    .F(n534_8),
    .I0(bus_write),
    .I1(w_bus_ssg_ready1),
    .I2(bus_ioreq) 
);
defparam n534_s4.INIT=8'h80;
  LUT3 n6_s2 (
    .F(n6_6),
    .I0(bus_write),
    .I1(w_bus_ssg_ready1),
    .I2(bus_ioreq) 
);
defparam n6_s2.INIT=8'h40;
  LUT4 n227_s3 (
    .F(n227_7),
    .I0(ff_busy),
    .I1(audio_mclk_d),
    .I2(w_bus_ssg_ready1),
    .I3(bus_ioreq) 
);
defparam n227_s3.INIT=16'hBFFF;
  LUT4 ff_register_valid_s4 (
    .F(ff_register_valid_10),
    .I0(bus_address[0]),
    .I1(bus_address[1]),
    .I2(n20_8),
    .I3(bus_write) 
);
defparam ff_register_valid_s4.INIT=16'hFF70;
  LUT4 n20_s8 (
    .F(n20_12),
    .I0(bus_address[1]),
    .I1(bus_address[0]),
    .I2(bus_address[4]),
    .I3(n20_9) 
);
defparam n20_s8.INIT=16'h4000;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(n20_12),
    .I1(n6_6),
    .I2(bus_timer_rdata_en),
    .I3(ff_busy) 
);
defparam n178_s4.INIT=16'h0F88;
  LUT4 ff_rdata_7_s3 (
    .F(ff_rdata_7_7),
    .I0(ff_busy),
    .I1(bus_write),
    .I2(w_bus_ssg_ready1),
    .I3(bus_ioreq) 
);
defparam ff_rdata_7_s3.INIT=16'h1000;
  LUT4 n493_s1 (
    .F(n493_5),
    .I0(n20_12),
    .I1(bus_write),
    .I2(w_bus_ssg_ready1),
    .I3(bus_ioreq) 
);
defparam n493_s1.INIT=16'h8000;
  DFFRE ff_register_index_7_s0 (
    .Q(ff_register_index[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_index_6_s0 (
    .Q(ff_register_index[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_index_5_s0 (
    .Q(ff_register_index[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_index_3_s0 (
    .Q(ff_register_index[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_index_2_s0 (
    .Q(ff_register_index[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_index_1_s0 (
    .Q(ff_register_index[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_index_0_s0 (
    .Q(ff_register_index[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n534_4) 
);
  DFFRE ff_register_value_7_s0 (
    .Q(ff_register_value[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_6_s0 (
    .Q(ff_register_value[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_5_s0 (
    .Q(ff_register_value[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_4_s0 (
    .Q(ff_register_value[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_3_s0 (
    .Q(ff_register_value[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_2_s0 (
    .Q(ff_register_value[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_1_s0 (
    .Q(ff_register_value[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_register_value_0_s0 (
    .Q(ff_register_value[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n540_4) 
);
  DFFRE ff_counter_select_2_s0 (
    .Q(ff_counter_select[2]),
    .D(n196_4),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n556_4) 
);
  DFFRE ff_counter_select_1_s0 (
    .Q(ff_counter_select[1]),
    .D(n10_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n556_4) 
);
  DFFRE ff_counter_select_0_s0 (
    .Q(ff_counter_select[0]),
    .D(n11_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n556_4) 
);
  DFFRE ff_register_write_s0 (
    .Q(ff_register_write),
    .D(n493_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_register_write_8) 
);
  DFFSE ff_rdata_7_s0 (
    .Q(bus_timer_rdata_7),
    .D(n103_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_rdata_7_7) 
);
  DFFSE ff_rdata_6_s0 (
    .Q(bus_timer_rdata_6),
    .D(n104_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_rdata_7_7) 
);
  DFFSE ff_rdata_5_s0 (
    .Q(bus_timer_rdata_5),
    .D(n105_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_rdata_7_7) 
);
  DFFSE ff_rdata_2_s0 (
    .Q(bus_timer_rdata_2),
    .D(n108_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_rdata_7_7) 
);
  DFFSE ff_rdata_1_s0 (
    .Q(bus_timer_rdata_1),
    .D(n109_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_rdata_7_7) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(bus_timer_rdata_en),
    .D(n295_10),
    .CLK(clk_14m_d),
    .RESET(n580_4),
    .CE(VCC) 
);
  DFFRE ff_interrupt_clear_3_s0 (
    .Q(ff_interrupt_clear[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n313_4),
    .CE(VCC) 
);
  DFFRE ff_interrupt_clear_2_s0 (
    .Q(ff_interrupt_clear[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n313_4),
    .CE(VCC) 
);
  DFFRE ff_interrupt_clear_1_s0 (
    .Q(ff_interrupt_clear[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n313_4),
    .CE(VCC) 
);
  DFFRE ff_interrupt_clear_0_s0 (
    .Q(ff_interrupt_clear[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n313_4),
    .CE(VCC) 
);
  DFFSE ff_intr_n_s0 (
    .Q(w_timer_intr_n),
    .D(n424_5),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(VCC) 
);
  DFFRE ff_register_valid_s1 (
    .Q(ff_register_valid),
    .D(n20_12),
    .CLK(clk_14m_d),
    .RESET(n227_7),
    .CE(ff_register_valid_10) 
);
defparam ff_register_valid_s1.INIT=1'b0;
  DFFRE ff_busy_s2 (
    .Q(ff_busy),
    .D(n178_10),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_busy_s2.INIT=1'b0;
  MUX2_LUT5 n62_s5 (
    .O(n62_9),
    .I0(n62_6),
    .I1(n62_7),
    .S0(ff_register_index[3]) 
);
  MUX2_LUT5 n63_s5 (
    .O(n63_9),
    .I0(n63_6),
    .I1(n63_7),
    .S0(ff_register_index[3]) 
);
  msx_timer_core u_msx_timer_core0 (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .w_register_valid0(w_register_valid0),
    .audio_mclk_d(audio_mclk_d),
    .ff_register_write(ff_register_write),
    .ff_register_valid(ff_register_valid),
    .ff_register_value(ff_register_value[7:0]),
    .ff_register_index(ff_register_index[3:0]),
    .ff_interrupt_clear(ff_interrupt_clear[0]),
    .ff_intr_enable(ff_intr_enable),
    .w_rdata_en0(w_rdata_en0),
    .w_intr_flag0(w_intr_flag0),
    .n702_5(n702_5),
    .n612_12(n612_12),
    .n612_16(n612_16),
    .n612_17(n612_17),
    .n612_23(n612_23),
    .n612_26(n612_26),
    .n85_5(n85_5),
    .ff_reso(ff_reso[2:1]),
    .ff_count_1(ff_count[1]),
    .ff_count_2(ff_count[2]),
    .ff_count_5(ff_count[5]),
    .ff_count_6(ff_count[6]),
    .ff_count_7(ff_count[7])
);
  msx_timer_core_0 u_msx_timer_core1 (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .n85_5(n85_5),
    .w_register_valid1(w_register_valid1),
    .n702_5(n702_5),
    .audio_mclk_d(audio_mclk_d),
    .ff_register_write(ff_register_write),
    .ff_register_valid(ff_register_valid),
    .ff_register_value(ff_register_value[7:0]),
    .ff_register_index(ff_register_index[3:0]),
    .ff_interrupt_clear(ff_interrupt_clear[1]),
    .ff_intr_enable(ff_intr_enable_0),
    .w_rdata_en1(w_rdata_en1),
    .w_intr_flag1(w_intr_flag1),
    .n612_10(n612_10),
    .n612_21(n612_21),
    .n612_29(n612_29),
    .n612_35(n612_35),
    .n612_37(n612_37),
    .ff_reso(ff_reso_0[2:1]),
    .ff_count_1(ff_count_0[1]),
    .ff_count_2(ff_count_0[2]),
    .ff_count_5(ff_count_0[5]),
    .ff_count_6(ff_count_0[6]),
    .ff_count_7(ff_count_0[7])
);
  msx_timer_core_1 u_msx_timer_core2 (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .n85_5(n85_5),
    .w_register_valid2(w_register_valid2),
    .n702_5(n702_5),
    .audio_mclk_d(audio_mclk_d),
    .n109_14(n109_14),
    .ff_register_write(ff_register_write),
    .ff_register_valid(ff_register_valid),
    .ff_register_value(ff_register_value[7:0]),
    .ff_register_index(ff_register_index[3:0]),
    .ff_interrupt_clear(ff_interrupt_clear[2]),
    .ff_intr_enable(ff_intr_enable_1),
    .w_rdata_en2(w_rdata_en2),
    .w_intr_flag2(w_intr_flag2),
    .n612_7(n612_7),
    .n612_19(n612_19),
    .n612_21(n612_21_2),
    .n612_26(n612_26_3),
    .ff_reso(ff_reso_1[2:0]),
    .ff_count_1(ff_count_1[1]),
    .ff_count_2(ff_count_1[2]),
    .ff_count_5(ff_count_1[5]),
    .ff_count_6(ff_count_1[6]),
    .ff_count_7(ff_count_1[7]),
    .ff_counter_11(ff_counter[11]),
    .ff_counter_13(ff_counter[13]),
    .ff_counter_15(ff_counter[15]),
    .ff_counter_17(ff_counter[17]),
    .ff_counter_19(ff_counter[19]),
    .ff_counter_21(ff_counter[21]),
    .ff_counter_23(ff_counter[23]),
    .ff_counter_25(ff_counter[25])
);
  msx_timer_core_2 u_msx_timer_core3 (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .n85_5(n85_5),
    .w_register_valid3(w_register_valid3),
    .n702_5(n702_5),
    .audio_mclk_d(audio_mclk_d),
    .n109_15(n109_15),
    .n108_15(n108_15),
    .n103_14(n103_14),
    .n104_14(n104_14),
    .n109_19(n109_19),
    .n108_17(n108_17),
    .n108_18(n108_18),
    .n108_19(n108_19),
    .n108_21(n108_21),
    .n109_20(n109_20),
    .ff_register_write(ff_register_write),
    .ff_register_valid(ff_register_valid),
    .ff_register_value(ff_register_value[7:0]),
    .ff_register_index(ff_register_index[3:0]),
    .ff_interrupt_clear(ff_interrupt_clear[3]),
    .ff_intr_enable(ff_intr_enable_4),
    .w_rdata_en3(w_rdata_en3),
    .w_intr_flag3(w_intr_flag3),
    .n612_13(n612_13),
    .n612_26(n612_26_5),
    .n612_42(n612_42),
    .ff_reso(ff_reso_2[2:0]),
    .ff_count_1(ff_count_2[1]),
    .ff_count_2(ff_count_2[2]),
    .ff_count_5(ff_count_2[5]),
    .ff_count_6(ff_count_2[6]),
    .ff_count_7(ff_count_2[7]),
    .ff_counter_11(ff_counter_0[11]),
    .ff_counter_12(ff_counter_0[12]),
    .ff_counter_13(ff_counter_0[13]),
    .ff_counter_14(ff_counter_0[14]),
    .ff_counter_15(ff_counter_0[15]),
    .ff_counter_16(ff_counter_0[16]),
    .ff_counter_17(ff_counter_0[17]),
    .ff_counter_18(ff_counter_0[18]),
    .ff_counter_19(ff_counter_0[19]),
    .ff_counter_20(ff_counter_0[20]),
    .ff_counter_21(ff_counter_0[21]),
    .ff_counter_22(ff_counter_0[22]),
    .ff_counter_23(ff_counter_0[23]),
    .ff_counter_24(ff_counter_0[24]),
    .ff_counter_25(ff_counter_0[25]),
    .ff_counter_26(ff_counter_0[26]),
    .ff_counter_27(ff_counter_0[27]),
    .ff_counter_28(ff_counter_0[28]),
    .ff_counter_30(ff_counter_0[30]),
    .ff_counter_31(ff_counter_0[31])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_timer */
module jtopl_div (
  clk_14m_d,
  ff_enable,
  n13_5,
  n6_9,
  cenop_Z,
  cenop_29,
  cnt
)
;
input clk_14m_d;
input ff_enable;
input n13_5;
input n6_9;
output cenop_Z;
output cenop_29;
output [1:0] cnt;
wire n7_6;
wire VCC;
wire GND;
  DFFRE cnt_0_s0 (
    .Q(cnt[0]),
    .D(n7_6),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_enable) 
);
  DFFRE cenop_s0 (
    .Q(cenop_Z),
    .D(n13_5),
    .CLK(clk_14m_d),
    .RESET(cenop_29),
    .CE(VCC) 
);
  DFFRE cnt_1_s0 (
    .Q(cnt[1]),
    .D(n6_9),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(ff_enable) 
);
  INV n7_s2 (
    .O(n7_6),
    .I(cnt[0]) 
);
  INV cenop_s4 (
    .O(cenop_29),
    .I(ff_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_div */
module jtopl_slot_cnt (
  clk_14m_d,
  cenop_Z,
  w_sound_en0,
  op_Z,
  subslot_Z,
  group_Z,
  slot_Z_2,
  slot_Z_3,
  slot_Z_4,
  slot_Z_5,
  slot_Z_6,
  slot_Z_7,
  slot_Z_8,
  slot_Z_11,
  slot_Z_12,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17
)
;
input clk_14m_d;
input cenop_Z;
output w_sound_en0;
output op_Z;
output [2:0] subslot_Z;
output [1:0] group_Z;
output slot_Z_2;
output slot_Z_3;
output slot_Z_4;
output slot_Z_5;
output slot_Z_6;
output slot_Z_7;
output slot_Z_8;
output slot_Z_11;
output slot_Z_12;
output slot_Z_13;
output slot_Z_14;
output slot_Z_17;
wire n28_3;
wire n51_4;
wire n22_7;
wire n47_16;
wire n9_7;
wire n8_5;
wire n20_5;
wire n28_4;
wire n29_6;
wire n21_10;
wire n10_10;
wire [16:1] slot_Z_0;
wire VCC;
wire GND;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(n28_4),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[2]) 
);
defparam n28_s0.INIT=8'h40;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(subslot_Z[1]),
    .I1(subslot_Z[0]),
    .I2(cenop_Z),
    .I3(subslot_Z[2]) 
);
defparam n51_s1.INIT=16'h4000;
  LUT3 n22_s2 (
    .F(n22_7),
    .I0(group_Z[0]),
    .I1(group_Z[1]),
    .I2(n51_4) 
);
defparam n22_s2.INIT=8'h40;
  LUT3 n47_s9 (
    .F(n47_16),
    .I0(subslot_Z[1]),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[2]) 
);
defparam n47_s9.INIT=8'h3A;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(subslot_Z[0]),
    .I1(subslot_Z[1]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s2 (
    .F(n8_5),
    .I0(subslot_Z[0]),
    .I1(subslot_Z[1]),
    .I2(subslot_Z[2]) 
);
defparam n8_s2.INIT=8'h78;
  LUT2 n20_s2 (
    .F(n20_5),
    .I0(group_Z[0]),
    .I1(group_Z[1]) 
);
defparam n20_s2.INIT=4'h6;
  LUT3 n28_s1 (
    .F(n28_4),
    .I0(group_Z[0]),
    .I1(group_Z[1]),
    .I2(subslot_Z[1]) 
);
defparam n28_s1.INIT=8'hE3;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(cenop_Z),
    .I1(n28_4),
    .I2(subslot_Z[0]),
    .I3(subslot_Z[2]) 
);
defparam n29_s2.INIT=16'h2000;
  DFFRE subslot_1_s0 (
    .Q(subslot_Z[1]),
    .D(n9_7),
    .CLK(clk_14m_d),
    .RESET(n51_4),
    .CE(cenop_Z) 
);
  DFFRE subslot_0_s0 (
    .Q(subslot_Z[0]),
    .D(n10_10),
    .CLK(clk_14m_d),
    .RESET(n51_4),
    .CE(cenop_Z) 
);
  DFFRE group_1_s0 (
    .Q(group_Z[1]),
    .D(n20_5),
    .CLK(clk_14m_d),
    .RESET(n22_7),
    .CE(n51_4) 
);
  DFFRE group_0_s0 (
    .Q(group_Z[0]),
    .D(n21_10),
    .CLK(clk_14m_d),
    .RESET(n22_7),
    .CE(n51_4) 
);
  DFFRE slot_17_s0 (
    .Q(slot_Z_17),
    .D(slot_Z_0[16]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_16_s0 (
    .Q(slot_Z_0[16]),
    .D(slot_Z_0[15]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_15_s0 (
    .Q(slot_Z_0[15]),
    .D(slot_Z_14),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_14_s0 (
    .Q(slot_Z_14),
    .D(slot_Z_13),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_13_s0 (
    .Q(slot_Z_13),
    .D(slot_Z_12),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_12_s0 (
    .Q(slot_Z_12),
    .D(slot_Z_11),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_11_s0 (
    .Q(slot_Z_11),
    .D(slot_Z_0[10]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_10_s0 (
    .Q(slot_Z_0[10]),
    .D(slot_Z_0[9]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_9_s0 (
    .Q(slot_Z_0[9]),
    .D(slot_Z_8),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_8_s0 (
    .Q(slot_Z_8),
    .D(slot_Z_7),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_7_s0 (
    .Q(slot_Z_7),
    .D(slot_Z_6),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_6_s0 (
    .Q(slot_Z_6),
    .D(slot_Z_5),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_5_s0 (
    .Q(slot_Z_5),
    .D(slot_Z_4),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_4_s0 (
    .Q(slot_Z_4),
    .D(slot_Z_3),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_3_s0 (
    .Q(slot_Z_3),
    .D(slot_Z_2),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_2_s0 (
    .Q(slot_Z_2),
    .D(slot_Z_0[1]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_1_s0 (
    .Q(slot_Z_0[1]),
    .D(w_sound_en0),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_0_s0 (
    .Q(w_sound_en0),
    .D(n28_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_s0 (
    .Q(op_Z),
    .D(n47_16),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE subslot_2_s0 (
    .Q(subslot_Z[2]),
    .D(n8_5),
    .CLK(clk_14m_d),
    .RESET(n51_4),
    .CE(cenop_Z) 
);
  INV n21_s5 (
    .O(n21_10),
    .I(group_Z[0]) 
);
  INV n10_s5 (
    .O(n10_10),
    .I(subslot_Z[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_slot_cnt */
module jtopl_sh_rst (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  regop_in,
  ksr_II,
  viben_I,
  amen_IV,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out_29,
  shift_out_32,
  shift_out_33
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [33:0] regop_in;
output ksr_II;
output viben_I;
output amen_IV;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output shift_out_29;
output shift_out_32;
output shift_out_33;
wire [16:0] \bits[0] ;
wire [16:0] \bits[1] ;
wire [16:0] \bits[2] ;
wire [16:0] \bits[3] ;
wire [16:0] \bits[4] ;
wire [16:0] \bits[5] ;
wire [16:0] \bits[6] ;
wire [16:0] \bits[7] ;
wire [16:0] \bits[8] ;
wire [16:0] \bits[9] ;
wire [16:0] \bits[10] ;
wire [16:0] \bits[11] ;
wire [16:0] \bits[12] ;
wire [16:0] \bits[13] ;
wire [16:0] \bits[14] ;
wire [16:0] \bits[15] ;
wire [16:0] \bits[16] ;
wire [16:0] \bits[17] ;
wire [16:0] \bits[18] ;
wire [16:0] \bits[19] ;
wire [16:0] \bits[20] ;
wire [16:0] \bits[21] ;
wire [16:0] \bits[22] ;
wire [16:0] \bits[23] ;
wire [16:0] \bits[24] ;
wire [16:0] \bits[25] ;
wire [16:0] \bits[26] ;
wire [16:0] \bits[27] ;
wire [16:0] \bits[28] ;
wire [16:0] \bits[29] ;
wire [16:0] \bits[30] ;
wire [16:0] \bits[31] ;
wire [16:0] \bits[32] ;
wire [16:0] \bits[33] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(regop_in[0]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_17_s0  (
    .Q(rrate_I[1]),
    .D(\bits[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_16_s0  (
    .Q(\bits[1] [16]),
    .D(\bits[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_15_s0  (
    .Q(\bits[1] [15]),
    .D(\bits[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(\bits[1] [14]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(regop_in[1]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_17_s0  (
    .Q(rrate_I[2]),
    .D(\bits[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_16_s0  (
    .Q(\bits[2] [16]),
    .D(\bits[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_15_s0  (
    .Q(\bits[2] [15]),
    .D(\bits[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(\bits[2] [14]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(regop_in[2]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_17_s0  (
    .Q(rrate_I[3]),
    .D(\bits[3] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_16_s0  (
    .Q(\bits[3] [16]),
    .D(\bits[3] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_15_s0  (
    .Q(\bits[3] [15]),
    .D(\bits[3] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_14_s0  (
    .Q(\bits[3] [14]),
    .D(\bits[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_13_s0  (
    .Q(\bits[3] [13]),
    .D(\bits[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_12_s0  (
    .Q(\bits[3] [12]),
    .D(\bits[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_11_s0  (
    .Q(\bits[3] [11]),
    .D(\bits[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_10_s0  (
    .Q(\bits[3] [10]),
    .D(\bits[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_9_s0  (
    .Q(\bits[3] [9]),
    .D(\bits[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_8_s0  (
    .Q(\bits[3] [8]),
    .D(\bits[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_7_s0  (
    .Q(\bits[3] [7]),
    .D(\bits[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_6_s0  (
    .Q(\bits[3] [6]),
    .D(\bits[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_5_s0  (
    .Q(\bits[3] [5]),
    .D(\bits[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_4_s0  (
    .Q(\bits[3] [4]),
    .D(\bits[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_3_s0  (
    .Q(\bits[3] [3]),
    .D(\bits[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(\bits[3] [2]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(regop_in[3]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_17_s0  (
    .Q(sl_I[0]),
    .D(\bits[4] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_16_s0  (
    .Q(\bits[4] [16]),
    .D(\bits[4] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_15_s0  (
    .Q(\bits[4] [15]),
    .D(\bits[4] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_14_s0  (
    .Q(\bits[4] [14]),
    .D(\bits[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_13_s0  (
    .Q(\bits[4] [13]),
    .D(\bits[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_12_s0  (
    .Q(\bits[4] [12]),
    .D(\bits[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_11_s0  (
    .Q(\bits[4] [11]),
    .D(\bits[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_10_s0  (
    .Q(\bits[4] [10]),
    .D(\bits[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_9_s0  (
    .Q(\bits[4] [9]),
    .D(\bits[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_8_s0  (
    .Q(\bits[4] [8]),
    .D(\bits[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_7_s0  (
    .Q(\bits[4] [7]),
    .D(\bits[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_6_s0  (
    .Q(\bits[4] [6]),
    .D(\bits[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_5_s0  (
    .Q(\bits[4] [5]),
    .D(\bits[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_4_s0  (
    .Q(\bits[4] [4]),
    .D(\bits[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_3_s0  (
    .Q(\bits[4] [3]),
    .D(\bits[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(\bits[4] [2]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(regop_in[4]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_17_s0  (
    .Q(sl_I[1]),
    .D(\bits[5] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_16_s0  (
    .Q(\bits[5] [16]),
    .D(\bits[5] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_15_s0  (
    .Q(\bits[5] [15]),
    .D(\bits[5] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_14_s0  (
    .Q(\bits[5] [14]),
    .D(\bits[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_13_s0  (
    .Q(\bits[5] [13]),
    .D(\bits[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_12_s0  (
    .Q(\bits[5] [12]),
    .D(\bits[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_11_s0  (
    .Q(\bits[5] [11]),
    .D(\bits[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_10_s0  (
    .Q(\bits[5] [10]),
    .D(\bits[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_9_s0  (
    .Q(\bits[5] [9]),
    .D(\bits[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_8_s0  (
    .Q(\bits[5] [8]),
    .D(\bits[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_7_s0  (
    .Q(\bits[5] [7]),
    .D(\bits[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_6_s0  (
    .Q(\bits[5] [6]),
    .D(\bits[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_5_s0  (
    .Q(\bits[5] [5]),
    .D(\bits[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_4_s0  (
    .Q(\bits[5] [4]),
    .D(\bits[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_3_s0  (
    .Q(\bits[5] [3]),
    .D(\bits[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(\bits[5] [2]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(regop_in[5]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_17_s0  (
    .Q(sl_I[2]),
    .D(\bits[6] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_16_s0  (
    .Q(\bits[6] [16]),
    .D(\bits[6] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_15_s0  (
    .Q(\bits[6] [15]),
    .D(\bits[6] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_14_s0  (
    .Q(\bits[6] [14]),
    .D(\bits[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_13_s0  (
    .Q(\bits[6] [13]),
    .D(\bits[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_12_s0  (
    .Q(\bits[6] [12]),
    .D(\bits[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_11_s0  (
    .Q(\bits[6] [11]),
    .D(\bits[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_10_s0  (
    .Q(\bits[6] [10]),
    .D(\bits[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_9_s0  (
    .Q(\bits[6] [9]),
    .D(\bits[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_8_s0  (
    .Q(\bits[6] [8]),
    .D(\bits[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_7_s0  (
    .Q(\bits[6] [7]),
    .D(\bits[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_6_s0  (
    .Q(\bits[6] [6]),
    .D(\bits[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_5_s0  (
    .Q(\bits[6] [5]),
    .D(\bits[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_4_s0  (
    .Q(\bits[6] [4]),
    .D(\bits[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_3_s0  (
    .Q(\bits[6] [3]),
    .D(\bits[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(\bits[6] [2]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(regop_in[6]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_17_s0  (
    .Q(sl_I[3]),
    .D(\bits[7] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_16_s0  (
    .Q(\bits[7] [16]),
    .D(\bits[7] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_15_s0  (
    .Q(\bits[7] [15]),
    .D(\bits[7] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_14_s0  (
    .Q(\bits[7] [14]),
    .D(\bits[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_13_s0  (
    .Q(\bits[7] [13]),
    .D(\bits[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_12_s0  (
    .Q(\bits[7] [12]),
    .D(\bits[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_11_s0  (
    .Q(\bits[7] [11]),
    .D(\bits[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_10_s0  (
    .Q(\bits[7] [10]),
    .D(\bits[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_9_s0  (
    .Q(\bits[7] [9]),
    .D(\bits[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_8_s0  (
    .Q(\bits[7] [8]),
    .D(\bits[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_7_s0  (
    .Q(\bits[7] [7]),
    .D(\bits[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_6_s0  (
    .Q(\bits[7] [6]),
    .D(\bits[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_5_s0  (
    .Q(\bits[7] [5]),
    .D(\bits[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_4_s0  (
    .Q(\bits[7] [4]),
    .D(\bits[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_3_s0  (
    .Q(\bits[7] [3]),
    .D(\bits[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(\bits[7] [2]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(regop_in[7]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_17_s0  (
    .Q(drate_I[0]),
    .D(\bits[8] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_16_s0  (
    .Q(\bits[8] [16]),
    .D(\bits[8] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_15_s0  (
    .Q(\bits[8] [15]),
    .D(\bits[8] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_14_s0  (
    .Q(\bits[8] [14]),
    .D(\bits[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_13_s0  (
    .Q(\bits[8] [13]),
    .D(\bits[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_12_s0  (
    .Q(\bits[8] [12]),
    .D(\bits[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_11_s0  (
    .Q(\bits[8] [11]),
    .D(\bits[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_10_s0  (
    .Q(\bits[8] [10]),
    .D(\bits[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_9_s0  (
    .Q(\bits[8] [9]),
    .D(\bits[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_8_s0  (
    .Q(\bits[8] [8]),
    .D(\bits[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_7_s0  (
    .Q(\bits[8] [7]),
    .D(\bits[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_6_s0  (
    .Q(\bits[8] [6]),
    .D(\bits[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_5_s0  (
    .Q(\bits[8] [5]),
    .D(\bits[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_4_s0  (
    .Q(\bits[8] [4]),
    .D(\bits[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_3_s0  (
    .Q(\bits[8] [3]),
    .D(\bits[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(\bits[8] [2]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(regop_in[8]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_17_s0  (
    .Q(drate_I[1]),
    .D(\bits[9] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_16_s0  (
    .Q(\bits[9] [16]),
    .D(\bits[9] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_15_s0  (
    .Q(\bits[9] [15]),
    .D(\bits[9] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_14_s0  (
    .Q(\bits[9] [14]),
    .D(\bits[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_13_s0  (
    .Q(\bits[9] [13]),
    .D(\bits[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_12_s0  (
    .Q(\bits[9] [12]),
    .D(\bits[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_11_s0  (
    .Q(\bits[9] [11]),
    .D(\bits[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_10_s0  (
    .Q(\bits[9] [10]),
    .D(\bits[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_9_s0  (
    .Q(\bits[9] [9]),
    .D(\bits[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_8_s0  (
    .Q(\bits[9] [8]),
    .D(\bits[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_7_s0  (
    .Q(\bits[9] [7]),
    .D(\bits[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_6_s0  (
    .Q(\bits[9] [6]),
    .D(\bits[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_5_s0  (
    .Q(\bits[9] [5]),
    .D(\bits[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_4_s0  (
    .Q(\bits[9] [4]),
    .D(\bits[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_3_s0  (
    .Q(\bits[9] [3]),
    .D(\bits[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(\bits[9] [2]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(regop_in[9]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_17_s0  (
    .Q(drate_I[2]),
    .D(\bits[10] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_16_s0  (
    .Q(\bits[10] [16]),
    .D(\bits[10] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_15_s0  (
    .Q(\bits[10] [15]),
    .D(\bits[10] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_14_s0  (
    .Q(\bits[10] [14]),
    .D(\bits[10] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_13_s0  (
    .Q(\bits[10] [13]),
    .D(\bits[10] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_12_s0  (
    .Q(\bits[10] [12]),
    .D(\bits[10] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_11_s0  (
    .Q(\bits[10] [11]),
    .D(\bits[10] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_10_s0  (
    .Q(\bits[10] [10]),
    .D(\bits[10] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_9_s0  (
    .Q(\bits[10] [9]),
    .D(\bits[10] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_8_s0  (
    .Q(\bits[10] [8]),
    .D(\bits[10] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_7_s0  (
    .Q(\bits[10] [7]),
    .D(\bits[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_6_s0  (
    .Q(\bits[10] [6]),
    .D(\bits[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_5_s0  (
    .Q(\bits[10] [5]),
    .D(\bits[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_4_s0  (
    .Q(\bits[10] [4]),
    .D(\bits[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_3_s0  (
    .Q(\bits[10] [3]),
    .D(\bits[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(\bits[10] [2]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(regop_in[10]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_17_s0  (
    .Q(drate_I[3]),
    .D(\bits[11] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_16_s0  (
    .Q(\bits[11] [16]),
    .D(\bits[11] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_15_s0  (
    .Q(\bits[11] [15]),
    .D(\bits[11] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_14_s0  (
    .Q(\bits[11] [14]),
    .D(\bits[11] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_13_s0  (
    .Q(\bits[11] [13]),
    .D(\bits[11] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_12_s0  (
    .Q(\bits[11] [12]),
    .D(\bits[11] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_11_s0  (
    .Q(\bits[11] [11]),
    .D(\bits[11] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_10_s0  (
    .Q(\bits[11] [10]),
    .D(\bits[11] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_9_s0  (
    .Q(\bits[11] [9]),
    .D(\bits[11] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_8_s0  (
    .Q(\bits[11] [8]),
    .D(\bits[11] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_7_s0  (
    .Q(\bits[11] [7]),
    .D(\bits[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_6_s0  (
    .Q(\bits[11] [6]),
    .D(\bits[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_5_s0  (
    .Q(\bits[11] [5]),
    .D(\bits[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_4_s0  (
    .Q(\bits[11] [4]),
    .D(\bits[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_3_s0  (
    .Q(\bits[11] [3]),
    .D(\bits[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(\bits[11] [2]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(regop_in[11]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_17_s0  (
    .Q(arate_I[0]),
    .D(\bits[12] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_16_s0  (
    .Q(\bits[12] [16]),
    .D(\bits[12] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_15_s0  (
    .Q(\bits[12] [15]),
    .D(\bits[12] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_14_s0  (
    .Q(\bits[12] [14]),
    .D(\bits[12] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_13_s0  (
    .Q(\bits[12] [13]),
    .D(\bits[12] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_12_s0  (
    .Q(\bits[12] [12]),
    .D(\bits[12] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_11_s0  (
    .Q(\bits[12] [11]),
    .D(\bits[12] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_10_s0  (
    .Q(\bits[12] [10]),
    .D(\bits[12] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_9_s0  (
    .Q(\bits[12] [9]),
    .D(\bits[12] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_8_s0  (
    .Q(\bits[12] [8]),
    .D(\bits[12] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_7_s0  (
    .Q(\bits[12] [7]),
    .D(\bits[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_6_s0  (
    .Q(\bits[12] [6]),
    .D(\bits[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_5_s0  (
    .Q(\bits[12] [5]),
    .D(\bits[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_4_s0  (
    .Q(\bits[12] [4]),
    .D(\bits[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_3_s0  (
    .Q(\bits[12] [3]),
    .D(\bits[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(\bits[12] [2]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(regop_in[12]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_17_s0  (
    .Q(arate_I[1]),
    .D(\bits[13] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_16_s0  (
    .Q(\bits[13] [16]),
    .D(\bits[13] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_15_s0  (
    .Q(\bits[13] [15]),
    .D(\bits[13] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_14_s0  (
    .Q(\bits[13] [14]),
    .D(\bits[13] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_13_s0  (
    .Q(\bits[13] [13]),
    .D(\bits[13] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_12_s0  (
    .Q(\bits[13] [12]),
    .D(\bits[13] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_11_s0  (
    .Q(\bits[13] [11]),
    .D(\bits[13] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_10_s0  (
    .Q(\bits[13] [10]),
    .D(\bits[13] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_9_s0  (
    .Q(\bits[13] [9]),
    .D(\bits[13] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_8_s0  (
    .Q(\bits[13] [8]),
    .D(\bits[13] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_7_s0  (
    .Q(\bits[13] [7]),
    .D(\bits[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_6_s0  (
    .Q(\bits[13] [6]),
    .D(\bits[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_5_s0  (
    .Q(\bits[13] [5]),
    .D(\bits[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_4_s0  (
    .Q(\bits[13] [4]),
    .D(\bits[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_3_s0  (
    .Q(\bits[13] [3]),
    .D(\bits[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(\bits[13] [2]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(regop_in[13]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_17_s0  (
    .Q(arate_I[2]),
    .D(\bits[14] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_16_s0  (
    .Q(\bits[14] [16]),
    .D(\bits[14] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_15_s0  (
    .Q(\bits[14] [15]),
    .D(\bits[14] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_14_s0  (
    .Q(\bits[14] [14]),
    .D(\bits[14] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_13_s0  (
    .Q(\bits[14] [13]),
    .D(\bits[14] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_12_s0  (
    .Q(\bits[14] [12]),
    .D(\bits[14] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_11_s0  (
    .Q(\bits[14] [11]),
    .D(\bits[14] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_10_s0  (
    .Q(\bits[14] [10]),
    .D(\bits[14] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_9_s0  (
    .Q(\bits[14] [9]),
    .D(\bits[14] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_8_s0  (
    .Q(\bits[14] [8]),
    .D(\bits[14] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_7_s0  (
    .Q(\bits[14] [7]),
    .D(\bits[14] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_6_s0  (
    .Q(\bits[14] [6]),
    .D(\bits[14] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_5_s0  (
    .Q(\bits[14] [5]),
    .D(\bits[14] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_4_s0  (
    .Q(\bits[14] [4]),
    .D(\bits[14] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_3_s0  (
    .Q(\bits[14] [3]),
    .D(\bits[14] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(\bits[14] [2]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(regop_in[14]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_17_s0  (
    .Q(arate_I[3]),
    .D(\bits[15] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_16_s0  (
    .Q(\bits[15] [16]),
    .D(\bits[15] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_15_s0  (
    .Q(\bits[15] [15]),
    .D(\bits[15] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_14_s0  (
    .Q(\bits[15] [14]),
    .D(\bits[15] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_13_s0  (
    .Q(\bits[15] [13]),
    .D(\bits[15] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_12_s0  (
    .Q(\bits[15] [12]),
    .D(\bits[15] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_11_s0  (
    .Q(\bits[15] [11]),
    .D(\bits[15] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_10_s0  (
    .Q(\bits[15] [10]),
    .D(\bits[15] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_9_s0  (
    .Q(\bits[15] [9]),
    .D(\bits[15] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_8_s0  (
    .Q(\bits[15] [8]),
    .D(\bits[15] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_7_s0  (
    .Q(\bits[15] [7]),
    .D(\bits[15] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_6_s0  (
    .Q(\bits[15] [6]),
    .D(\bits[15] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_5_s0  (
    .Q(\bits[15] [5]),
    .D(\bits[15] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_4_s0  (
    .Q(\bits[15] [4]),
    .D(\bits[15] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_3_s0  (
    .Q(\bits[15] [3]),
    .D(\bits[15] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(\bits[15] [2]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(regop_in[15]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_17_s0  (
    .Q(tl_IV[0]),
    .D(\bits[16] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_16_s0  (
    .Q(\bits[16] [16]),
    .D(\bits[16] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_15_s0  (
    .Q(\bits[16] [15]),
    .D(\bits[16] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_14_s0  (
    .Q(\bits[16] [14]),
    .D(\bits[16] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_13_s0  (
    .Q(\bits[16] [13]),
    .D(\bits[16] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_12_s0  (
    .Q(\bits[16] [12]),
    .D(\bits[16] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_11_s0  (
    .Q(\bits[16] [11]),
    .D(\bits[16] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_10_s0  (
    .Q(\bits[16] [10]),
    .D(\bits[16] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_9_s0  (
    .Q(\bits[16] [9]),
    .D(\bits[16] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_8_s0  (
    .Q(\bits[16] [8]),
    .D(\bits[16] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_7_s0  (
    .Q(\bits[16] [7]),
    .D(\bits[16] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_6_s0  (
    .Q(\bits[16] [6]),
    .D(\bits[16] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_5_s0  (
    .Q(\bits[16] [5]),
    .D(\bits[16] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_4_s0  (
    .Q(\bits[16] [4]),
    .D(\bits[16] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_3_s0  (
    .Q(\bits[16] [3]),
    .D(\bits[16] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(\bits[16] [2]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(regop_in[16]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_17_s0  (
    .Q(tl_IV[1]),
    .D(\bits[17] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_16_s0  (
    .Q(\bits[17] [16]),
    .D(\bits[17] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_15_s0  (
    .Q(\bits[17] [15]),
    .D(\bits[17] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_14_s0  (
    .Q(\bits[17] [14]),
    .D(\bits[17] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_13_s0  (
    .Q(\bits[17] [13]),
    .D(\bits[17] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_12_s0  (
    .Q(\bits[17] [12]),
    .D(\bits[17] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_11_s0  (
    .Q(\bits[17] [11]),
    .D(\bits[17] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_10_s0  (
    .Q(\bits[17] [10]),
    .D(\bits[17] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_9_s0  (
    .Q(\bits[17] [9]),
    .D(\bits[17] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_8_s0  (
    .Q(\bits[17] [8]),
    .D(\bits[17] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_7_s0  (
    .Q(\bits[17] [7]),
    .D(\bits[17] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_6_s0  (
    .Q(\bits[17] [6]),
    .D(\bits[17] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_5_s0  (
    .Q(\bits[17] [5]),
    .D(\bits[17] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_4_s0  (
    .Q(\bits[17] [4]),
    .D(\bits[17] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_3_s0  (
    .Q(\bits[17] [3]),
    .D(\bits[17] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(\bits[17] [2]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(regop_in[17]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_17_s0  (
    .Q(tl_IV[2]),
    .D(\bits[18] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_16_s0  (
    .Q(\bits[18] [16]),
    .D(\bits[18] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_15_s0  (
    .Q(\bits[18] [15]),
    .D(\bits[18] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_14_s0  (
    .Q(\bits[18] [14]),
    .D(\bits[18] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_13_s0  (
    .Q(\bits[18] [13]),
    .D(\bits[18] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_12_s0  (
    .Q(\bits[18] [12]),
    .D(\bits[18] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_11_s0  (
    .Q(\bits[18] [11]),
    .D(\bits[18] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_10_s0  (
    .Q(\bits[18] [10]),
    .D(\bits[18] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_9_s0  (
    .Q(\bits[18] [9]),
    .D(\bits[18] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_8_s0  (
    .Q(\bits[18] [8]),
    .D(\bits[18] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_7_s0  (
    .Q(\bits[18] [7]),
    .D(\bits[18] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_6_s0  (
    .Q(\bits[18] [6]),
    .D(\bits[18] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_5_s0  (
    .Q(\bits[18] [5]),
    .D(\bits[18] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_4_s0  (
    .Q(\bits[18] [4]),
    .D(\bits[18] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_3_s0  (
    .Q(\bits[18] [3]),
    .D(\bits[18] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(\bits[18] [2]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(regop_in[18]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_17_s0  (
    .Q(tl_IV[3]),
    .D(\bits[19] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_16_s0  (
    .Q(\bits[19] [16]),
    .D(\bits[19] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_15_s0  (
    .Q(\bits[19] [15]),
    .D(\bits[19] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_14_s0  (
    .Q(\bits[19] [14]),
    .D(\bits[19] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_13_s0  (
    .Q(\bits[19] [13]),
    .D(\bits[19] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_12_s0  (
    .Q(\bits[19] [12]),
    .D(\bits[19] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_11_s0  (
    .Q(\bits[19] [11]),
    .D(\bits[19] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_10_s0  (
    .Q(\bits[19] [10]),
    .D(\bits[19] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_9_s0  (
    .Q(\bits[19] [9]),
    .D(\bits[19] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_8_s0  (
    .Q(\bits[19] [8]),
    .D(\bits[19] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_7_s0  (
    .Q(\bits[19] [7]),
    .D(\bits[19] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_6_s0  (
    .Q(\bits[19] [6]),
    .D(\bits[19] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_5_s0  (
    .Q(\bits[19] [5]),
    .D(\bits[19] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_4_s0  (
    .Q(\bits[19] [4]),
    .D(\bits[19] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_3_s0  (
    .Q(\bits[19] [3]),
    .D(\bits[19] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(\bits[19] [2]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(regop_in[19]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_17_s0  (
    .Q(tl_IV[4]),
    .D(\bits[20] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_16_s0  (
    .Q(\bits[20] [16]),
    .D(\bits[20] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_15_s0  (
    .Q(\bits[20] [15]),
    .D(\bits[20] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_14_s0  (
    .Q(\bits[20] [14]),
    .D(\bits[20] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_13_s0  (
    .Q(\bits[20] [13]),
    .D(\bits[20] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_12_s0  (
    .Q(\bits[20] [12]),
    .D(\bits[20] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_11_s0  (
    .Q(\bits[20] [11]),
    .D(\bits[20] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_10_s0  (
    .Q(\bits[20] [10]),
    .D(\bits[20] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_9_s0  (
    .Q(\bits[20] [9]),
    .D(\bits[20] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_8_s0  (
    .Q(\bits[20] [8]),
    .D(\bits[20] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_7_s0  (
    .Q(\bits[20] [7]),
    .D(\bits[20] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_6_s0  (
    .Q(\bits[20] [6]),
    .D(\bits[20] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_5_s0  (
    .Q(\bits[20] [5]),
    .D(\bits[20] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_4_s0  (
    .Q(\bits[20] [4]),
    .D(\bits[20] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_3_s0  (
    .Q(\bits[20] [3]),
    .D(\bits[20] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(\bits[20] [2]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(regop_in[20]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_17_s0  (
    .Q(tl_IV[5]),
    .D(\bits[21] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_16_s0  (
    .Q(\bits[21] [16]),
    .D(\bits[21] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_15_s0  (
    .Q(\bits[21] [15]),
    .D(\bits[21] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_14_s0  (
    .Q(\bits[21] [14]),
    .D(\bits[21] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_13_s0  (
    .Q(\bits[21] [13]),
    .D(\bits[21] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_12_s0  (
    .Q(\bits[21] [12]),
    .D(\bits[21] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_11_s0  (
    .Q(\bits[21] [11]),
    .D(\bits[21] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_10_s0  (
    .Q(\bits[21] [10]),
    .D(\bits[21] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_9_s0  (
    .Q(\bits[21] [9]),
    .D(\bits[21] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_8_s0  (
    .Q(\bits[21] [8]),
    .D(\bits[21] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_7_s0  (
    .Q(\bits[21] [7]),
    .D(\bits[21] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_6_s0  (
    .Q(\bits[21] [6]),
    .D(\bits[21] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_5_s0  (
    .Q(\bits[21] [5]),
    .D(\bits[21] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_4_s0  (
    .Q(\bits[21] [4]),
    .D(\bits[21] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_3_s0  (
    .Q(\bits[21] [3]),
    .D(\bits[21] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(\bits[21] [2]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(regop_in[21]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_17_s0  (
    .Q(ksl_IV[0]),
    .D(\bits[22] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_16_s0  (
    .Q(\bits[22] [16]),
    .D(\bits[22] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_15_s0  (
    .Q(\bits[22] [15]),
    .D(\bits[22] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_14_s0  (
    .Q(\bits[22] [14]),
    .D(\bits[22] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_13_s0  (
    .Q(\bits[22] [13]),
    .D(\bits[22] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_12_s0  (
    .Q(\bits[22] [12]),
    .D(\bits[22] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_11_s0  (
    .Q(\bits[22] [11]),
    .D(\bits[22] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_10_s0  (
    .Q(\bits[22] [10]),
    .D(\bits[22] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_9_s0  (
    .Q(\bits[22] [9]),
    .D(\bits[22] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_8_s0  (
    .Q(\bits[22] [8]),
    .D(\bits[22] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_7_s0  (
    .Q(\bits[22] [7]),
    .D(\bits[22] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_6_s0  (
    .Q(\bits[22] [6]),
    .D(\bits[22] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_5_s0  (
    .Q(\bits[22] [5]),
    .D(\bits[22] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_4_s0  (
    .Q(\bits[22] [4]),
    .D(\bits[22] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_3_s0  (
    .Q(\bits[22] [3]),
    .D(\bits[22] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(\bits[22] [2]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(regop_in[22]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_17_s0  (
    .Q(ksl_IV[1]),
    .D(\bits[23] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_16_s0  (
    .Q(\bits[23] [16]),
    .D(\bits[23] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_15_s0  (
    .Q(\bits[23] [15]),
    .D(\bits[23] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_14_s0  (
    .Q(\bits[23] [14]),
    .D(\bits[23] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_13_s0  (
    .Q(\bits[23] [13]),
    .D(\bits[23] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_12_s0  (
    .Q(\bits[23] [12]),
    .D(\bits[23] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_11_s0  (
    .Q(\bits[23] [11]),
    .D(\bits[23] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_10_s0  (
    .Q(\bits[23] [10]),
    .D(\bits[23] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_9_s0  (
    .Q(\bits[23] [9]),
    .D(\bits[23] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_8_s0  (
    .Q(\bits[23] [8]),
    .D(\bits[23] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_7_s0  (
    .Q(\bits[23] [7]),
    .D(\bits[23] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_6_s0  (
    .Q(\bits[23] [6]),
    .D(\bits[23] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_5_s0  (
    .Q(\bits[23] [5]),
    .D(\bits[23] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_4_s0  (
    .Q(\bits[23] [4]),
    .D(\bits[23] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_3_s0  (
    .Q(\bits[23] [3]),
    .D(\bits[23] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(\bits[23] [2]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(regop_in[23]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_17_s0  (
    .Q(mul_II[0]),
    .D(\bits[24] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_16_s0  (
    .Q(\bits[24] [16]),
    .D(\bits[24] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_15_s0  (
    .Q(\bits[24] [15]),
    .D(\bits[24] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_14_s0  (
    .Q(\bits[24] [14]),
    .D(\bits[24] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_13_s0  (
    .Q(\bits[24] [13]),
    .D(\bits[24] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_12_s0  (
    .Q(\bits[24] [12]),
    .D(\bits[24] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_11_s0  (
    .Q(\bits[24] [11]),
    .D(\bits[24] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_10_s0  (
    .Q(\bits[24] [10]),
    .D(\bits[24] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_9_s0  (
    .Q(\bits[24] [9]),
    .D(\bits[24] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_8_s0  (
    .Q(\bits[24] [8]),
    .D(\bits[24] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_7_s0  (
    .Q(\bits[24] [7]),
    .D(\bits[24] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_6_s0  (
    .Q(\bits[24] [6]),
    .D(\bits[24] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_5_s0  (
    .Q(\bits[24] [5]),
    .D(\bits[24] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_4_s0  (
    .Q(\bits[24] [4]),
    .D(\bits[24] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_3_s0  (
    .Q(\bits[24] [3]),
    .D(\bits[24] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(\bits[24] [2]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(regop_in[24]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_17_s0  (
    .Q(mul_II[1]),
    .D(\bits[25] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_16_s0  (
    .Q(\bits[25] [16]),
    .D(\bits[25] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_15_s0  (
    .Q(\bits[25] [15]),
    .D(\bits[25] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_14_s0  (
    .Q(\bits[25] [14]),
    .D(\bits[25] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_13_s0  (
    .Q(\bits[25] [13]),
    .D(\bits[25] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_12_s0  (
    .Q(\bits[25] [12]),
    .D(\bits[25] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_11_s0  (
    .Q(\bits[25] [11]),
    .D(\bits[25] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_10_s0  (
    .Q(\bits[25] [10]),
    .D(\bits[25] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_9_s0  (
    .Q(\bits[25] [9]),
    .D(\bits[25] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_8_s0  (
    .Q(\bits[25] [8]),
    .D(\bits[25] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_7_s0  (
    .Q(\bits[25] [7]),
    .D(\bits[25] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_6_s0  (
    .Q(\bits[25] [6]),
    .D(\bits[25] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_5_s0  (
    .Q(\bits[25] [5]),
    .D(\bits[25] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_4_s0  (
    .Q(\bits[25] [4]),
    .D(\bits[25] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_3_s0  (
    .Q(\bits[25] [3]),
    .D(\bits[25] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(\bits[25] [2]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(regop_in[25]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_17_s0  (
    .Q(mul_II[2]),
    .D(\bits[26] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_16_s0  (
    .Q(\bits[26] [16]),
    .D(\bits[26] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_15_s0  (
    .Q(\bits[26] [15]),
    .D(\bits[26] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_14_s0  (
    .Q(\bits[26] [14]),
    .D(\bits[26] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_13_s0  (
    .Q(\bits[26] [13]),
    .D(\bits[26] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_12_s0  (
    .Q(\bits[26] [12]),
    .D(\bits[26] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_11_s0  (
    .Q(\bits[26] [11]),
    .D(\bits[26] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_10_s0  (
    .Q(\bits[26] [10]),
    .D(\bits[26] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_9_s0  (
    .Q(\bits[26] [9]),
    .D(\bits[26] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_8_s0  (
    .Q(\bits[26] [8]),
    .D(\bits[26] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_7_s0  (
    .Q(\bits[26] [7]),
    .D(\bits[26] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_6_s0  (
    .Q(\bits[26] [6]),
    .D(\bits[26] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_5_s0  (
    .Q(\bits[26] [5]),
    .D(\bits[26] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_4_s0  (
    .Q(\bits[26] [4]),
    .D(\bits[26] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_3_s0  (
    .Q(\bits[26] [3]),
    .D(\bits[26] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_2_s0  (
    .Q(\bits[26] [2]),
    .D(\bits[26] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_1_s0  (
    .Q(\bits[26] [1]),
    .D(\bits[26] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_0_s0  (
    .Q(\bits[26] [0]),
    .D(regop_in[26]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_17_s0  (
    .Q(mul_II[3]),
    .D(\bits[27] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_16_s0  (
    .Q(\bits[27] [16]),
    .D(\bits[27] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_15_s0  (
    .Q(\bits[27] [15]),
    .D(\bits[27] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_14_s0  (
    .Q(\bits[27] [14]),
    .D(\bits[27] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_13_s0  (
    .Q(\bits[27] [13]),
    .D(\bits[27] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_12_s0  (
    .Q(\bits[27] [12]),
    .D(\bits[27] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_11_s0  (
    .Q(\bits[27] [11]),
    .D(\bits[27] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_10_s0  (
    .Q(\bits[27] [10]),
    .D(\bits[27] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_9_s0  (
    .Q(\bits[27] [9]),
    .D(\bits[27] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_8_s0  (
    .Q(\bits[27] [8]),
    .D(\bits[27] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_7_s0  (
    .Q(\bits[27] [7]),
    .D(\bits[27] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_6_s0  (
    .Q(\bits[27] [6]),
    .D(\bits[27] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_5_s0  (
    .Q(\bits[27] [5]),
    .D(\bits[27] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_4_s0  (
    .Q(\bits[27] [4]),
    .D(\bits[27] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_3_s0  (
    .Q(\bits[27] [3]),
    .D(\bits[27] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_2_s0  (
    .Q(\bits[27] [2]),
    .D(\bits[27] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_1_s0  (
    .Q(\bits[27] [1]),
    .D(\bits[27] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_0_s0  (
    .Q(\bits[27] [0]),
    .D(regop_in[27]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_17_s0  (
    .Q(ksr_II),
    .D(\bits[28] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_16_s0  (
    .Q(\bits[28] [16]),
    .D(\bits[28] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_15_s0  (
    .Q(\bits[28] [15]),
    .D(\bits[28] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_14_s0  (
    .Q(\bits[28] [14]),
    .D(\bits[28] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_13_s0  (
    .Q(\bits[28] [13]),
    .D(\bits[28] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_12_s0  (
    .Q(\bits[28] [12]),
    .D(\bits[28] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_11_s0  (
    .Q(\bits[28] [11]),
    .D(\bits[28] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_10_s0  (
    .Q(\bits[28] [10]),
    .D(\bits[28] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_9_s0  (
    .Q(\bits[28] [9]),
    .D(\bits[28] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_8_s0  (
    .Q(\bits[28] [8]),
    .D(\bits[28] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_7_s0  (
    .Q(\bits[28] [7]),
    .D(\bits[28] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_6_s0  (
    .Q(\bits[28] [6]),
    .D(\bits[28] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_5_s0  (
    .Q(\bits[28] [5]),
    .D(\bits[28] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_4_s0  (
    .Q(\bits[28] [4]),
    .D(\bits[28] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_3_s0  (
    .Q(\bits[28] [3]),
    .D(\bits[28] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_2_s0  (
    .Q(\bits[28] [2]),
    .D(\bits[28] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_1_s0  (
    .Q(\bits[28] [1]),
    .D(\bits[28] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_0_s0  (
    .Q(\bits[28] [0]),
    .D(regop_in[28]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_17_s0  (
    .Q(shift_out_29),
    .D(\bits[29] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_16_s0  (
    .Q(\bits[29] [16]),
    .D(\bits[29] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_15_s0  (
    .Q(\bits[29] [15]),
    .D(\bits[29] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_14_s0  (
    .Q(\bits[29] [14]),
    .D(\bits[29] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_13_s0  (
    .Q(\bits[29] [13]),
    .D(\bits[29] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_12_s0  (
    .Q(\bits[29] [12]),
    .D(\bits[29] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_11_s0  (
    .Q(\bits[29] [11]),
    .D(\bits[29] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_10_s0  (
    .Q(\bits[29] [10]),
    .D(\bits[29] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_9_s0  (
    .Q(\bits[29] [9]),
    .D(\bits[29] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_8_s0  (
    .Q(\bits[29] [8]),
    .D(\bits[29] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_7_s0  (
    .Q(\bits[29] [7]),
    .D(\bits[29] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_6_s0  (
    .Q(\bits[29] [6]),
    .D(\bits[29] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_5_s0  (
    .Q(\bits[29] [5]),
    .D(\bits[29] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_4_s0  (
    .Q(\bits[29] [4]),
    .D(\bits[29] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_3_s0  (
    .Q(\bits[29] [3]),
    .D(\bits[29] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_2_s0  (
    .Q(\bits[29] [2]),
    .D(\bits[29] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_1_s0  (
    .Q(\bits[29] [1]),
    .D(\bits[29] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_0_s0  (
    .Q(\bits[29] [0]),
    .D(regop_in[29]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_17_s0  (
    .Q(viben_I),
    .D(\bits[30] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_16_s0  (
    .Q(\bits[30] [16]),
    .D(\bits[30] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_15_s0  (
    .Q(\bits[30] [15]),
    .D(\bits[30] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_14_s0  (
    .Q(\bits[30] [14]),
    .D(\bits[30] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_13_s0  (
    .Q(\bits[30] [13]),
    .D(\bits[30] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_12_s0  (
    .Q(\bits[30] [12]),
    .D(\bits[30] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_11_s0  (
    .Q(\bits[30] [11]),
    .D(\bits[30] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_10_s0  (
    .Q(\bits[30] [10]),
    .D(\bits[30] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_9_s0  (
    .Q(\bits[30] [9]),
    .D(\bits[30] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_8_s0  (
    .Q(\bits[30] [8]),
    .D(\bits[30] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_7_s0  (
    .Q(\bits[30] [7]),
    .D(\bits[30] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_6_s0  (
    .Q(\bits[30] [6]),
    .D(\bits[30] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_5_s0  (
    .Q(\bits[30] [5]),
    .D(\bits[30] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_4_s0  (
    .Q(\bits[30] [4]),
    .D(\bits[30] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_3_s0  (
    .Q(\bits[30] [3]),
    .D(\bits[30] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_2_s0  (
    .Q(\bits[30] [2]),
    .D(\bits[30] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_1_s0  (
    .Q(\bits[30] [1]),
    .D(\bits[30] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_0_s0  (
    .Q(\bits[30] [0]),
    .D(regop_in[30]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_17_s0  (
    .Q(amen_IV),
    .D(\bits[31] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_16_s0  (
    .Q(\bits[31] [16]),
    .D(\bits[31] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_15_s0  (
    .Q(\bits[31] [15]),
    .D(\bits[31] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_14_s0  (
    .Q(\bits[31] [14]),
    .D(\bits[31] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_13_s0  (
    .Q(\bits[31] [13]),
    .D(\bits[31] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_12_s0  (
    .Q(\bits[31] [12]),
    .D(\bits[31] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_11_s0  (
    .Q(\bits[31] [11]),
    .D(\bits[31] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_10_s0  (
    .Q(\bits[31] [10]),
    .D(\bits[31] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_9_s0  (
    .Q(\bits[31] [9]),
    .D(\bits[31] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_8_s0  (
    .Q(\bits[31] [8]),
    .D(\bits[31] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_7_s0  (
    .Q(\bits[31] [7]),
    .D(\bits[31] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_6_s0  (
    .Q(\bits[31] [6]),
    .D(\bits[31] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_5_s0  (
    .Q(\bits[31] [5]),
    .D(\bits[31] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_4_s0  (
    .Q(\bits[31] [4]),
    .D(\bits[31] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_3_s0  (
    .Q(\bits[31] [3]),
    .D(\bits[31] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_2_s0  (
    .Q(\bits[31] [2]),
    .D(\bits[31] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_1_s0  (
    .Q(\bits[31] [1]),
    .D(\bits[31] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_0_s0  (
    .Q(\bits[31] [0]),
    .D(regop_in[31]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_17_s0  (
    .Q(shift_out_32),
    .D(\bits[32] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_16_s0  (
    .Q(\bits[32] [16]),
    .D(\bits[32] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_15_s0  (
    .Q(\bits[32] [15]),
    .D(\bits[32] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_14_s0  (
    .Q(\bits[32] [14]),
    .D(\bits[32] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_13_s0  (
    .Q(\bits[32] [13]),
    .D(\bits[32] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_12_s0  (
    .Q(\bits[32] [12]),
    .D(\bits[32] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_11_s0  (
    .Q(\bits[32] [11]),
    .D(\bits[32] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_10_s0  (
    .Q(\bits[32] [10]),
    .D(\bits[32] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_9_s0  (
    .Q(\bits[32] [9]),
    .D(\bits[32] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_8_s0  (
    .Q(\bits[32] [8]),
    .D(\bits[32] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_7_s0  (
    .Q(\bits[32] [7]),
    .D(\bits[32] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_6_s0  (
    .Q(\bits[32] [6]),
    .D(\bits[32] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_5_s0  (
    .Q(\bits[32] [5]),
    .D(\bits[32] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_4_s0  (
    .Q(\bits[32] [4]),
    .D(\bits[32] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_3_s0  (
    .Q(\bits[32] [3]),
    .D(\bits[32] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_2_s0  (
    .Q(\bits[32] [2]),
    .D(\bits[32] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_1_s0  (
    .Q(\bits[32] [1]),
    .D(\bits[32] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_0_s0  (
    .Q(\bits[32] [0]),
    .D(regop_in[32]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_17_s0  (
    .Q(shift_out_33),
    .D(\bits[33] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_16_s0  (
    .Q(\bits[33] [16]),
    .D(\bits[33] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_15_s0  (
    .Q(\bits[33] [15]),
    .D(\bits[33] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_14_s0  (
    .Q(\bits[33] [14]),
    .D(\bits[33] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_13_s0  (
    .Q(\bits[33] [13]),
    .D(\bits[33] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_12_s0  (
    .Q(\bits[33] [12]),
    .D(\bits[33] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_11_s0  (
    .Q(\bits[33] [11]),
    .D(\bits[33] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_10_s0  (
    .Q(\bits[33] [10]),
    .D(\bits[33] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_9_s0  (
    .Q(\bits[33] [9]),
    .D(\bits[33] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_8_s0  (
    .Q(\bits[33] [8]),
    .D(\bits[33] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_7_s0  (
    .Q(\bits[33] [7]),
    .D(\bits[33] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_6_s0  (
    .Q(\bits[33] [6]),
    .D(\bits[33] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_5_s0  (
    .Q(\bits[33] [5]),
    .D(\bits[33] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_4_s0  (
    .Q(\bits[33] [4]),
    .D(\bits[33] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_3_s0  (
    .Q(\bits[33] [3]),
    .D(\bits[33] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_2_s0  (
    .Q(\bits[33] [2]),
    .D(\bits[33] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_1_s0  (
    .Q(\bits[33] [1]),
    .D(\bits[33] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_0_s0  (
    .Q(\bits[33] [0]),
    .D(regop_in[33]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(rrate_I[0]),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst */
module jtopl_csr (
  up_mult,
  update_op_IV,
  update_op_II,
  up_ksl_tl,
  update_op_I,
  up_wav,
  up_ar_dr,
  up_sl_rr,
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  din_copy,
  ksr_II,
  viben_I,
  amen_IV,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out_29,
  shift_out_32,
  shift_out_33
)
;
input up_mult;
input update_op_IV;
input update_op_II;
input up_ksl_tl;
input update_op_I;
input up_wav;
input up_ar_dr;
input up_sl_rr;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [7:0] din_copy;
output ksr_II;
output viben_I;
output amen_IV;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output shift_out_29;
output shift_out_32;
output shift_out_33;
wire [33:0] regop_in;
wire VCC;
wire GND;
  LUT4 regop_in_31_s0 (
    .F(regop_in[31]),
    .I0(din_copy[7]),
    .I1(amen_IV),
    .I2(up_mult),
    .I3(update_op_IV) 
);
defparam regop_in_31_s0.INIT=16'hACCC;
  LUT4 regop_in_28_s0 (
    .F(regop_in[28]),
    .I0(din_copy[4]),
    .I1(ksr_II),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_28_s0.INIT=16'hACCC;
  LUT4 regop_in_27_s0 (
    .F(regop_in[27]),
    .I0(din_copy[3]),
    .I1(mul_II[3]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_27_s0.INIT=16'hACCC;
  LUT4 regop_in_26_s0 (
    .F(regop_in[26]),
    .I0(din_copy[2]),
    .I1(mul_II[2]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_26_s0.INIT=16'hACCC;
  LUT4 regop_in_25_s0 (
    .F(regop_in[25]),
    .I0(din_copy[1]),
    .I1(mul_II[1]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_25_s0.INIT=16'hACCC;
  LUT4 regop_in_24_s0 (
    .F(regop_in[24]),
    .I0(din_copy[0]),
    .I1(mul_II[0]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_24_s0.INIT=16'hACCC;
  LUT4 regop_in_23_s0 (
    .F(regop_in[23]),
    .I0(din_copy[7]),
    .I1(ksl_IV[1]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_23_s0.INIT=16'hACCC;
  LUT4 regop_in_22_s0 (
    .F(regop_in[22]),
    .I0(din_copy[6]),
    .I1(ksl_IV[0]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_22_s0.INIT=16'hACCC;
  LUT4 regop_in_21_s0 (
    .F(regop_in[21]),
    .I0(din_copy[5]),
    .I1(tl_IV[5]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_21_s0.INIT=16'hACCC;
  LUT4 regop_in_20_s0 (
    .F(regop_in[20]),
    .I0(din_copy[4]),
    .I1(tl_IV[4]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_20_s0.INIT=16'hACCC;
  LUT4 regop_in_19_s0 (
    .F(regop_in[19]),
    .I0(din_copy[3]),
    .I1(tl_IV[3]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_19_s0.INIT=16'hACCC;
  LUT4 regop_in_18_s0 (
    .F(regop_in[18]),
    .I0(din_copy[2]),
    .I1(tl_IV[2]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_18_s0.INIT=16'hACCC;
  LUT4 regop_in_17_s0 (
    .F(regop_in[17]),
    .I0(din_copy[1]),
    .I1(tl_IV[1]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_17_s0.INIT=16'hACCC;
  LUT4 regop_in_16_s0 (
    .F(regop_in[16]),
    .I0(din_copy[0]),
    .I1(tl_IV[0]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_16_s0.INIT=16'hACCC;
  LUT4 regop_in_29_s1 (
    .F(regop_in[29]),
    .I0(din_copy[5]),
    .I1(shift_out_29),
    .I2(up_mult),
    .I3(update_op_I) 
);
defparam regop_in_29_s1.INIT=16'hACCC;
  LUT4 regop_in_30_s2 (
    .F(regop_in[30]),
    .I0(din_copy[6]),
    .I1(viben_I),
    .I2(up_mult),
    .I3(update_op_I) 
);
defparam regop_in_30_s2.INIT=16'hACCC;
  LUT4 regop_in_32_s1 (
    .F(regop_in[32]),
    .I0(din_copy[0]),
    .I1(shift_out_32),
    .I2(up_wav),
    .I3(update_op_I) 
);
defparam regop_in_32_s1.INIT=16'hACCC;
  LUT4 regop_in_33_s2 (
    .F(regop_in[33]),
    .I0(din_copy[1]),
    .I1(shift_out_33),
    .I2(up_wav),
    .I3(update_op_I) 
);
defparam regop_in_33_s2.INIT=16'hACCC;
  LUT4 regop_in_8_s1 (
    .F(regop_in[8]),
    .I0(drate_I[0]),
    .I1(din_copy[0]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_8_s1.INIT=16'hCAAA;
  LUT4 regop_in_9_s1 (
    .F(regop_in[9]),
    .I0(drate_I[1]),
    .I1(din_copy[1]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_9_s1.INIT=16'hCAAA;
  LUT4 regop_in_10_s1 (
    .F(regop_in[10]),
    .I0(drate_I[2]),
    .I1(din_copy[2]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_10_s1.INIT=16'hCAAA;
  LUT4 regop_in_11_s1 (
    .F(regop_in[11]),
    .I0(drate_I[3]),
    .I1(din_copy[3]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_11_s1.INIT=16'hCAAA;
  LUT4 regop_in_12_s1 (
    .F(regop_in[12]),
    .I0(arate_I[0]),
    .I1(din_copy[4]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_12_s1.INIT=16'hCAAA;
  LUT4 regop_in_13_s1 (
    .F(regop_in[13]),
    .I0(arate_I[1]),
    .I1(din_copy[5]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_13_s1.INIT=16'hCAAA;
  LUT4 regop_in_14_s1 (
    .F(regop_in[14]),
    .I0(arate_I[2]),
    .I1(din_copy[6]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_14_s1.INIT=16'hCAAA;
  LUT4 regop_in_15_s2 (
    .F(regop_in[15]),
    .I0(arate_I[3]),
    .I1(din_copy[7]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_15_s2.INIT=16'hCAAA;
  LUT4 regop_in_0_s1 (
    .F(regop_in[0]),
    .I0(rrate_I[0]),
    .I1(din_copy[0]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_0_s1.INIT=16'hCAAA;
  LUT4 regop_in_1_s1 (
    .F(regop_in[1]),
    .I0(rrate_I[1]),
    .I1(din_copy[1]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_1_s1.INIT=16'hCAAA;
  LUT4 regop_in_2_s1 (
    .F(regop_in[2]),
    .I0(rrate_I[2]),
    .I1(din_copy[2]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_2_s1.INIT=16'hCAAA;
  LUT4 regop_in_3_s1 (
    .F(regop_in[3]),
    .I0(rrate_I[3]),
    .I1(din_copy[3]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_3_s1.INIT=16'hCAAA;
  LUT4 regop_in_4_s1 (
    .F(regop_in[4]),
    .I0(sl_I[0]),
    .I1(din_copy[4]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_4_s1.INIT=16'hCAAA;
  LUT4 regop_in_5_s1 (
    .F(regop_in[5]),
    .I0(sl_I[1]),
    .I1(din_copy[5]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_5_s1.INIT=16'hCAAA;
  LUT4 regop_in_6_s1 (
    .F(regop_in[6]),
    .I0(sl_I[2]),
    .I1(din_copy[6]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_6_s1.INIT=16'hCAAA;
  LUT4 regop_in_7_s2 (
    .F(regop_in[7]),
    .I0(sl_I[3]),
    .I1(din_copy[7]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_7_s2.INIT=16'hCAAA;
  jtopl_sh_rst u_regch (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .regop_in(regop_in[33:0]),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out_29(shift_out_29),
    .shift_out_32(shift_out_32),
    .shift_out_33(shift_out_33)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_csr */
module jtopl_reg_ch (
  clk_14m_d,
  audio_mclk_d,
  cenop_Z,
  up_fnumhi,
  up_fnumlo,
  up_fbcon,
  rhy_en_Z,
  din_copy,
  rhy_kon,
  slot_Z_11,
  slot_Z_17,
  sel_ch,
  subslot_Z,
  group_Z,
  pre_con,
  rhyon_csr,
  rhy_oen_Z,
  pre_keyon,
  block_I,
  fnum_I,
  fb_I
)
;
input clk_14m_d;
input audio_mclk_d;
input cenop_Z;
input up_fnumhi;
input up_fnumlo;
input up_fbcon;
input rhy_en_Z;
input [7:0] din_copy;
input [4:0] rhy_kon;
input slot_Z_11;
input slot_Z_17;
input [3:0] sel_ch;
input [2:0] subslot_Z;
input [1:0] group_Z;
output pre_con;
output rhyon_csr;
output rhy_oen_Z;
output pre_keyon;
output [2:0] block_I;
output [9:0] fnum_I;
output [2:0] fb_I;
wire \reg_fb_RAMOUT_7_G[3]_33 ;
wire \reg_fb_RAMOUT_7_G[3]_34 ;
wire \reg_fb_RAMOUT_7_G[3]_35 ;
wire \reg_fb_RAMOUT_7_G[3]_36 ;
wire \reg_fb_RAMOUT_7_G[3]_37 ;
wire \reg_fb_RAMOUT_7_G[3]_38 ;
wire \reg_fb_RAMOUT_7_G[3]_39 ;
wire \reg_fb_RAMOUT_7_G[3]_40 ;
wire \reg_fb_RAMOUT_22_G[3]_33 ;
wire \reg_fb_RAMOUT_22_G[3]_34 ;
wire \reg_fb_RAMOUT_22_G[3]_35 ;
wire \reg_fb_RAMOUT_22_G[3]_36 ;
wire \reg_fb_RAMOUT_22_G[3]_37 ;
wire \reg_fb_RAMOUT_22_G[3]_38 ;
wire \reg_fb_RAMOUT_22_G[3]_39 ;
wire \reg_fb_RAMOUT_22_G[3]_40 ;
wire \reg_fb_RAMOUT_37_G[3]_33 ;
wire \reg_fb_RAMOUT_37_G[3]_34 ;
wire \reg_fb_RAMOUT_37_G[3]_35 ;
wire \reg_fb_RAMOUT_37_G[3]_36 ;
wire \reg_fb_RAMOUT_37_G[3]_37 ;
wire \reg_fb_RAMOUT_37_G[3]_38 ;
wire \reg_fb_RAMOUT_37_G[3]_39 ;
wire \reg_fb_RAMOUT_37_G[3]_40 ;
wire n10_78;
wire n10_79;
wire n10_80;
wire n10_81;
wire n11_78;
wire n11_79;
wire n11_80;
wire n11_81;
wire n12_78;
wire n12_79;
wire n12_80;
wire n12_81;
wire n13_78;
wire n13_79;
wire n13_80;
wire n13_81;
wire n14_78;
wire n14_79;
wire n14_80;
wire n14_81;
wire n15_78;
wire n15_79;
wire n15_80;
wire n15_81;
wire n16_78;
wire n16_79;
wire n16_80;
wire n16_81;
wire n17_78;
wire n17_79;
wire n17_80;
wire n17_81;
wire n18_78;
wire n18_79;
wire n18_80;
wire n18_81;
wire n19_78;
wire n19_79;
wire n19_80;
wire n19_81;
wire n20_78;
wire n20_79;
wire n20_80;
wire n20_81;
wire n21_78;
wire n21_79;
wire n21_80;
wire n21_81;
wire n22_78;
wire n22_79;
wire n22_80;
wire n22_81;
wire n23_78;
wire n23_79;
wire n23_80;
wire n23_81;
wire n27_78;
wire n27_79;
wire n27_80;
wire n27_81;
wire n1021_3;
wire n1023_3;
wire n1030_3;
wire n1032_3;
wire n1040_3;
wire n1042_3;
wire n1050_3;
wire n1052_3;
wire n1060_3;
wire n1062_3;
wire n1070_3;
wire n1072_3;
wire n1080_3;
wire n1082_3;
wire n1090_3;
wire n1092_3;
wire n1100_3;
wire n1102_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1152_3;
wire n1153_3;
wire n1154_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire rhy_oen_4;
wire reg_fb_157;
wire reg_fb_159;
wire reg_fb_161;
wire reg_fb_163;
wire reg_fb_165;
wire reg_fb_167;
wire reg_fb_169;
wire reg_fb_171;
wire reg_fb_173;
wire reg_fb_175;
wire reg_fb_177;
wire reg_fb_179;
wire reg_fb_181;
wire reg_fb_183;
wire reg_fb_185;
wire reg_fb_187;
wire n698_7;
wire n10_89;
wire n11_89;
wire n12_89;
wire n13_89;
wire n14_89;
wire n15_89;
wire n16_89;
wire n17_89;
wire n18_89;
wire n19_89;
wire n20_89;
wire n21_89;
wire n22_89;
wire n23_89;
wire n27_89;
wire n1021_4;
wire n1030_4;
wire n1040_4;
wire n1050_4;
wire n1060_4;
wire n1070_4;
wire n1080_4;
wire n1090_4;
wire n1100_4;
wire reg_fb_188;
wire reg_fb_189;
wire reg_fb_190;
wire reg_fb_191;
wire cur_2_126;
wire cur_1_124;
wire cur_0_117;
wire reg_fb_192;
wire \reg_fb_reg_fb_RAMREG_0_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_0_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_0_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_1_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_1_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_1_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_2_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_2_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_2_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_3_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_3_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_3_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_4_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_4_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_4_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_5_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_5_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_5_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_6_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_6_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_6_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_7_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_7_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_7_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_8_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_8_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_8_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_9_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_9_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_9_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_10_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_10_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_10_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_11_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_11_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_11_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_12_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_12_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_12_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_13_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_13_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_13_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_14_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_14_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_14_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_15_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_15_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_15_G[2]_4 ;
wire \reg_fb_RAMOUT_7_G[3]_42 ;
wire \reg_fb_RAMOUT_7_G[3]_44 ;
wire \reg_fb_RAMOUT_7_G[3]_46 ;
wire \reg_fb_RAMOUT_7_G[3]_48 ;
wire \reg_fb_RAMOUT_22_G[3]_42 ;
wire \reg_fb_RAMOUT_22_G[3]_44 ;
wire \reg_fb_RAMOUT_22_G[3]_46 ;
wire \reg_fb_RAMOUT_22_G[3]_48 ;
wire \reg_fb_RAMOUT_37_G[3]_42 ;
wire \reg_fb_RAMOUT_37_G[3]_44 ;
wire \reg_fb_RAMOUT_37_G[3]_46 ;
wire \reg_fb_RAMOUT_37_G[3]_48 ;
wire n10_83;
wire n10_85;
wire n11_83;
wire n11_85;
wire n12_83;
wire n12_85;
wire n13_83;
wire n13_85;
wire n14_83;
wire n14_85;
wire n15_83;
wire n15_85;
wire n16_83;
wire n16_85;
wire n17_83;
wire n17_85;
wire n18_83;
wire n18_85;
wire n19_83;
wire n19_85;
wire n20_83;
wire n20_85;
wire n21_83;
wire n21_85;
wire n22_83;
wire n22_85;
wire n23_83;
wire n23_85;
wire n27_83;
wire n27_85;
wire \reg_fb_RAMOUT_7_G[3]_50 ;
wire \reg_fb_RAMOUT_7_G[3]_52 ;
wire \reg_fb_RAMOUT_22_G[3]_50 ;
wire \reg_fb_RAMOUT_22_G[3]_52 ;
wire \reg_fb_RAMOUT_37_G[3]_50 ;
wire \reg_fb_RAMOUT_37_G[3]_52 ;
wire n10_87;
wire n11_87;
wire n12_87;
wire n13_87;
wire n14_87;
wire n15_87;
wire n16_87;
wire n17_87;
wire n18_87;
wire n19_87;
wire n20_87;
wire n21_87;
wire n22_87;
wire n23_87;
wire n27_87;
wire \reg_fb_RAMOUT_0_G[0]_6 ;
wire \reg_fb_RAMOUT_15_G[0]_6 ;
wire \reg_fb_RAMOUT_30_G[0]_6 ;
wire [3:0] cur;
wire [8:0] reg_keyon;
wire [8:0] reg_con;
wire [2:0] \reg_block[8] ;
wire [2:0] \reg_block[7] ;
wire [2:0] \reg_block[6] ;
wire [2:0] \reg_block[5] ;
wire [2:0] \reg_block[4] ;
wire [2:0] \reg_block[3] ;
wire [2:0] \reg_block[2] ;
wire [2:0] \reg_block[1] ;
wire [2:0] \reg_block[0] ;
wire [9:0] \reg_fnum[8] ;
wire [9:0] \reg_fnum[7] ;
wire [9:0] \reg_fnum[6] ;
wire [9:0] \reg_fnum[5] ;
wire [9:0] \reg_fnum[4] ;
wire [9:0] \reg_fnum[3] ;
wire [9:0] \reg_fnum[2] ;
wire [9:0] \reg_fnum[1] ;
wire [9:0] \reg_fnum[0] ;
wire [4:0] rhy_csr;
wire VCC;
wire GND;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s7  (
    .F(\reg_fb_RAMOUT_7_G[3]_33 ),
    .I0(\reg_fb_reg_fb_RAMREG_0_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_8_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s7 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s8  (
    .F(\reg_fb_RAMOUT_7_G[3]_34 ),
    .I0(\reg_fb_reg_fb_RAMREG_4_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_12_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s8 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s9  (
    .F(\reg_fb_RAMOUT_7_G[3]_35 ),
    .I0(\reg_fb_reg_fb_RAMREG_2_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_10_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s9 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s10  (
    .F(\reg_fb_RAMOUT_7_G[3]_36 ),
    .I0(\reg_fb_reg_fb_RAMREG_6_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_14_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s10 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s11  (
    .F(\reg_fb_RAMOUT_7_G[3]_37 ),
    .I0(\reg_fb_reg_fb_RAMREG_1_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_9_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s11 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s12  (
    .F(\reg_fb_RAMOUT_7_G[3]_38 ),
    .I0(\reg_fb_reg_fb_RAMREG_5_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_13_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s12 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s13  (
    .F(\reg_fb_RAMOUT_7_G[3]_39 ),
    .I0(\reg_fb_reg_fb_RAMREG_3_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_11_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s13 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s14  (
    .F(\reg_fb_RAMOUT_7_G[3]_40 ),
    .I0(\reg_fb_reg_fb_RAMREG_7_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_15_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s14 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s7  (
    .F(\reg_fb_RAMOUT_22_G[3]_33 ),
    .I0(\reg_fb_reg_fb_RAMREG_0_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_8_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s7 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s8  (
    .F(\reg_fb_RAMOUT_22_G[3]_34 ),
    .I0(\reg_fb_reg_fb_RAMREG_4_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_12_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s8 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s9  (
    .F(\reg_fb_RAMOUT_22_G[3]_35 ),
    .I0(\reg_fb_reg_fb_RAMREG_2_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_10_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s9 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s10  (
    .F(\reg_fb_RAMOUT_22_G[3]_36 ),
    .I0(\reg_fb_reg_fb_RAMREG_6_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_14_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s10 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s11  (
    .F(\reg_fb_RAMOUT_22_G[3]_37 ),
    .I0(\reg_fb_reg_fb_RAMREG_1_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_9_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s11 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s12  (
    .F(\reg_fb_RAMOUT_22_G[3]_38 ),
    .I0(\reg_fb_reg_fb_RAMREG_5_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_13_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s12 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s13  (
    .F(\reg_fb_RAMOUT_22_G[3]_39 ),
    .I0(\reg_fb_reg_fb_RAMREG_3_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_11_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s13 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s14  (
    .F(\reg_fb_RAMOUT_22_G[3]_40 ),
    .I0(\reg_fb_reg_fb_RAMREG_7_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_15_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s14 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s7  (
    .F(\reg_fb_RAMOUT_37_G[3]_33 ),
    .I0(\reg_fb_reg_fb_RAMREG_0_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_8_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s7 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s8  (
    .F(\reg_fb_RAMOUT_37_G[3]_34 ),
    .I0(\reg_fb_reg_fb_RAMREG_4_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_12_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s8 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s9  (
    .F(\reg_fb_RAMOUT_37_G[3]_35 ),
    .I0(\reg_fb_reg_fb_RAMREG_2_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_10_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s9 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s10  (
    .F(\reg_fb_RAMOUT_37_G[3]_36 ),
    .I0(\reg_fb_reg_fb_RAMREG_6_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_14_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s10 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s11  (
    .F(\reg_fb_RAMOUT_37_G[3]_37 ),
    .I0(\reg_fb_reg_fb_RAMREG_1_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_9_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s11 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s12  (
    .F(\reg_fb_RAMOUT_37_G[3]_38 ),
    .I0(\reg_fb_reg_fb_RAMREG_5_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_13_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s12 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s13  (
    .F(\reg_fb_RAMOUT_37_G[3]_39 ),
    .I0(\reg_fb_reg_fb_RAMREG_3_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_11_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s13 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s14  (
    .F(\reg_fb_RAMOUT_37_G[3]_40 ),
    .I0(\reg_fb_reg_fb_RAMREG_7_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_15_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s14 .INIT=8'hCA;
  LUT3 n10_s67 (
    .F(n10_78),
    .I0(reg_keyon[0]),
    .I1(reg_keyon[1]),
    .I2(cur[0]) 
);
defparam n10_s67.INIT=8'hCA;
  LUT3 n10_s68 (
    .F(n10_79),
    .I0(reg_keyon[2]),
    .I1(reg_keyon[3]),
    .I2(cur[0]) 
);
defparam n10_s68.INIT=8'hCA;
  LUT3 n10_s69 (
    .F(n10_80),
    .I0(reg_keyon[4]),
    .I1(reg_keyon[5]),
    .I2(cur[0]) 
);
defparam n10_s69.INIT=8'hCA;
  LUT3 n10_s70 (
    .F(n10_81),
    .I0(reg_keyon[6]),
    .I1(reg_keyon[7]),
    .I2(cur[0]) 
);
defparam n10_s70.INIT=8'hCA;
  LUT3 n11_s67 (
    .F(n11_78),
    .I0(\reg_block[0] [2]),
    .I1(\reg_block[1] [2]),
    .I2(cur[0]) 
);
defparam n11_s67.INIT=8'hCA;
  LUT3 n11_s68 (
    .F(n11_79),
    .I0(\reg_block[2] [2]),
    .I1(\reg_block[3] [2]),
    .I2(cur[0]) 
);
defparam n11_s68.INIT=8'hCA;
  LUT3 n11_s69 (
    .F(n11_80),
    .I0(\reg_block[4] [2]),
    .I1(\reg_block[5] [2]),
    .I2(cur[0]) 
);
defparam n11_s69.INIT=8'hCA;
  LUT3 n11_s70 (
    .F(n11_81),
    .I0(\reg_block[6] [2]),
    .I1(\reg_block[7] [2]),
    .I2(cur[0]) 
);
defparam n11_s70.INIT=8'hCA;
  LUT3 n12_s67 (
    .F(n12_78),
    .I0(\reg_block[0] [1]),
    .I1(\reg_block[1] [1]),
    .I2(cur[0]) 
);
defparam n12_s67.INIT=8'hCA;
  LUT3 n12_s68 (
    .F(n12_79),
    .I0(\reg_block[2] [1]),
    .I1(\reg_block[3] [1]),
    .I2(cur[0]) 
);
defparam n12_s68.INIT=8'hCA;
  LUT3 n12_s69 (
    .F(n12_80),
    .I0(\reg_block[4] [1]),
    .I1(\reg_block[5] [1]),
    .I2(cur[0]) 
);
defparam n12_s69.INIT=8'hCA;
  LUT3 n12_s70 (
    .F(n12_81),
    .I0(\reg_block[6] [1]),
    .I1(\reg_block[7] [1]),
    .I2(cur[0]) 
);
defparam n12_s70.INIT=8'hCA;
  LUT3 n13_s67 (
    .F(n13_78),
    .I0(\reg_block[0] [0]),
    .I1(\reg_block[1] [0]),
    .I2(cur[0]) 
);
defparam n13_s67.INIT=8'hCA;
  LUT3 n13_s68 (
    .F(n13_79),
    .I0(\reg_block[2] [0]),
    .I1(\reg_block[3] [0]),
    .I2(cur[0]) 
);
defparam n13_s68.INIT=8'hCA;
  LUT3 n13_s69 (
    .F(n13_80),
    .I0(\reg_block[4] [0]),
    .I1(\reg_block[5] [0]),
    .I2(cur[0]) 
);
defparam n13_s69.INIT=8'hCA;
  LUT3 n13_s70 (
    .F(n13_81),
    .I0(\reg_block[6] [0]),
    .I1(\reg_block[7] [0]),
    .I2(cur[0]) 
);
defparam n13_s70.INIT=8'hCA;
  LUT3 n14_s67 (
    .F(n14_78),
    .I0(\reg_fnum[0] [9]),
    .I1(\reg_fnum[1] [9]),
    .I2(cur[0]) 
);
defparam n14_s67.INIT=8'hCA;
  LUT3 n14_s68 (
    .F(n14_79),
    .I0(\reg_fnum[2] [9]),
    .I1(\reg_fnum[3] [9]),
    .I2(cur[0]) 
);
defparam n14_s68.INIT=8'hCA;
  LUT3 n14_s69 (
    .F(n14_80),
    .I0(\reg_fnum[4] [9]),
    .I1(\reg_fnum[5] [9]),
    .I2(cur[0]) 
);
defparam n14_s69.INIT=8'hCA;
  LUT3 n14_s70 (
    .F(n14_81),
    .I0(\reg_fnum[6] [9]),
    .I1(\reg_fnum[7] [9]),
    .I2(cur[0]) 
);
defparam n14_s70.INIT=8'hCA;
  LUT3 n15_s67 (
    .F(n15_78),
    .I0(\reg_fnum[0] [8]),
    .I1(\reg_fnum[1] [8]),
    .I2(cur[0]) 
);
defparam n15_s67.INIT=8'hCA;
  LUT3 n15_s68 (
    .F(n15_79),
    .I0(\reg_fnum[2] [8]),
    .I1(\reg_fnum[3] [8]),
    .I2(cur[0]) 
);
defparam n15_s68.INIT=8'hCA;
  LUT3 n15_s69 (
    .F(n15_80),
    .I0(\reg_fnum[4] [8]),
    .I1(\reg_fnum[5] [8]),
    .I2(cur[0]) 
);
defparam n15_s69.INIT=8'hCA;
  LUT3 n15_s70 (
    .F(n15_81),
    .I0(\reg_fnum[6] [8]),
    .I1(\reg_fnum[7] [8]),
    .I2(cur[0]) 
);
defparam n15_s70.INIT=8'hCA;
  LUT3 n16_s67 (
    .F(n16_78),
    .I0(\reg_fnum[0] [7]),
    .I1(\reg_fnum[1] [7]),
    .I2(cur[0]) 
);
defparam n16_s67.INIT=8'hCA;
  LUT3 n16_s68 (
    .F(n16_79),
    .I0(\reg_fnum[2] [7]),
    .I1(\reg_fnum[3] [7]),
    .I2(cur[0]) 
);
defparam n16_s68.INIT=8'hCA;
  LUT3 n16_s69 (
    .F(n16_80),
    .I0(\reg_fnum[4] [7]),
    .I1(\reg_fnum[5] [7]),
    .I2(cur[0]) 
);
defparam n16_s69.INIT=8'hCA;
  LUT3 n16_s70 (
    .F(n16_81),
    .I0(\reg_fnum[6] [7]),
    .I1(\reg_fnum[7] [7]),
    .I2(cur[0]) 
);
defparam n16_s70.INIT=8'hCA;
  LUT3 n17_s67 (
    .F(n17_78),
    .I0(\reg_fnum[0] [6]),
    .I1(\reg_fnum[1] [6]),
    .I2(cur[0]) 
);
defparam n17_s67.INIT=8'hCA;
  LUT3 n17_s68 (
    .F(n17_79),
    .I0(\reg_fnum[2] [6]),
    .I1(\reg_fnum[3] [6]),
    .I2(cur[0]) 
);
defparam n17_s68.INIT=8'hCA;
  LUT3 n17_s69 (
    .F(n17_80),
    .I0(\reg_fnum[4] [6]),
    .I1(\reg_fnum[5] [6]),
    .I2(cur[0]) 
);
defparam n17_s69.INIT=8'hCA;
  LUT3 n17_s70 (
    .F(n17_81),
    .I0(\reg_fnum[6] [6]),
    .I1(\reg_fnum[7] [6]),
    .I2(cur[0]) 
);
defparam n17_s70.INIT=8'hCA;
  LUT3 n18_s67 (
    .F(n18_78),
    .I0(\reg_fnum[0] [5]),
    .I1(\reg_fnum[1] [5]),
    .I2(cur[0]) 
);
defparam n18_s67.INIT=8'hCA;
  LUT3 n18_s68 (
    .F(n18_79),
    .I0(\reg_fnum[2] [5]),
    .I1(\reg_fnum[3] [5]),
    .I2(cur[0]) 
);
defparam n18_s68.INIT=8'hCA;
  LUT3 n18_s69 (
    .F(n18_80),
    .I0(\reg_fnum[4] [5]),
    .I1(\reg_fnum[5] [5]),
    .I2(cur[0]) 
);
defparam n18_s69.INIT=8'hCA;
  LUT3 n18_s70 (
    .F(n18_81),
    .I0(\reg_fnum[6] [5]),
    .I1(\reg_fnum[7] [5]),
    .I2(cur[0]) 
);
defparam n18_s70.INIT=8'hCA;
  LUT3 n19_s67 (
    .F(n19_78),
    .I0(\reg_fnum[0] [4]),
    .I1(\reg_fnum[1] [4]),
    .I2(cur[0]) 
);
defparam n19_s67.INIT=8'hCA;
  LUT3 n19_s68 (
    .F(n19_79),
    .I0(\reg_fnum[2] [4]),
    .I1(\reg_fnum[3] [4]),
    .I2(cur[0]) 
);
defparam n19_s68.INIT=8'hCA;
  LUT3 n19_s69 (
    .F(n19_80),
    .I0(\reg_fnum[4] [4]),
    .I1(\reg_fnum[5] [4]),
    .I2(cur[0]) 
);
defparam n19_s69.INIT=8'hCA;
  LUT3 n19_s70 (
    .F(n19_81),
    .I0(\reg_fnum[6] [4]),
    .I1(\reg_fnum[7] [4]),
    .I2(cur[0]) 
);
defparam n19_s70.INIT=8'hCA;
  LUT3 n20_s67 (
    .F(n20_78),
    .I0(\reg_fnum[0] [3]),
    .I1(\reg_fnum[1] [3]),
    .I2(cur[0]) 
);
defparam n20_s67.INIT=8'hCA;
  LUT3 n20_s68 (
    .F(n20_79),
    .I0(\reg_fnum[2] [3]),
    .I1(\reg_fnum[3] [3]),
    .I2(cur[0]) 
);
defparam n20_s68.INIT=8'hCA;
  LUT3 n20_s69 (
    .F(n20_80),
    .I0(\reg_fnum[4] [3]),
    .I1(\reg_fnum[5] [3]),
    .I2(cur[0]) 
);
defparam n20_s69.INIT=8'hCA;
  LUT3 n20_s70 (
    .F(n20_81),
    .I0(\reg_fnum[6] [3]),
    .I1(\reg_fnum[7] [3]),
    .I2(cur[0]) 
);
defparam n20_s70.INIT=8'hCA;
  LUT3 n21_s67 (
    .F(n21_78),
    .I0(\reg_fnum[0] [2]),
    .I1(\reg_fnum[1] [2]),
    .I2(cur[0]) 
);
defparam n21_s67.INIT=8'hCA;
  LUT3 n21_s68 (
    .F(n21_79),
    .I0(\reg_fnum[2] [2]),
    .I1(\reg_fnum[3] [2]),
    .I2(cur[0]) 
);
defparam n21_s68.INIT=8'hCA;
  LUT3 n21_s69 (
    .F(n21_80),
    .I0(\reg_fnum[4] [2]),
    .I1(\reg_fnum[5] [2]),
    .I2(cur[0]) 
);
defparam n21_s69.INIT=8'hCA;
  LUT3 n21_s70 (
    .F(n21_81),
    .I0(\reg_fnum[6] [2]),
    .I1(\reg_fnum[7] [2]),
    .I2(cur[0]) 
);
defparam n21_s70.INIT=8'hCA;
  LUT3 n22_s67 (
    .F(n22_78),
    .I0(\reg_fnum[0] [1]),
    .I1(\reg_fnum[1] [1]),
    .I2(cur[0]) 
);
defparam n22_s67.INIT=8'hCA;
  LUT3 n22_s68 (
    .F(n22_79),
    .I0(\reg_fnum[2] [1]),
    .I1(\reg_fnum[3] [1]),
    .I2(cur[0]) 
);
defparam n22_s68.INIT=8'hCA;
  LUT3 n22_s69 (
    .F(n22_80),
    .I0(\reg_fnum[4] [1]),
    .I1(\reg_fnum[5] [1]),
    .I2(cur[0]) 
);
defparam n22_s69.INIT=8'hCA;
  LUT3 n22_s70 (
    .F(n22_81),
    .I0(\reg_fnum[6] [1]),
    .I1(\reg_fnum[7] [1]),
    .I2(cur[0]) 
);
defparam n22_s70.INIT=8'hCA;
  LUT3 n23_s67 (
    .F(n23_78),
    .I0(\reg_fnum[0] [0]),
    .I1(\reg_fnum[1] [0]),
    .I2(cur[0]) 
);
defparam n23_s67.INIT=8'hCA;
  LUT3 n23_s68 (
    .F(n23_79),
    .I0(\reg_fnum[2] [0]),
    .I1(\reg_fnum[3] [0]),
    .I2(cur[0]) 
);
defparam n23_s68.INIT=8'hCA;
  LUT3 n23_s69 (
    .F(n23_80),
    .I0(\reg_fnum[4] [0]),
    .I1(\reg_fnum[5] [0]),
    .I2(cur[0]) 
);
defparam n23_s69.INIT=8'hCA;
  LUT3 n23_s70 (
    .F(n23_81),
    .I0(\reg_fnum[6] [0]),
    .I1(\reg_fnum[7] [0]),
    .I2(cur[0]) 
);
defparam n23_s70.INIT=8'hCA;
  LUT3 n27_s67 (
    .F(n27_78),
    .I0(reg_con[0]),
    .I1(reg_con[1]),
    .I2(cur[0]) 
);
defparam n27_s67.INIT=8'hCA;
  LUT3 n27_s68 (
    .F(n27_79),
    .I0(reg_con[2]),
    .I1(reg_con[3]),
    .I2(cur[0]) 
);
defparam n27_s68.INIT=8'hCA;
  LUT3 n27_s69 (
    .F(n27_80),
    .I0(reg_con[4]),
    .I1(reg_con[5]),
    .I2(cur[0]) 
);
defparam n27_s69.INIT=8'hCA;
  LUT3 n27_s70 (
    .F(n27_81),
    .I0(reg_con[6]),
    .I1(reg_con[7]),
    .I2(cur[0]) 
);
defparam n27_s70.INIT=8'hCA;
  LUT3 n1021_s0 (
    .F(n1021_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1021_4) 
);
defparam n1021_s0.INIT=8'h80;
  LUT3 n1023_s0 (
    .F(n1023_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1021_4) 
);
defparam n1023_s0.INIT=8'h80;
  LUT3 n1030_s0 (
    .F(n1030_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1030_4) 
);
defparam n1030_s0.INIT=8'h80;
  LUT3 n1032_s0 (
    .F(n1032_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1030_4) 
);
defparam n1032_s0.INIT=8'h80;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1040_4) 
);
defparam n1040_s0.INIT=8'h80;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1040_4) 
);
defparam n1042_s0.INIT=8'h80;
  LUT3 n1050_s0 (
    .F(n1050_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1050_4) 
);
defparam n1050_s0.INIT=8'h80;
  LUT3 n1052_s0 (
    .F(n1052_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1050_4) 
);
defparam n1052_s0.INIT=8'h80;
  LUT3 n1060_s0 (
    .F(n1060_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1060_4) 
);
defparam n1060_s0.INIT=8'h80;
  LUT3 n1062_s0 (
    .F(n1062_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1060_4) 
);
defparam n1062_s0.INIT=8'h80;
  LUT3 n1070_s0 (
    .F(n1070_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1070_4) 
);
defparam n1070_s0.INIT=8'h80;
  LUT3 n1072_s0 (
    .F(n1072_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1070_4) 
);
defparam n1072_s0.INIT=8'h80;
  LUT3 n1080_s0 (
    .F(n1080_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1080_4) 
);
defparam n1080_s0.INIT=8'h80;
  LUT3 n1082_s0 (
    .F(n1082_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1080_4) 
);
defparam n1082_s0.INIT=8'h80;
  LUT3 n1090_s0 (
    .F(n1090_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1090_4) 
);
defparam n1090_s0.INIT=8'h80;
  LUT3 n1092_s0 (
    .F(n1092_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1090_4) 
);
defparam n1092_s0.INIT=8'h80;
  LUT3 n1100_s0 (
    .F(n1100_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1100_4) 
);
defparam n1100_s0.INIT=8'h80;
  LUT3 n1102_s0 (
    .F(n1102_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1100_4) 
);
defparam n1102_s0.INIT=8'h80;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1021_4) 
);
defparam n1146_s0.INIT=8'h80;
  LUT3 n1147_s0 (
    .F(n1147_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1030_4) 
);
defparam n1147_s0.INIT=8'h80;
  LUT3 n1148_s0 (
    .F(n1148_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1040_4) 
);
defparam n1148_s0.INIT=8'h80;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1050_4) 
);
defparam n1149_s0.INIT=8'h80;
  LUT3 n1150_s0 (
    .F(n1150_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1060_4) 
);
defparam n1150_s0.INIT=8'h80;
  LUT3 n1151_s0 (
    .F(n1151_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1070_4) 
);
defparam n1151_s0.INIT=8'h80;
  LUT3 n1152_s0 (
    .F(n1152_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1080_4) 
);
defparam n1152_s0.INIT=8'h80;
  LUT3 n1153_s0 (
    .F(n1153_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1090_4) 
);
defparam n1153_s0.INIT=8'h80;
  LUT3 n1154_s0 (
    .F(n1154_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1100_4) 
);
defparam n1154_s0.INIT=8'h80;
  LUT3 n699_s0 (
    .F(n699_3),
    .I0(rhy_kon[4]),
    .I1(rhy_csr[4]),
    .I2(slot_Z_17) 
);
defparam n699_s0.INIT=8'hAC;
  LUT3 n700_s0 (
    .F(n700_3),
    .I0(rhy_csr[3]),
    .I1(rhy_kon[0]),
    .I2(slot_Z_17) 
);
defparam n700_s0.INIT=8'hCA;
  LUT3 n701_s0 (
    .F(n701_3),
    .I0(rhy_csr[2]),
    .I1(rhy_kon[2]),
    .I2(slot_Z_17) 
);
defparam n701_s0.INIT=8'hCA;
  LUT3 n702_s0 (
    .F(n702_3),
    .I0(rhy_csr[1]),
    .I1(rhy_kon[4]),
    .I2(slot_Z_17) 
);
defparam n702_s0.INIT=8'hCA;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(rhy_csr[0]),
    .I1(rhy_kon[3]),
    .I2(slot_Z_17) 
);
defparam n703_s0.INIT=8'hCA;
  LUT3 n704_s0 (
    .F(n704_3),
    .I0(rhy_kon[1]),
    .I1(rhyon_csr),
    .I2(slot_Z_17) 
);
defparam n704_s0.INIT=8'hAC;
  LUT3 rhy_oen_s2 (
    .F(rhy_oen_4),
    .I0(slot_Z_11),
    .I1(slot_Z_17),
    .I2(cenop_Z) 
);
defparam rhy_oen_s2.INIT=8'hE0;
  LUT4 reg_fb_s155 (
    .F(reg_fb_157),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1100_4) 
);
defparam reg_fb_s155.INIT=16'h4000;
  LUT4 reg_fb_s156 (
    .F(reg_fb_159),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1090_4) 
);
defparam reg_fb_s156.INIT=16'h4000;
  LUT4 reg_fb_s157 (
    .F(reg_fb_161),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1080_4) 
);
defparam reg_fb_s157.INIT=16'h4000;
  LUT4 reg_fb_s158 (
    .F(reg_fb_163),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1070_4) 
);
defparam reg_fb_s158.INIT=16'h4000;
  LUT4 reg_fb_s159 (
    .F(reg_fb_165),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1060_4) 
);
defparam reg_fb_s159.INIT=16'h4000;
  LUT4 reg_fb_s160 (
    .F(reg_fb_167),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1050_4) 
);
defparam reg_fb_s160.INIT=16'h4000;
  LUT4 reg_fb_s161 (
    .F(reg_fb_169),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1040_4) 
);
defparam reg_fb_s161.INIT=16'h4000;
  LUT4 reg_fb_s162 (
    .F(reg_fb_171),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1030_4) 
);
defparam reg_fb_s162.INIT=16'h4000;
  LUT4 reg_fb_s163 (
    .F(reg_fb_173),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1021_4) 
);
defparam reg_fb_s163.INIT=16'h4000;
  LUT4 reg_fb_s164 (
    .F(reg_fb_175),
    .I0(audio_mclk_d),
    .I1(reg_fb_188),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s164.INIT=16'h4000;
  LUT4 reg_fb_s165 (
    .F(reg_fb_177),
    .I0(audio_mclk_d),
    .I1(reg_fb_189),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s165.INIT=16'h4000;
  LUT4 reg_fb_s166 (
    .F(reg_fb_179),
    .I0(audio_mclk_d),
    .I1(reg_fb_190),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s166.INIT=16'h4000;
  LUT3 reg_fb_s167 (
    .F(reg_fb_181),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s167.INIT=8'h10;
  LUT3 reg_fb_s168 (
    .F(reg_fb_183),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s168.INIT=8'h40;
  LUT3 reg_fb_s169 (
    .F(reg_fb_185),
    .I0(sel_ch[0]),
    .I1(sel_ch[1]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s169.INIT=8'h40;
  LUT3 reg_fb_s170 (
    .F(reg_fb_187),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s170.INIT=8'h80;
  LUT4 cur_2_s63 (
    .F(cur[2]),
    .I0(subslot_Z[2]),
    .I1(group_Z[1]),
    .I2(subslot_Z[1]),
    .I3(cur_2_126) 
);
defparam cur_2_s63.INIT=16'h5304;
  LUT4 cur_1_s65 (
    .F(cur[1]),
    .I0(group_Z[0]),
    .I1(subslot_Z[2]),
    .I2(cur_1_124),
    .I3(group_Z[1]) 
);
defparam cur_1_s65.INIT=16'h0178;
  LUT4 cur_0_s64 (
    .F(cur[0]),
    .I0(group_Z[1]),
    .I1(subslot_Z[1]),
    .I2(subslot_Z[2]),
    .I3(cur_0_117) 
);
defparam cur_0_s64.INIT=16'h140B;
  LUT2 n698_s2 (
    .F(n698_7),
    .I0(slot_Z_17),
    .I1(rhy_en_Z) 
);
defparam n698_s2.INIT=4'h4;
  LUT4 cur_3_s30 (
    .F(cur[3]),
    .I0(subslot_Z[1]),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[2]),
    .I3(group_Z[1]) 
);
defparam cur_3_s30.INIT=16'h1400;
  LUT3 n10_s64 (
    .F(n10_89),
    .I0(reg_keyon[8]),
    .I1(n10_87),
    .I2(cur[3]) 
);
defparam n10_s64.INIT=8'hAC;
  LUT3 n11_s64 (
    .F(n11_89),
    .I0(\reg_block[8] [2]),
    .I1(n11_87),
    .I2(cur[3]) 
);
defparam n11_s64.INIT=8'hAC;
  LUT3 n12_s64 (
    .F(n12_89),
    .I0(\reg_block[8] [1]),
    .I1(n12_87),
    .I2(cur[3]) 
);
defparam n12_s64.INIT=8'hAC;
  LUT3 n13_s64 (
    .F(n13_89),
    .I0(\reg_block[8] [0]),
    .I1(n13_87),
    .I2(cur[3]) 
);
defparam n13_s64.INIT=8'hAC;
  LUT3 n14_s64 (
    .F(n14_89),
    .I0(\reg_fnum[8] [9]),
    .I1(n14_87),
    .I2(cur[3]) 
);
defparam n14_s64.INIT=8'hAC;
  LUT3 n15_s64 (
    .F(n15_89),
    .I0(\reg_fnum[8] [8]),
    .I1(n15_87),
    .I2(cur[3]) 
);
defparam n15_s64.INIT=8'hAC;
  LUT3 n16_s64 (
    .F(n16_89),
    .I0(\reg_fnum[8] [7]),
    .I1(n16_87),
    .I2(cur[3]) 
);
defparam n16_s64.INIT=8'hAC;
  LUT3 n17_s64 (
    .F(n17_89),
    .I0(\reg_fnum[8] [6]),
    .I1(n17_87),
    .I2(cur[3]) 
);
defparam n17_s64.INIT=8'hAC;
  LUT3 n18_s64 (
    .F(n18_89),
    .I0(\reg_fnum[8] [5]),
    .I1(n18_87),
    .I2(cur[3]) 
);
defparam n18_s64.INIT=8'hAC;
  LUT3 n19_s64 (
    .F(n19_89),
    .I0(\reg_fnum[8] [4]),
    .I1(n19_87),
    .I2(cur[3]) 
);
defparam n19_s64.INIT=8'hAC;
  LUT3 n20_s64 (
    .F(n20_89),
    .I0(\reg_fnum[8] [3]),
    .I1(n20_87),
    .I2(cur[3]) 
);
defparam n20_s64.INIT=8'hAC;
  LUT3 n21_s64 (
    .F(n21_89),
    .I0(\reg_fnum[8] [2]),
    .I1(n21_87),
    .I2(cur[3]) 
);
defparam n21_s64.INIT=8'hAC;
  LUT3 n22_s64 (
    .F(n22_89),
    .I0(\reg_fnum[8] [1]),
    .I1(n22_87),
    .I2(cur[3]) 
);
defparam n22_s64.INIT=8'hAC;
  LUT3 n23_s64 (
    .F(n23_89),
    .I0(\reg_fnum[8] [0]),
    .I1(n23_87),
    .I2(cur[3]) 
);
defparam n23_s64.INIT=8'hAC;
  LUT3 n27_s64 (
    .F(n27_89),
    .I0(reg_con[8]),
    .I1(n27_87),
    .I2(cur[3]) 
);
defparam n27_s64.INIT=8'hAC;
  LUT4 n1021_s1 (
    .F(n1021_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(sel_ch[2]),
    .I3(sel_ch[3]) 
);
defparam n1021_s1.INIT=16'h0100;
  LUT4 n1030_s1 (
    .F(n1030_4),
    .I0(sel_ch[3]),
    .I1(sel_ch[0]),
    .I2(sel_ch[2]),
    .I3(sel_ch[1]) 
);
defparam n1030_s1.INIT=16'h4000;
  LUT4 n1040_s1 (
    .F(n1040_4),
    .I0(sel_ch[0]),
    .I1(sel_ch[3]),
    .I2(sel_ch[2]),
    .I3(sel_ch[1]) 
);
defparam n1040_s1.INIT=16'h1000;
  LUT4 n1050_s1 (
    .F(n1050_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[3]),
    .I2(sel_ch[2]),
    .I3(sel_ch[0]) 
);
defparam n1050_s1.INIT=16'h1000;
  LUT4 n1060_s1 (
    .F(n1060_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(sel_ch[3]),
    .I3(sel_ch[2]) 
);
defparam n1060_s1.INIT=16'h0100;
  LUT4 n1070_s1 (
    .F(n1070_4),
    .I0(sel_ch[2]),
    .I1(sel_ch[3]),
    .I2(sel_ch[1]),
    .I3(sel_ch[0]) 
);
defparam n1070_s1.INIT=16'h1000;
  LUT4 n1080_s1 (
    .F(n1080_4),
    .I0(sel_ch[0]),
    .I1(sel_ch[2]),
    .I2(sel_ch[3]),
    .I3(sel_ch[1]) 
);
defparam n1080_s1.INIT=16'h0100;
  LUT4 n1090_s1 (
    .F(n1090_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[2]),
    .I2(sel_ch[3]),
    .I3(sel_ch[0]) 
);
defparam n1090_s1.INIT=16'h0100;
  LUT4 n1100_s1 (
    .F(n1100_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(sel_ch[2]),
    .I3(sel_ch[3]) 
);
defparam n1100_s1.INIT=16'h0001;
  LUT4 reg_fb_s171 (
    .F(reg_fb_188),
    .I0(sel_ch[1]),
    .I1(sel_ch[2]),
    .I2(sel_ch[0]),
    .I3(sel_ch[3]) 
);
defparam reg_fb_s171.INIT=16'h1000;
  LUT4 reg_fb_s172 (
    .F(reg_fb_189),
    .I0(sel_ch[0]),
    .I1(sel_ch[2]),
    .I2(sel_ch[1]),
    .I3(sel_ch[3]) 
);
defparam reg_fb_s172.INIT=16'h1000;
  LUT4 reg_fb_s173 (
    .F(reg_fb_190),
    .I0(sel_ch[2]),
    .I1(sel_ch[0]),
    .I2(sel_ch[1]),
    .I3(sel_ch[3]) 
);
defparam reg_fb_s173.INIT=16'h4000;
  LUT4 reg_fb_s174 (
    .F(reg_fb_191),
    .I0(audio_mclk_d),
    .I1(reg_fb_192),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s174.INIT=16'h4000;
  LUT4 cur_2_s64 (
    .F(cur_2_126),
    .I0(group_Z[1]),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[1]),
    .I3(group_Z[0]) 
);
defparam cur_2_s64.INIT=16'h4FA8;
  LUT4 cur_1_s66 (
    .F(cur_1_124),
    .I0(subslot_Z[2]),
    .I1(group_Z[0]),
    .I2(subslot_Z[0]),
    .I3(subslot_Z[1]) 
);
defparam cur_1_s66.INIT=16'h8C3A;
  LUT4 cur_0_s65 (
    .F(cur_0_117),
    .I0(subslot_Z[1]),
    .I1(group_Z[1]),
    .I2(group_Z[0]),
    .I3(subslot_Z[0]) 
);
defparam cur_0_s65.INIT=16'hC7F8;
  LUT2 reg_fb_s175 (
    .F(reg_fb_192),
    .I0(sel_ch[2]),
    .I1(sel_ch[3]) 
);
defparam reg_fb_s175.INIT=4'h8;
  DFFCE block_2_s0 (
    .Q(block_I[2]),
    .D(n11_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE block_1_s0 (
    .Q(block_I[1]),
    .D(n12_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE block_0_s0 (
    .Q(block_I[0]),
    .D(n13_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_9_s0 (
    .Q(fnum_I[9]),
    .D(n14_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_8_s0 (
    .Q(fnum_I[8]),
    .D(n15_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_7_s0 (
    .Q(fnum_I[7]),
    .D(n16_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_6_s0 (
    .Q(fnum_I[6]),
    .D(n17_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_5_s0 (
    .Q(fnum_I[5]),
    .D(n18_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_4_s0 (
    .Q(fnum_I[4]),
    .D(n19_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_3_s0 (
    .Q(fnum_I[3]),
    .D(n20_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_2_s0 (
    .Q(fnum_I[2]),
    .D(n21_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_1_s0 (
    .Q(fnum_I[1]),
    .D(n22_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_0_s0 (
    .Q(fnum_I[0]),
    .D(n23_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fb_2_s0 (
    .Q(fb_I[2]),
    .D(\reg_fb_RAMOUT_30_G[0]_6 ),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fb_1_s0 (
    .Q(fb_I[1]),
    .D(\reg_fb_RAMOUT_15_G[0]_6 ),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fb_0_s0 (
    .Q(fb_I[0]),
    .D(\reg_fb_RAMOUT_0_G[0]_6 ),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE con_s0 (
    .Q(pre_con),
    .D(n27_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE reg_keyon_8_s0 (
    .Q(reg_keyon[8]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE reg_keyon_7_s0 (
    .Q(reg_keyon[7]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE reg_keyon_6_s0 (
    .Q(reg_keyon[6]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE reg_keyon_5_s0 (
    .Q(reg_keyon[5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE reg_keyon_4_s0 (
    .Q(reg_keyon[4]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE reg_keyon_3_s0 (
    .Q(reg_keyon[3]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE reg_keyon_2_s0 (
    .Q(reg_keyon[2]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE reg_keyon_1_s0 (
    .Q(reg_keyon[1]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE reg_keyon_0_s0 (
    .Q(reg_keyon[0]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE reg_con_8_s0 (
    .Q(reg_con[8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1146_3) 
);
  DFFCE reg_con_7_s0 (
    .Q(reg_con[7]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1147_3) 
);
  DFFCE reg_con_6_s0 (
    .Q(reg_con[6]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1148_3) 
);
  DFFCE reg_con_5_s0 (
    .Q(reg_con[5]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1149_3) 
);
  DFFCE reg_con_4_s0 (
    .Q(reg_con[4]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1150_3) 
);
  DFFCE reg_con_3_s0 (
    .Q(reg_con[3]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1151_3) 
);
  DFFCE reg_con_2_s0 (
    .Q(reg_con[2]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1152_3) 
);
  DFFCE reg_con_1_s0 (
    .Q(reg_con[1]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1153_3) 
);
  DFFCE reg_con_0_s0 (
    .Q(reg_con[0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1154_3) 
);
  DFFCE \reg_block[8]_2_s0  (
    .Q(\reg_block[8] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_block[8]_1_s0  (
    .Q(\reg_block[8] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_block[8]_0_s0  (
    .Q(\reg_block[8] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_block[7]_2_s0  (
    .Q(\reg_block[7] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_block[7]_1_s0  (
    .Q(\reg_block[7] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_block[7]_0_s0  (
    .Q(\reg_block[7] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_block[6]_2_s0  (
    .Q(\reg_block[6] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_block[6]_1_s0  (
    .Q(\reg_block[6] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_block[6]_0_s0  (
    .Q(\reg_block[6] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_block[5]_2_s0  (
    .Q(\reg_block[5] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_block[5]_1_s0  (
    .Q(\reg_block[5] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_block[5]_0_s0  (
    .Q(\reg_block[5] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_block[4]_2_s0  (
    .Q(\reg_block[4] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_block[4]_1_s0  (
    .Q(\reg_block[4] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_block[4]_0_s0  (
    .Q(\reg_block[4] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_block[3]_2_s0  (
    .Q(\reg_block[3] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_block[3]_1_s0  (
    .Q(\reg_block[3] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_block[3]_0_s0  (
    .Q(\reg_block[3] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_block[2]_2_s0  (
    .Q(\reg_block[2] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_block[2]_1_s0  (
    .Q(\reg_block[2] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_block[2]_0_s0  (
    .Q(\reg_block[2] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_block[1]_2_s0  (
    .Q(\reg_block[1] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_block[1]_1_s0  (
    .Q(\reg_block[1] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_block[1]_0_s0  (
    .Q(\reg_block[1] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_block[0]_2_s0  (
    .Q(\reg_block[0] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_block[0]_1_s0  (
    .Q(\reg_block[0] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_block[0]_0_s0  (
    .Q(\reg_block[0] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_fnum[8]_9_s0  (
    .Q(\reg_fnum[8] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_fnum[8]_8_s0  (
    .Q(\reg_fnum[8] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_fnum[8]_7_s0  (
    .Q(\reg_fnum[8] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_6_s0  (
    .Q(\reg_fnum[8] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_5_s0  (
    .Q(\reg_fnum[8] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_4_s0  (
    .Q(\reg_fnum[8] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_3_s0  (
    .Q(\reg_fnum[8] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_2_s0  (
    .Q(\reg_fnum[8] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_1_s0  (
    .Q(\reg_fnum[8] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_0_s0  (
    .Q(\reg_fnum[8] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[7]_9_s0  (
    .Q(\reg_fnum[7] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_fnum[7]_8_s0  (
    .Q(\reg_fnum[7] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_fnum[7]_7_s0  (
    .Q(\reg_fnum[7] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_6_s0  (
    .Q(\reg_fnum[7] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_5_s0  (
    .Q(\reg_fnum[7] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_4_s0  (
    .Q(\reg_fnum[7] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_3_s0  (
    .Q(\reg_fnum[7] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_2_s0  (
    .Q(\reg_fnum[7] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_1_s0  (
    .Q(\reg_fnum[7] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_0_s0  (
    .Q(\reg_fnum[7] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[6]_9_s0  (
    .Q(\reg_fnum[6] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_fnum[6]_8_s0  (
    .Q(\reg_fnum[6] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_fnum[6]_7_s0  (
    .Q(\reg_fnum[6] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_6_s0  (
    .Q(\reg_fnum[6] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_5_s0  (
    .Q(\reg_fnum[6] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_4_s0  (
    .Q(\reg_fnum[6] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_3_s0  (
    .Q(\reg_fnum[6] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_2_s0  (
    .Q(\reg_fnum[6] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_1_s0  (
    .Q(\reg_fnum[6] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_0_s0  (
    .Q(\reg_fnum[6] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[5]_9_s0  (
    .Q(\reg_fnum[5] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_fnum[5]_8_s0  (
    .Q(\reg_fnum[5] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_fnum[5]_7_s0  (
    .Q(\reg_fnum[5] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_6_s0  (
    .Q(\reg_fnum[5] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_5_s0  (
    .Q(\reg_fnum[5] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_4_s0  (
    .Q(\reg_fnum[5] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_3_s0  (
    .Q(\reg_fnum[5] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_2_s0  (
    .Q(\reg_fnum[5] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_1_s0  (
    .Q(\reg_fnum[5] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_0_s0  (
    .Q(\reg_fnum[5] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[4]_9_s0  (
    .Q(\reg_fnum[4] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_fnum[4]_8_s0  (
    .Q(\reg_fnum[4] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_fnum[4]_7_s0  (
    .Q(\reg_fnum[4] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_6_s0  (
    .Q(\reg_fnum[4] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_5_s0  (
    .Q(\reg_fnum[4] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_4_s0  (
    .Q(\reg_fnum[4] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_3_s0  (
    .Q(\reg_fnum[4] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_2_s0  (
    .Q(\reg_fnum[4] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_1_s0  (
    .Q(\reg_fnum[4] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_0_s0  (
    .Q(\reg_fnum[4] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[3]_9_s0  (
    .Q(\reg_fnum[3] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_fnum[3]_8_s0  (
    .Q(\reg_fnum[3] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_fnum[3]_7_s0  (
    .Q(\reg_fnum[3] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_6_s0  (
    .Q(\reg_fnum[3] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_5_s0  (
    .Q(\reg_fnum[3] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_4_s0  (
    .Q(\reg_fnum[3] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_3_s0  (
    .Q(\reg_fnum[3] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_2_s0  (
    .Q(\reg_fnum[3] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_1_s0  (
    .Q(\reg_fnum[3] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_0_s0  (
    .Q(\reg_fnum[3] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[2]_9_s0  (
    .Q(\reg_fnum[2] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_fnum[2]_8_s0  (
    .Q(\reg_fnum[2] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_fnum[2]_7_s0  (
    .Q(\reg_fnum[2] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_6_s0  (
    .Q(\reg_fnum[2] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_5_s0  (
    .Q(\reg_fnum[2] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_4_s0  (
    .Q(\reg_fnum[2] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_3_s0  (
    .Q(\reg_fnum[2] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_2_s0  (
    .Q(\reg_fnum[2] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_1_s0  (
    .Q(\reg_fnum[2] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_0_s0  (
    .Q(\reg_fnum[2] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[1]_9_s0  (
    .Q(\reg_fnum[1] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_fnum[1]_8_s0  (
    .Q(\reg_fnum[1] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_fnum[1]_7_s0  (
    .Q(\reg_fnum[1] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_6_s0  (
    .Q(\reg_fnum[1] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_5_s0  (
    .Q(\reg_fnum[1] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_4_s0  (
    .Q(\reg_fnum[1] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_3_s0  (
    .Q(\reg_fnum[1] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_2_s0  (
    .Q(\reg_fnum[1] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_1_s0  (
    .Q(\reg_fnum[1] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_0_s0  (
    .Q(\reg_fnum[1] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[0]_9_s0  (
    .Q(\reg_fnum[0] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_fnum[0]_8_s0  (
    .Q(\reg_fnum[0] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_fnum[0]_7_s0  (
    .Q(\reg_fnum[0] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_6_s0  (
    .Q(\reg_fnum[0] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_5_s0  (
    .Q(\reg_fnum[0] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_4_s0  (
    .Q(\reg_fnum[0] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_3_s0  (
    .Q(\reg_fnum[0] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_2_s0  (
    .Q(\reg_fnum[0] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_1_s0  (
    .Q(\reg_fnum[0] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_0_s0  (
    .Q(\reg_fnum[0] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE rhy_csr_5_s0 (
    .Q(rhyon_csr),
    .D(n699_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_4_s0 (
    .Q(rhy_csr[4]),
    .D(n700_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_3_s0 (
    .Q(rhy_csr[3]),
    .D(n701_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_2_s0 (
    .Q(rhy_csr[2]),
    .D(n702_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_1_s0 (
    .Q(rhy_csr[1]),
    .D(n703_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_0_s0 (
    .Q(rhy_csr[0]),
    .D(n704_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_oen_s0 (
    .Q(rhy_oen_Z),
    .D(n698_7),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(rhy_oen_4) 
);
  DFFCE keyon_s0 (
    .Q(pre_keyon),
    .D(n10_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_0_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_0_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_157) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_0_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_0_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_157) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_0_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_0_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_157) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_1_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_1_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_159) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_1_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_1_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_159) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_1_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_1_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_159) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_2_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_2_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_161) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_2_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_2_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_161) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_2_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_2_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_161) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_3_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_3_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_163) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_3_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_3_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_163) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_3_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_3_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_163) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_4_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_4_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_165) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_4_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_4_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_165) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_4_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_4_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_165) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_5_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_5_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_167) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_5_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_5_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_167) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_5_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_5_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_167) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_6_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_6_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_169) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_6_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_6_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_169) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_6_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_6_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_169) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_7_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_7_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_171) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_7_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_7_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_171) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_7_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_7_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_171) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_8_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_8_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_173) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_8_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_8_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_173) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_8_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_8_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_173) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_9_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_9_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_175) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_9_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_9_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_175) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_9_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_9_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_175) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_10_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_10_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_177) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_10_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_10_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_177) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_10_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_10_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_177) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_11_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_11_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_179) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_11_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_11_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_179) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_11_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_11_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_179) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_12_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_12_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_181) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_12_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_12_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_181) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_12_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_12_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_181) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_13_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_13_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_183) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_13_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_13_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_183) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_13_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_13_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_183) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_14_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_14_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_185) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_14_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_14_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_185) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_14_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_14_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_185) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_15_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_15_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_187) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_15_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_15_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_187) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_15_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_15_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_187) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s3  (
    .O(\reg_fb_RAMOUT_7_G[3]_42 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_33 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_34 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s4  (
    .O(\reg_fb_RAMOUT_7_G[3]_44 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_35 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_36 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s5  (
    .O(\reg_fb_RAMOUT_7_G[3]_46 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_37 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_38 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s6  (
    .O(\reg_fb_RAMOUT_7_G[3]_48 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_39 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_40 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s3  (
    .O(\reg_fb_RAMOUT_22_G[3]_42 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_33 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_34 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s4  (
    .O(\reg_fb_RAMOUT_22_G[3]_44 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_35 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_36 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s5  (
    .O(\reg_fb_RAMOUT_22_G[3]_46 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_37 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_38 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s6  (
    .O(\reg_fb_RAMOUT_22_G[3]_48 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_39 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_40 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s3  (
    .O(\reg_fb_RAMOUT_37_G[3]_42 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_33 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_34 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s4  (
    .O(\reg_fb_RAMOUT_37_G[3]_44 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_35 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_36 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s5  (
    .O(\reg_fb_RAMOUT_37_G[3]_46 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_37 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_38 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s6  (
    .O(\reg_fb_RAMOUT_37_G[3]_48 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_39 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_40 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 n10_s65 (
    .O(n10_83),
    .I0(n10_78),
    .I1(n10_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n10_s66 (
    .O(n10_85),
    .I0(n10_80),
    .I1(n10_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n11_s65 (
    .O(n11_83),
    .I0(n11_78),
    .I1(n11_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n11_s66 (
    .O(n11_85),
    .I0(n11_80),
    .I1(n11_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n12_s65 (
    .O(n12_83),
    .I0(n12_78),
    .I1(n12_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n12_s66 (
    .O(n12_85),
    .I0(n12_80),
    .I1(n12_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n13_s65 (
    .O(n13_83),
    .I0(n13_78),
    .I1(n13_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n13_s66 (
    .O(n13_85),
    .I0(n13_80),
    .I1(n13_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n14_s65 (
    .O(n14_83),
    .I0(n14_78),
    .I1(n14_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n14_s66 (
    .O(n14_85),
    .I0(n14_80),
    .I1(n14_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n15_s65 (
    .O(n15_83),
    .I0(n15_78),
    .I1(n15_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n15_s66 (
    .O(n15_85),
    .I0(n15_80),
    .I1(n15_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n16_s65 (
    .O(n16_83),
    .I0(n16_78),
    .I1(n16_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n16_s66 (
    .O(n16_85),
    .I0(n16_80),
    .I1(n16_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n17_s65 (
    .O(n17_83),
    .I0(n17_78),
    .I1(n17_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n17_s66 (
    .O(n17_85),
    .I0(n17_80),
    .I1(n17_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n18_s65 (
    .O(n18_83),
    .I0(n18_78),
    .I1(n18_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n18_s66 (
    .O(n18_85),
    .I0(n18_80),
    .I1(n18_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n19_s65 (
    .O(n19_83),
    .I0(n19_78),
    .I1(n19_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n19_s66 (
    .O(n19_85),
    .I0(n19_80),
    .I1(n19_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n20_s65 (
    .O(n20_83),
    .I0(n20_78),
    .I1(n20_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n20_s66 (
    .O(n20_85),
    .I0(n20_80),
    .I1(n20_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n21_s65 (
    .O(n21_83),
    .I0(n21_78),
    .I1(n21_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n21_s66 (
    .O(n21_85),
    .I0(n21_80),
    .I1(n21_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n22_s65 (
    .O(n22_83),
    .I0(n22_78),
    .I1(n22_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n22_s66 (
    .O(n22_85),
    .I0(n22_80),
    .I1(n22_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n23_s65 (
    .O(n23_83),
    .I0(n23_78),
    .I1(n23_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n23_s66 (
    .O(n23_85),
    .I0(n23_80),
    .I1(n23_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n27_s65 (
    .O(n27_83),
    .I0(n27_78),
    .I1(n27_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n27_s66 (
    .O(n27_85),
    .I0(n27_80),
    .I1(n27_81),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_0_G[0]_s1  (
    .O(\reg_fb_RAMOUT_7_G[3]_50 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_42 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_44 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_0_G[0]_s2  (
    .O(\reg_fb_RAMOUT_7_G[3]_52 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_46 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_48 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_15_G[0]_s1  (
    .O(\reg_fb_RAMOUT_22_G[3]_50 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_42 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_44 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_15_G[0]_s2  (
    .O(\reg_fb_RAMOUT_22_G[3]_52 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_46 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_48 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_30_G[0]_s1  (
    .O(\reg_fb_RAMOUT_37_G[3]_50 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_42 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_44 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_30_G[0]_s2  (
    .O(\reg_fb_RAMOUT_37_G[3]_52 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_46 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_48 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 n10_s63 (
    .O(n10_87),
    .I0(n10_83),
    .I1(n10_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n11_s63 (
    .O(n11_87),
    .I0(n11_83),
    .I1(n11_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n12_s63 (
    .O(n12_87),
    .I0(n12_83),
    .I1(n12_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n13_s63 (
    .O(n13_87),
    .I0(n13_83),
    .I1(n13_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n14_s63 (
    .O(n14_87),
    .I0(n14_83),
    .I1(n14_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n15_s63 (
    .O(n15_87),
    .I0(n15_83),
    .I1(n15_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n16_s63 (
    .O(n16_87),
    .I0(n16_83),
    .I1(n16_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n17_s63 (
    .O(n17_87),
    .I0(n17_83),
    .I1(n17_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n18_s63 (
    .O(n18_87),
    .I0(n18_83),
    .I1(n18_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n19_s63 (
    .O(n19_87),
    .I0(n19_83),
    .I1(n19_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n20_s63 (
    .O(n20_87),
    .I0(n20_83),
    .I1(n20_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n21_s63 (
    .O(n21_87),
    .I0(n21_83),
    .I1(n21_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n22_s63 (
    .O(n22_87),
    .I0(n22_83),
    .I1(n22_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n23_s63 (
    .O(n23_87),
    .I0(n23_83),
    .I1(n23_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n27_s63 (
    .O(n27_87),
    .I0(n27_83),
    .I1(n27_85),
    .S0(cur[2]) 
);
  MUX2_LUT7 \reg_fb_RAMOUT_0_G[0]_s0  (
    .O(\reg_fb_RAMOUT_0_G[0]_6 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_50 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_52 ),
    .S0(cur[0]) 
);
  MUX2_LUT7 \reg_fb_RAMOUT_15_G[0]_s0  (
    .O(\reg_fb_RAMOUT_15_G[0]_6 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_50 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_52 ),
    .S0(cur[0]) 
);
  MUX2_LUT7 \reg_fb_RAMOUT_30_G[0]_s0  (
    .O(\reg_fb_RAMOUT_30_G[0]_6 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_50 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_52 ),
    .S0(cur[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_reg_ch */
module jtopl_reg (
  clk_14m_d,
  write,
  cenop_Z,
  wave_mode,
  rhy_en_Z,
  audio_mclk_d,
  up_fnumhi,
  up_fnumlo,
  up_fbcon,
  up_mult,
  up_ksl_tl,
  up_wav,
  up_ar_dr,
  up_sl_rr,
  din_mx_0_4,
  sel_sub,
  sel_group,
  din_copy,
  rhy_kon,
  sel_ch,
  keyon_I_Z,
  con_I_3,
  w_sound_en0,
  op_Z,
  pre_con,
  rhyon_csr,
  rhy_oen_Z,
  pre_keyon,
  ksr_II,
  viben_I,
  amen_IV,
  wavsel_I_Z,
  group_Z,
  slot_Z_2,
  slot_Z_3,
  slot_Z_4,
  slot_Z_5,
  slot_Z_6,
  slot_Z_7,
  slot_Z_8,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17,
  block_I,
  fnum_I,
  fb_I,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out
)
;
input clk_14m_d;
input write;
input cenop_Z;
input wave_mode;
input rhy_en_Z;
input audio_mclk_d;
input up_fnumhi;
input up_fnumlo;
input up_fbcon;
input up_mult;
input up_ksl_tl;
input up_wav;
input up_ar_dr;
input up_sl_rr;
input din_mx_0_4;
input [2:0] sel_sub;
input [1:0] sel_group;
input [7:0] din_copy;
input [4:0] rhy_kon;
input [3:0] sel_ch;
output keyon_I_Z;
output con_I_3;
output w_sound_en0;
output op_Z;
output pre_con;
output rhyon_csr;
output rhy_oen_Z;
output pre_keyon;
output ksr_II;
output viben_I;
output amen_IV;
output [1:0] wavsel_I_Z;
output [1:0] group_Z;
output slot_Z_2;
output slot_Z_3;
output slot_Z_4;
output slot_Z_5;
output slot_Z_6;
output slot_Z_7;
output slot_Z_8;
output slot_Z_13;
output slot_Z_14;
output slot_Z_17;
output [2:0] block_I;
output [9:0] fnum_I;
output [2:0] fb_I;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output [29:29] shift_out;
wire update_op_I;
wire update_op_I_4;
wire con_I_4;
wire update_op_III;
wire update_op_IV;
wire update_op_II;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire [2:0] subslot_Z;
wire [12:11] slot_Z_0;
wire [33:32] shift_out_0;
wire VCC;
wire GND;
  LUT4 update_op_I_s0 (
    .F(update_op_I),
    .I0(write),
    .I1(sel_group[0]),
    .I2(group_Z[0]),
    .I3(update_op_I_4) 
);
defparam update_op_I_s0.INIT=16'h4100;
  LUT2 wavsel_I_Z_0_s (
    .F(wavsel_I_Z[0]),
    .I0(shift_out_0[32]),
    .I1(wave_mode) 
);
defparam wavsel_I_Z_0_s.INIT=4'h8;
  LUT2 wavsel_I_Z_1_s (
    .F(wavsel_I_Z[1]),
    .I0(wave_mode),
    .I1(shift_out_0[33]) 
);
defparam wavsel_I_Z_1_s.INIT=4'h8;
  LUT3 keyon_I_Z_s (
    .F(keyon_I_Z),
    .I0(pre_keyon),
    .I1(rhyon_csr),
    .I2(rhy_oen_Z) 
);
defparam keyon_I_Z_s.INIT=8'hCA;
  LUT4 con_I_s1 (
    .F(con_I_3),
    .I0(slot_Z_0[12]),
    .I1(cenop_Z),
    .I2(rhy_oen_Z),
    .I3(con_I_4) 
);
defparam con_I_s1.INIT=16'h4000;
  LUT3 update_op_I_s1 (
    .F(update_op_I_4),
    .I0(n11_3),
    .I1(group_Z[1]),
    .I2(sel_group[1]) 
);
defparam update_op_I_s1.INIT=8'h41;
  LUT2 con_I_s2 (
    .F(con_I_4),
    .I0(slot_Z_13),
    .I1(rhy_en_Z) 
);
defparam con_I_s2.INIT=4'h4;
  DFFRE update_op_III_s0 (
    .Q(update_op_III),
    .D(update_op_II),
    .CLK(clk_14m_d),
    .RESET(write),
    .CE(cenop_Z) 
);
  DFFRE update_op_IV_s0 (
    .Q(update_op_IV),
    .D(update_op_III),
    .CLK(clk_14m_d),
    .RESET(write),
    .CE(cenop_Z) 
);
  DFFRE update_op_II_s0 (
    .Q(update_op_II),
    .D(update_op_I),
    .CLK(clk_14m_d),
    .RESET(write),
    .CE(cenop_Z) 
);
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(sel_sub[0]),
    .I1(subslot_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(sel_sub[1]),
    .I1(subslot_Z[1]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(sel_sub[2]),
    .I1(subslot_Z[2]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  jtopl_slot_cnt u_slot_cnt (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .w_sound_en0(w_sound_en0),
    .op_Z(op_Z),
    .subslot_Z(subslot_Z[2:0]),
    .group_Z(group_Z[1:0]),
    .slot_Z_2(slot_Z_2),
    .slot_Z_3(slot_Z_3),
    .slot_Z_4(slot_Z_4),
    .slot_Z_5(slot_Z_5),
    .slot_Z_6(slot_Z_6),
    .slot_Z_7(slot_Z_7),
    .slot_Z_8(slot_Z_8),
    .slot_Z_11(slot_Z_0[11]),
    .slot_Z_12(slot_Z_0[12]),
    .slot_Z_13(slot_Z_13),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17)
);
  jtopl_csr u_csr (
    .up_mult(up_mult),
    .update_op_IV(update_op_IV),
    .update_op_II(update_op_II),
    .up_ksl_tl(up_ksl_tl),
    .update_op_I(update_op_I),
    .up_wav(up_wav),
    .up_ar_dr(up_ar_dr),
    .up_sl_rr(up_sl_rr),
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .din_copy(din_copy[7:0]),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out_29(shift_out[29]),
    .shift_out_32(shift_out_0[32]),
    .shift_out_33(shift_out_0[33])
);
  jtopl_reg_ch u_reg_ch (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .cenop_Z(cenop_Z),
    .up_fnumhi(up_fnumhi),
    .up_fnumlo(up_fnumlo),
    .up_fbcon(up_fbcon),
    .rhy_en_Z(rhy_en_Z),
    .din_copy(din_copy[7:0]),
    .rhy_kon(rhy_kon[4:0]),
    .slot_Z_11(slot_Z_0[11]),
    .slot_Z_17(slot_Z_17),
    .sel_ch(sel_ch[3:0]),
    .subslot_Z(subslot_Z[2:0]),
    .group_Z(group_Z[1:0]),
    .pre_con(pre_con),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .pre_keyon(pre_keyon),
    .block_I(block_I[2:0]),
    .fnum_I(fnum_I[9:0]),
    .fb_I(fb_I[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_reg */
module jtopl_mmr (
  clk_14m_d,
  audio_mclk_d,
  write,
  write_4,
  bus_write,
  write_6,
  ff_enable,
  n13_5,
  n6_9,
  din_mx_0_4,
  bus_wdata,
  bus_address,
  rhy_en_Z,
  am_dep_Z,
  vib_dep_Z,
  load_A_Z,
  load_B_Z,
  flagen_A_Z,
  flagen_B_Z,
  clr_flag_A_Z,
  clr_flag_B_Z,
  n250_5,
  n251_5,
  cenop_Z,
  cenop_29,
  keyon_I_Z,
  con_I_3,
  w_sound_en0,
  op_Z,
  pre_con,
  rhyon_csr,
  rhy_oen_Z,
  pre_keyon,
  ksr_II,
  viben_I,
  amen_IV,
  value_B_Z,
  value_A_Z,
  cnt,
  wavsel_I_Z,
  group_Z,
  slot_Z_2,
  slot_Z_3,
  slot_Z_4,
  slot_Z_5,
  slot_Z_6,
  slot_Z_7,
  slot_Z_8,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17,
  block_I,
  fnum_I,
  fb_I,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out
)
;
input clk_14m_d;
input audio_mclk_d;
input write;
input write_4;
input bus_write;
input write_6;
input ff_enable;
input n13_5;
input n6_9;
input din_mx_0_4;
input [7:0] bus_wdata;
input [0:0] bus_address;
output rhy_en_Z;
output am_dep_Z;
output vib_dep_Z;
output load_A_Z;
output load_B_Z;
output flagen_A_Z;
output flagen_B_Z;
output clr_flag_A_Z;
output clr_flag_B_Z;
output n250_5;
output n251_5;
output cenop_Z;
output cenop_29;
output keyon_I_Z;
output con_I_3;
output w_sound_en0;
output op_Z;
output pre_con;
output rhyon_csr;
output rhy_oen_Z;
output pre_keyon;
output ksr_II;
output viben_I;
output amen_IV;
output [7:0] value_B_Z;
output [7:0] value_A_Z;
output [1:0] cnt;
output [1:0] wavsel_I_Z;
output [1:0] group_Z;
output slot_Z_2;
output slot_Z_3;
output slot_Z_4;
output slot_Z_5;
output slot_Z_6;
output slot_Z_7;
output slot_Z_8;
output slot_Z_13;
output slot_Z_14;
output slot_Z_17;
output [2:0] block_I;
output [9:0] fnum_I;
output [2:0] fb_I;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output [29:29] shift_out;
wire n180_3;
wire n122_3;
wire n668_3;
wire n669_3;
wire n677_3;
wire n685_3;
wire n704_3;
wire n121_6;
wire n249_6;
wire n248_6;
wire n97_6;
wire n96_6;
wire n95_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n180_4;
wire n180_5;
wire n70_4;
wire n71_4;
wire n699_4;
wire n97_7;
wire n97_8;
wire n96_7;
wire n79_7;
wire n180_7;
wire n704_5;
wire n704_7;
wire n122_6;
wire n700_5;
wire sel_sub_2_9;
wire n71_6;
wire n70_7;
wire n628_6;
wire sel_group_1_11;
wire n180_9;
wire up_fbcon;
wire up_fnumlo;
wire up_fnumhi;
wire up_mult;
wire up_ksl_tl;
wire up_ar_dr;
wire up_sl_rr;
wire up_wav;
wire wave_mode;
wire [7:0] selreg;
wire [1:0] sel_group;
wire [3:0] sel_ch;
wire [2:0] sel_sub;
wire [4:0] rhy_kon;
wire [7:0] din_copy;
wire VCC;
wire GND;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(selreg[0]),
    .I1(n180_4),
    .I2(n180_5),
    .I3(n180_9) 
);
defparam n180_s0.INIT=16'hFF40;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(n122_6),
    .I1(selreg[2]),
    .I2(selreg[1]) 
);
defparam n122_s0.INIT=8'h3A;
  LUT4 n668_s0 (
    .F(n668_3),
    .I0(selreg[1]),
    .I1(selreg[2]),
    .I2(selreg[0]),
    .I3(n180_5) 
);
defparam n668_s0.INIT=16'h1000;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(selreg[0]),
    .I1(selreg[2]),
    .I2(selreg[1]),
    .I3(n180_5) 
);
defparam n669_s0.INIT=16'h1000;
  LUT4 n677_s0 (
    .F(n677_3),
    .I0(selreg[2]),
    .I1(selreg[1]),
    .I2(selreg[0]),
    .I3(n180_5) 
);
defparam n677_s0.INIT=16'h4000;
  LUT4 n685_s0 (
    .F(n685_3),
    .I0(bus_wdata[7]),
    .I1(selreg[0]),
    .I2(n180_4),
    .I3(n180_5) 
);
defparam n685_s0.INIT=16'h1000;
  LUT4 n704_s0 (
    .F(n704_3),
    .I0(n704_7),
    .I1(selreg[3]),
    .I2(selreg[4]),
    .I3(sel_group_1_11) 
);
defparam n704_s0.INIT=16'h8000;
  LUT2 n121_s1 (
    .F(n121_6),
    .I0(n122_6),
    .I1(selreg[2]) 
);
defparam n121_s1.INIT=4'h4;
  LUT3 n249_s1 (
    .F(n249_6),
    .I0(bus_wdata[7]),
    .I1(bus_wdata[5]),
    .I2(write) 
);
defparam n249_s1.INIT=8'hE0;
  LUT3 n248_s1 (
    .F(n248_6),
    .I0(bus_wdata[7]),
    .I1(bus_wdata[6]),
    .I2(write) 
);
defparam n248_s1.INIT=8'hE0;
  LUT4 n97_s1 (
    .F(n97_6),
    .I0(selreg[4]),
    .I1(selreg[5]),
    .I2(n97_7),
    .I3(n97_8) 
);
defparam n97_s1.INIT=16'h0100;
  LUT2 n96_s1 (
    .F(n96_6),
    .I0(selreg[4]),
    .I1(n96_7) 
);
defparam n96_s1.INIT=4'h8;
  LUT2 n95_s1 (
    .F(n95_6),
    .I0(selreg[4]),
    .I1(n96_7) 
);
defparam n95_s1.INIT=4'h4;
  LUT4 n79_s1 (
    .F(n79_6),
    .I0(selreg[6]),
    .I1(selreg[7]),
    .I2(selreg[5]),
    .I3(n79_7) 
);
defparam n79_s1.INIT=16'h1000;
  LUT4 n78_s1 (
    .F(n78_6),
    .I0(selreg[5]),
    .I1(selreg[7]),
    .I2(selreg[6]),
    .I3(n79_7) 
);
defparam n78_s1.INIT=16'h1000;
  LUT4 n77_s1 (
    .F(n77_6),
    .I0(selreg[7]),
    .I1(selreg[6]),
    .I2(selreg[5]),
    .I3(n79_7) 
);
defparam n77_s1.INIT=16'h4000;
  LUT4 n76_s1 (
    .F(n76_6),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]),
    .I3(n79_7) 
);
defparam n76_s1.INIT=16'h1000;
  LUT4 n75_s1 (
    .F(n75_6),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]),
    .I3(n79_7) 
);
defparam n75_s1.INIT=16'h8000;
  LUT2 n180_s1 (
    .F(n180_4),
    .I0(selreg[1]),
    .I1(selreg[2]) 
);
defparam n180_s1.INIT=4'h4;
  LUT4 n180_s2 (
    .F(n180_5),
    .I0(selreg[3]),
    .I1(selreg[4]),
    .I2(n180_7),
    .I3(sel_group_1_11) 
);
defparam n180_s2.INIT=16'h1000;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(selreg[2]),
    .I1(selreg[1]),
    .I2(selreg[3]) 
);
defparam n70_s1.INIT=8'h07;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(selreg[0]),
    .I1(selreg[2]),
    .I2(selreg[1]) 
);
defparam n71_s1.INIT=8'hD3;
  LUT4 n699_s1 (
    .F(n699_4),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]),
    .I3(n79_7) 
);
defparam n699_s1.INIT=16'h9E00;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(selreg[1]),
    .I1(selreg[2]),
    .I2(selreg[0]),
    .I3(selreg[3]) 
);
defparam n97_s2.INIT=16'hFE00;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(selreg[6]),
    .I1(selreg[7]) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(selreg[6]),
    .I1(n97_7),
    .I2(selreg[7]),
    .I3(selreg[5]) 
);
defparam n96_s2.INIT=16'h1000;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(selreg[3]),
    .I1(selreg[4]),
    .I2(selreg[1]),
    .I3(selreg[2]) 
);
defparam n79_s2.INIT=16'h0777;
  LUT3 n180_s4 (
    .F(n180_7),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]) 
);
defparam n180_s4.INIT=8'h01;
  LUT4 n704_s2 (
    .F(n704_5),
    .I0(selreg[6]),
    .I1(selreg[5]),
    .I2(selreg[0]),
    .I3(selreg[7]) 
);
defparam n704_s2.INIT=16'h4000;
  LUT3 n704_s3 (
    .F(n704_7),
    .I0(selreg[1]),
    .I1(selreg[2]),
    .I2(n704_5) 
);
defparam n704_s3.INIT=8'h40;
  LUT4 n122_s2 (
    .F(n122_6),
    .I0(n97_6),
    .I1(n96_7),
    .I2(n70_4),
    .I3(n699_4) 
);
defparam n122_s2.INIT=16'h001F;
  LUT3 n700_s1 (
    .F(n700_5),
    .I0(n97_6),
    .I1(n96_7),
    .I2(sel_group_1_11) 
);
defparam n700_s1.INIT=8'hE0;
  LUT4 sel_sub_2_s4 (
    .F(sel_sub_2_9),
    .I0(n699_4),
    .I1(n97_6),
    .I2(n96_7),
    .I3(sel_group_1_11) 
);
defparam sel_sub_2_s4.INIT=16'hFE00;
  LUT4 n71_s2 (
    .F(n71_6),
    .I0(n71_4),
    .I1(selreg[3]),
    .I2(n97_6),
    .I3(n96_7) 
);
defparam n71_s2.INIT=16'h111C;
  LUT4 n70_s3 (
    .F(n70_7),
    .I0(n70_4),
    .I1(selreg[4]),
    .I2(n97_6),
    .I3(n96_7) 
);
defparam n70_s3.INIT=16'h555C;
  LUT4 n628_s2 (
    .F(n628_6),
    .I0(bus_address[0]),
    .I1(write_4),
    .I2(bus_write),
    .I3(write_6) 
);
defparam n628_s2.INIT=16'h4000;
  LUT4 sel_group_1_s5 (
    .F(sel_group_1_11),
    .I0(bus_address[0]),
    .I1(write_4),
    .I2(bus_write),
    .I3(write_6) 
);
defparam sel_group_1_s5.INIT=16'h8000;
  LUT4 n180_s5 (
    .F(n180_9),
    .I0(write_4),
    .I1(bus_write),
    .I2(write_6),
    .I3(cenop_Z) 
);
defparam n180_s5.INIT=16'h7F00;
  DFFRE selreg_6_s0 (
    .Q(selreg[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_5_s0 (
    .Q(selreg[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_4_s0 (
    .Q(selreg[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_3_s0 (
    .Q(selreg[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_2_s0 (
    .Q(selreg[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_1_s0 (
    .Q(selreg[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_0_s0 (
    .Q(selreg[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE sel_group_1_s0 (
    .Q(sel_group[1]),
    .D(n70_7),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_group_0_s0 (
    .Q(sel_group[0]),
    .D(n71_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_ch_3_s0 (
    .Q(sel_ch[3]),
    .D(selreg[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_ch_2_s0 (
    .Q(sel_ch[2]),
    .D(selreg[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_ch_1_s0 (
    .Q(sel_ch[1]),
    .D(selreg[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_ch_0_s0 (
    .Q(sel_ch[0]),
    .D(selreg[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_sub_2_s0 (
    .Q(sel_sub[2]),
    .D(n121_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_sub_1_s0 (
    .Q(sel_sub[1]),
    .D(n122_3),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_sub_0_s0 (
    .Q(sel_sub[0]),
    .D(selreg[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE up_fbcon_s0 (
    .Q(up_fbcon),
    .D(n97_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_fnumlo_s0 (
    .Q(up_fnumlo),
    .D(n95_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_fnumhi_s0 (
    .Q(up_fnumhi),
    .D(n96_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_mult_s0 (
    .Q(up_mult),
    .D(n79_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_ksl_tl_s0 (
    .Q(up_ksl_tl),
    .D(n78_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_ar_dr_s0 (
    .Q(up_ar_dr),
    .D(n77_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_sl_rr_s0 (
    .Q(up_sl_rr),
    .D(n76_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_wav_s0 (
    .Q(up_wav),
    .D(n75_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE rhy_en_s0 (
    .Q(rhy_en_Z),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_4_s0 (
    .Q(rhy_kon[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_3_s0 (
    .Q(rhy_kon[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_2_s0 (
    .Q(rhy_kon[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_1_s0 (
    .Q(rhy_kon[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_0_s0 (
    .Q(rhy_kon[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE am_dep_s0 (
    .Q(am_dep_Z),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE vib_dep_s0 (
    .Q(vib_dep_Z),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE wave_mode_s0 (
    .Q(wave_mode),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n668_3) 
);
  DFFRE value_B_7_s0 (
    .Q(value_B_Z[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_6_s0 (
    .Q(value_B_Z[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_5_s0 (
    .Q(value_B_Z[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_4_s0 (
    .Q(value_B_Z[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_3_s0 (
    .Q(value_B_Z[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_2_s0 (
    .Q(value_B_Z[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_1_s0 (
    .Q(value_B_Z[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_0_s0 (
    .Q(value_B_Z[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_A_7_s0 (
    .Q(value_A_Z[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_6_s0 (
    .Q(value_A_Z[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_5_s0 (
    .Q(value_A_Z[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_4_s0 (
    .Q(value_A_Z[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_3_s0 (
    .Q(value_A_Z[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_2_s0 (
    .Q(value_A_Z[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_1_s0 (
    .Q(value_A_Z[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_0_s0 (
    .Q(value_A_Z[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE load_A_s0 (
    .Q(load_A_Z),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFRE load_B_s0 (
    .Q(load_B_Z),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFSE flagen_A_s0 (
    .Q(flagen_A_Z),
    .D(n250_5),
    .CLK(clk_14m_d),
    .SET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFSE flagen_B_s0 (
    .Q(flagen_B_Z),
    .D(n251_5),
    .CLK(clk_14m_d),
    .SET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFRE din_copy_7_s0 (
    .Q(din_copy[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_6_s0 (
    .Q(din_copy[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_5_s0 (
    .Q(din_copy[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_4_s0 (
    .Q(din_copy[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_3_s0 (
    .Q(din_copy[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_2_s0 (
    .Q(din_copy[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_1_s0 (
    .Q(din_copy[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_0_s0 (
    .Q(din_copy[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE selreg_7_s0 (
    .Q(selreg[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE clr_flag_A_s1 (
    .Q(clr_flag_A_Z),
    .D(n248_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n180_3) 
);
defparam clr_flag_A_s1.INIT=1'b0;
  DFFRE clr_flag_B_s1 (
    .Q(clr_flag_B_Z),
    .D(n249_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n180_3) 
);
defparam clr_flag_B_s1.INIT=1'b0;
  INV n250_s2 (
    .O(n250_5),
    .I(bus_wdata[6]) 
);
  INV n251_s2 (
    .O(n251_5),
    .I(bus_wdata[5]) 
);
  jtopl_div u_div (
    .clk_14m_d(clk_14m_d),
    .ff_enable(ff_enable),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .cenop_Z(cenop_Z),
    .cenop_29(cenop_29),
    .cnt(cnt[1:0])
);
  jtopl_reg u_reg (
    .clk_14m_d(clk_14m_d),
    .write(write),
    .cenop_Z(cenop_Z),
    .wave_mode(wave_mode),
    .rhy_en_Z(rhy_en_Z),
    .audio_mclk_d(audio_mclk_d),
    .up_fnumhi(up_fnumhi),
    .up_fnumlo(up_fnumlo),
    .up_fbcon(up_fbcon),
    .up_mult(up_mult),
    .up_ksl_tl(up_ksl_tl),
    .up_wav(up_wav),
    .up_ar_dr(up_ar_dr),
    .up_sl_rr(up_sl_rr),
    .din_mx_0_4(din_mx_0_4),
    .sel_sub(sel_sub[2:0]),
    .sel_group(sel_group[1:0]),
    .din_copy(din_copy[7:0]),
    .rhy_kon(rhy_kon[4:0]),
    .sel_ch(sel_ch[3:0]),
    .keyon_I_Z(keyon_I_Z),
    .con_I_3(con_I_3),
    .w_sound_en0(w_sound_en0),
    .op_Z(op_Z),
    .pre_con(pre_con),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .pre_keyon(pre_keyon),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .group_Z(group_Z[1:0]),
    .slot_Z_2(slot_Z_2),
    .slot_Z_3(slot_Z_3),
    .slot_Z_4(slot_Z_4),
    .slot_Z_5(slot_Z_5),
    .slot_Z_6(slot_Z_6),
    .slot_Z_7(slot_Z_7),
    .slot_Z_8(slot_Z_8),
    .slot_Z_13(slot_Z_13),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17),
    .block_I(block_I[2:0]),
    .fnum_I(fnum_I[9:0]),
    .fb_I(fb_I[2:0]),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out(shift_out[29])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_mmr */
module jtopl_timer (
  load_A_Z,
  clk_14m_d,
  audio_mclk_d,
  clr_flag_A_Z,
  cenop_Z,
  w_sound_en0,
  free_next_1_11,
  value_A_Z,
  pre_A,
  n6_7,
  free_cnt
)
;
input load_A_Z;
input clk_14m_d;
input audio_mclk_d;
input clr_flag_A_Z;
input cenop_Z;
input w_sound_en0;
input free_next_1_11;
input [7:0] value_A_Z;
output pre_A;
output n6_7;
output [1:0] free_cnt;
wire n5_3;
wire n46_4;
wire n47_4;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire cnt_7_8;
wire n8_4;
wire n46_5;
wire n46_6;
wire n47_5;
wire n48_5;
wire n49_5;
wire n50_5;
wire n51_5;
wire n52_5;
wire n53_5;
wire n8_6;
wire free_next_0_13;
wire load_l;
wire [7:0] cnt;
wire VCC;
wire GND;
  LUT2 n5_s0 (
    .F(n5_3),
    .I0(audio_mclk_d),
    .I1(clr_flag_A_Z) 
);
defparam n5_s0.INIT=4'hE;
  LUT4 n46_s1 (
    .F(n46_4),
    .I0(n46_5),
    .I1(cnt[7]),
    .I2(value_A_Z[7]),
    .I3(n46_6) 
);
defparam n46_s1.INIT=16'hEEF0;
  LUT4 n47_s1 (
    .F(n47_4),
    .I0(value_A_Z[6]),
    .I1(n47_5),
    .I2(cnt[6]),
    .I3(n46_6) 
);
defparam n47_s1.INIT=16'h3CAA;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(value_A_Z[5]),
    .I1(cnt[5]),
    .I2(n48_5),
    .I3(n46_6) 
);
defparam n48_s1.INIT=16'h3CAA;
  LUT4 n49_s1 (
    .F(n49_4),
    .I0(value_A_Z[4]),
    .I1(n49_5),
    .I2(cnt[4]),
    .I3(n46_6) 
);
defparam n49_s1.INIT=16'h3CAA;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(value_A_Z[3]),
    .I1(n50_5),
    .I2(cnt[3]),
    .I3(n46_6) 
);
defparam n50_s1.INIT=16'h3CAA;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(value_A_Z[2]),
    .I1(cnt[2]),
    .I2(n51_5),
    .I3(n46_6) 
);
defparam n51_s1.INIT=16'h3CAA;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(value_A_Z[1]),
    .I1(n52_5),
    .I2(cnt[1]),
    .I3(n46_6) 
);
defparam n52_s1.INIT=16'h3CAA;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(value_A_Z[0]),
    .I1(n53_5),
    .I2(cnt[0]),
    .I3(n46_6) 
);
defparam n53_s1.INIT=16'h3CAA;
  LUT4 cnt_7_s3 (
    .F(cnt_7_8),
    .I0(n6_7),
    .I1(load_l),
    .I2(load_A_Z),
    .I3(audio_mclk_d) 
);
defparam cnt_7_s3.INIT=16'hFFB0;
  LUT4 n8_s1 (
    .F(n8_4),
    .I0(cnt[5]),
    .I1(cnt[6]),
    .I2(cnt[7]),
    .I3(n48_5) 
);
defparam n8_s1.INIT=16'h8000;
  LUT3 n46_s2 (
    .F(n46_5),
    .I0(cnt[5]),
    .I1(cnt[6]),
    .I2(n48_5) 
);
defparam n46_s2.INIT=8'h80;
  LUT4 n46_s3 (
    .F(n46_6),
    .I0(load_l),
    .I1(load_A_Z),
    .I2(audio_mclk_d),
    .I3(n8_4) 
);
defparam n46_s3.INIT=16'h000B;
  LUT2 n47_s2 (
    .F(n47_5),
    .I0(cnt[5]),
    .I1(n48_5) 
);
defparam n47_s2.INIT=4'h8;
  LUT4 n48_s2 (
    .F(n48_5),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]),
    .I3(n51_5) 
);
defparam n48_s2.INIT=16'h8000;
  LUT3 n49_s2 (
    .F(n49_5),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(n51_5) 
);
defparam n49_s2.INIT=8'h80;
  LUT2 n50_s2 (
    .F(n50_5),
    .I0(cnt[2]),
    .I1(n51_5) 
);
defparam n50_s2.INIT=4'h8;
  LUT4 n51_s2 (
    .F(n51_5),
    .I0(free_cnt[1]),
    .I1(free_cnt[0]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n51_s2.INIT=16'h8000;
  LUT3 n52_s2 (
    .F(n52_5),
    .I0(free_cnt[1]),
    .I1(free_cnt[0]),
    .I2(cnt[0]) 
);
defparam n52_s2.INIT=8'h80;
  LUT2 n53_s2 (
    .F(n53_5),
    .I0(free_cnt[1]),
    .I1(free_cnt[0]) 
);
defparam n53_s2.INIT=4'h8;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(load_A_Z),
    .I1(cenop_Z),
    .I2(w_sound_en0),
    .I3(n8_4) 
);
defparam n8_s2.INIT=16'h8000;
  LUT2 n6_s1 (
    .F(n6_7),
    .I0(cenop_Z),
    .I1(w_sound_en0) 
);
defparam n6_s1.INIT=4'h8;
  LUT3 free_next_0_s6 (
    .F(free_next_0_13),
    .I0(cenop_Z),
    .I1(w_sound_en0),
    .I2(free_cnt[0]) 
);
defparam free_next_0_s6.INIT=8'h78;
  DFFCE load_l_s0 (
    .Q(load_l),
    .D(load_A_Z),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFRE flag_s0 (
    .Q(pre_A),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n5_3),
    .CE(n8_6) 
);
  DFFRE cnt_7_s1 (
    .Q(cnt[7]),
    .D(n46_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_7_s1.INIT=1'b0;
  DFFRE cnt_6_s1 (
    .Q(cnt[6]),
    .D(n47_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_6_s1.INIT=1'b0;
  DFFRE cnt_5_s1 (
    .Q(cnt[5]),
    .D(n48_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_5_s1.INIT=1'b0;
  DFFRE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n49_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFRE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n50_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_3_s1.INIT=1'b0;
  DFFRE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n51_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_2_s1.INIT=1'b0;
  DFFRE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n52_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFRE cnt_0_s1 (
    .Q(cnt[0]),
    .D(n53_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_0_s1.INIT=1'b0;
  DFFRE free_cnt_1_s1 (
    .Q(free_cnt[1]),
    .D(free_next_1_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam free_cnt_1_s1.INIT=1'b0;
  DFFRE free_cnt_0_s1 (
    .Q(free_cnt[0]),
    .D(free_next_0_13),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam free_cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_timer */
module jtopl_timer_0 (
  load_B_Z,
  clk_14m_d,
  audio_mclk_d,
  n6_7,
  clr_flag_B_Z,
  cenop_Z,
  w_sound_en0,
  value_B_Z,
  free_cnt,
  pre_B,
  free_next_1_11
)
;
input load_B_Z;
input clk_14m_d;
input audio_mclk_d;
input n6_7;
input clr_flag_B_Z;
input cenop_Z;
input w_sound_en0;
input [7:0] value_B_Z;
input [1:0] free_cnt;
output pre_B;
output free_next_1_11;
wire n5_3;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire cnt_7_8;
wire n8_4;
wire n48_5;
wire n48_6;
wire n49_5;
wire n50_5;
wire n51_5;
wire n52_5;
wire n53_5;
wire n54_5;
wire n55_5;
wire n8_6;
wire load_l;
wire [3:2] free_next;
wire [3:2] free_cnt_0;
wire [7:0] cnt;
wire VCC;
wire GND;
  LUT2 n5_s0 (
    .F(n5_3),
    .I0(audio_mclk_d),
    .I1(clr_flag_B_Z) 
);
defparam n5_s0.INIT=4'hE;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(n48_5),
    .I1(cnt[7]),
    .I2(value_B_Z[7]),
    .I3(n48_6) 
);
defparam n48_s1.INIT=16'hEEF0;
  LUT4 n49_s1 (
    .F(n49_4),
    .I0(value_B_Z[6]),
    .I1(cnt[6]),
    .I2(n49_5),
    .I3(n48_6) 
);
defparam n49_s1.INIT=16'h3CAA;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(value_B_Z[5]),
    .I1(n50_5),
    .I2(cnt[5]),
    .I3(n48_6) 
);
defparam n50_s1.INIT=16'h3CAA;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(value_B_Z[4]),
    .I1(n51_5),
    .I2(cnt[4]),
    .I3(n48_6) 
);
defparam n51_s1.INIT=16'h3CAA;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(value_B_Z[3]),
    .I1(cnt[3]),
    .I2(n52_5),
    .I3(n48_6) 
);
defparam n52_s1.INIT=16'h3CAA;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(value_B_Z[2]),
    .I1(n53_5),
    .I2(cnt[2]),
    .I3(n48_6) 
);
defparam n53_s1.INIT=16'h3CAA;
  LUT4 n54_s1 (
    .F(n54_4),
    .I0(value_B_Z[1]),
    .I1(n54_5),
    .I2(cnt[1]),
    .I3(n48_6) 
);
defparam n54_s1.INIT=16'h3CAA;
  LUT4 n55_s1 (
    .F(n55_4),
    .I0(value_B_Z[0]),
    .I1(cnt[0]),
    .I2(n55_5),
    .I3(n48_6) 
);
defparam n55_s1.INIT=16'h3CAA;
  LUT4 cnt_7_s3 (
    .F(cnt_7_8),
    .I0(n6_7),
    .I1(load_l),
    .I2(load_B_Z),
    .I3(audio_mclk_d) 
);
defparam cnt_7_s3.INIT=16'hFFB0;
  LUT3 free_next_2_s3 (
    .F(free_next[2]),
    .I0(free_cnt[0]),
    .I1(free_cnt[1]),
    .I2(free_cnt_0[2]) 
);
defparam free_next_2_s3.INIT=8'h78;
  LUT4 free_next_3_s3 (
    .F(free_next[3]),
    .I0(free_cnt[0]),
    .I1(free_cnt[1]),
    .I2(free_cnt_0[2]),
    .I3(free_cnt_0[3]) 
);
defparam free_next_3_s3.INIT=16'h7F80;
  LUT3 n8_s1 (
    .F(n8_4),
    .I0(cnt[6]),
    .I1(cnt[7]),
    .I2(n49_5) 
);
defparam n8_s1.INIT=8'h80;
  LUT2 n48_s2 (
    .F(n48_5),
    .I0(cnt[6]),
    .I1(n49_5) 
);
defparam n48_s2.INIT=4'h8;
  LUT4 n48_s3 (
    .F(n48_6),
    .I0(load_l),
    .I1(load_B_Z),
    .I2(audio_mclk_d),
    .I3(n8_4) 
);
defparam n48_s3.INIT=16'h000B;
  LUT4 n49_s2 (
    .F(n49_5),
    .I0(cnt[3]),
    .I1(cnt[4]),
    .I2(cnt[5]),
    .I3(n52_5) 
);
defparam n49_s2.INIT=16'h8000;
  LUT3 n50_s2 (
    .F(n50_5),
    .I0(cnt[3]),
    .I1(cnt[4]),
    .I2(n52_5) 
);
defparam n50_s2.INIT=8'h80;
  LUT2 n51_s2 (
    .F(n51_5),
    .I0(cnt[3]),
    .I1(n52_5) 
);
defparam n51_s2.INIT=4'h8;
  LUT4 n52_s2 (
    .F(n52_5),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(n55_5) 
);
defparam n52_s2.INIT=16'h8000;
  LUT3 n53_s2 (
    .F(n53_5),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n55_5) 
);
defparam n53_s2.INIT=8'h80;
  LUT2 n54_s2 (
    .F(n54_5),
    .I0(cnt[0]),
    .I1(n55_5) 
);
defparam n54_s2.INIT=4'h8;
  LUT4 n55_s2 (
    .F(n55_5),
    .I0(free_cnt[0]),
    .I1(free_cnt[1]),
    .I2(free_cnt_0[2]),
    .I3(free_cnt_0[3]) 
);
defparam n55_s2.INIT=16'h8000;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(load_B_Z),
    .I1(cenop_Z),
    .I2(w_sound_en0),
    .I3(n8_4) 
);
defparam n8_s2.INIT=16'h8000;
  LUT4 free_next_1_s5 (
    .F(free_next_1_11),
    .I0(free_cnt[0]),
    .I1(cenop_Z),
    .I2(w_sound_en0),
    .I3(free_cnt[1]) 
);
defparam free_next_1_s5.INIT=16'h7F80;
  DFFCE load_l_s0 (
    .Q(load_l),
    .D(load_B_Z),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFRE free_cnt_3_s0 (
    .Q(free_cnt_0[3]),
    .D(free_next[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n6_7) 
);
  DFFRE free_cnt_2_s0 (
    .Q(free_cnt_0[2]),
    .D(free_next[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n6_7) 
);
  DFFRE flag_s0 (
    .Q(pre_B),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n5_3),
    .CE(n8_6) 
);
  DFFRE cnt_7_s1 (
    .Q(cnt[7]),
    .D(n48_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_7_s1.INIT=1'b0;
  DFFRE cnt_6_s1 (
    .Q(cnt[6]),
    .D(n49_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_6_s1.INIT=1'b0;
  DFFRE cnt_5_s1 (
    .Q(cnt[5]),
    .D(n50_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_5_s1.INIT=1'b0;
  DFFRE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n51_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFRE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n52_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_3_s1.INIT=1'b0;
  DFFRE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n53_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_2_s1.INIT=1'b0;
  DFFRE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n54_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFRE cnt_0_s1 (
    .Q(cnt[0]),
    .D(n55_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_timer_0 */
module jtopl_timers (
  load_A_Z,
  clk_14m_d,
  audio_mclk_d,
  clr_flag_A_Z,
  cenop_Z,
  w_sound_en0,
  load_B_Z,
  clr_flag_B_Z,
  value_A_Z,
  value_B_Z,
  pre_A,
  n6_7,
  pre_B
)
;
input load_A_Z;
input clk_14m_d;
input audio_mclk_d;
input clr_flag_A_Z;
input cenop_Z;
input w_sound_en0;
input load_B_Z;
input clr_flag_B_Z;
input [7:0] value_A_Z;
input [7:0] value_B_Z;
output pre_A;
output n6_7;
output pre_B;
wire free_next_1_11;
wire [1:0] free_cnt;
wire VCC;
wire GND;
  jtopl_timer timer_A (
    .load_A_Z(load_A_Z),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .clr_flag_A_Z(clr_flag_A_Z),
    .cenop_Z(cenop_Z),
    .w_sound_en0(w_sound_en0),
    .free_next_1_11(free_next_1_11),
    .value_A_Z(value_A_Z[7:0]),
    .pre_A(pre_A),
    .n6_7(n6_7),
    .free_cnt(free_cnt[1:0])
);
  jtopl_timer_0 timer_B (
    .load_B_Z(load_B_Z),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n6_7(n6_7),
    .clr_flag_B_Z(clr_flag_B_Z),
    .cenop_Z(cenop_Z),
    .w_sound_en0(w_sound_en0),
    .value_B_Z(value_B_Z[7:0]),
    .free_cnt(free_cnt[1:0]),
    .pre_B(pre_B),
    .free_next_1_11(free_next_1_11)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_timers */
module jtopl_lfo (
  clk_14m_d,
  audio_mclk_d,
  cenop_Z,
  n6_7,
  w_sound_en0,
  slot_Z_8,
  slot_Z_17,
  vib_cnt,
  trem_Z
)
;
input clk_14m_d;
input audio_mclk_d;
input cenop_Z;
input n6_7;
input w_sound_en0;
input slot_Z_8;
input slot_Z_17;
output [2:0] vib_cnt;
output [3:0] trem_Z;
wire n31_3;
wire am_incen_6;
wire am_dir_6;
wire am_bit_0_8;
wire n57_7;
wire n31_4;
wire am_dir_7;
wire next_4_8;
wire next_7_8;
wire next_10_8;
wire am_bit_0_9;
wire n57_8;
wire n57_9;
wire n206_6;
wire next_10_11;
wire n184_9;
wire next_7_11;
wire next_4_11;
wire next_1_10;
wire next_0_12;
wire am_incen;
wire am_dir;
wire am_carry;
wire am_step;
wire [12:2] next;
wire [1:1] am_bit;
wire [9:0] cnt;
wire [8:0] am_cnt;
wire VCC;
wire GND;
  LUT3 n31_s0 (
    .F(n31_3),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n31_4) 
);
defparam n31_s0.INIT=8'h40;
  LUT3 am_incen_s2 (
    .F(am_incen_6),
    .I0(slot_Z_8),
    .I1(slot_Z_17),
    .I2(cenop_Z) 
);
defparam am_incen_s2.INIT=8'hE0;
  LUT4 am_dir_s2 (
    .F(am_dir_6),
    .I0(am_dir),
    .I1(am_dir_7),
    .I2(n57_7),
    .I3(n6_7) 
);
defparam am_dir_s2.INIT=16'h4F00;
  LUT3 next_2_s3 (
    .F(next[2]),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]) 
);
defparam next_2_s3.INIT=8'h78;
  LUT4 next_3_s3 (
    .F(next[3]),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt[3]) 
);
defparam next_3_s3.INIT=16'h7F80;
  LUT3 next_5_s3 (
    .F(next[5]),
    .I0(cnt[4]),
    .I1(next_4_8),
    .I2(cnt[5]) 
);
defparam next_5_s3.INIT=8'h78;
  LUT4 next_6_s3 (
    .F(next[6]),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n31_4),
    .I3(cnt[6]) 
);
defparam next_6_s3.INIT=16'h7F80;
  LUT3 next_8_s3 (
    .F(next[8]),
    .I0(cnt[7]),
    .I1(next_7_8),
    .I2(cnt[8]) 
);
defparam next_8_s3.INIT=8'h78;
  LUT4 next_9_s3 (
    .F(next[9]),
    .I0(cnt[7]),
    .I1(cnt[8]),
    .I2(next_7_8),
    .I3(cnt[9]) 
);
defparam next_9_s3.INIT=16'h7F80;
  LUT3 next_11_s3 (
    .F(next[11]),
    .I0(vib_cnt[0]),
    .I1(next_10_8),
    .I2(vib_cnt[1]) 
);
defparam next_11_s3.INIT=8'h78;
  LUT4 next_12_s2 (
    .F(next[12]),
    .I0(vib_cnt[0]),
    .I1(vib_cnt[1]),
    .I2(next_10_8),
    .I3(vib_cnt[2]) 
);
defparam next_12_s2.INIT=16'h7F80;
  LUT4 am_bit_0_s3 (
    .F(am_bit_0_8),
    .I0(am_incen),
    .I1(am_carry),
    .I2(am_bit_0_9),
    .I3(am_cnt[0]) 
);
defparam am_bit_0_s3.INIT=16'hD728;
  LUT4 am_bit_1_s2 (
    .F(am_bit[1]),
    .I0(am_carry),
    .I1(am_cnt[0]),
    .I2(am_bit_0_9),
    .I3(am_incen) 
);
defparam am_bit_1_s2.INIT=16'hE800;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(am_cnt[3]),
    .I1(am_cnt[4]),
    .I2(n57_8),
    .I3(n57_9) 
);
defparam n57_s2.INIT=16'hEFFF;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]),
    .I3(cnt[5]) 
);
defparam n31_s1.INIT=16'h8000;
  LUT4 am_dir_s3 (
    .F(am_dir_7),
    .I0(am_cnt[0]),
    .I1(am_cnt[3]),
    .I2(am_cnt[5]),
    .I3(am_cnt[6]) 
);
defparam am_dir_s3.INIT=16'h8000;
  LUT4 next_4_s4 (
    .F(next_4_8),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt[3]) 
);
defparam next_4_s4.INIT=16'h8000;
  LUT4 next_7_s4 (
    .F(next_7_8),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[6]),
    .I3(n31_4) 
);
defparam next_7_s4.INIT=16'h8000;
  LUT4 next_10_s4 (
    .F(next_10_8),
    .I0(cnt[7]),
    .I1(cnt[8]),
    .I2(cnt[9]),
    .I3(next_7_8) 
);
defparam next_10_s4.INIT=16'h8000;
  LUT3 am_bit_0_s4 (
    .F(am_bit_0_9),
    .I0(am_dir),
    .I1(w_sound_en0),
    .I2(am_step) 
);
defparam am_bit_0_s4.INIT=8'hE0;
  LUT2 n57_s3 (
    .F(n57_8),
    .I0(am_cnt[5]),
    .I1(am_cnt[6]) 
);
defparam n57_s3.INIT=4'h1;
  LUT4 n57_s4 (
    .F(n57_9),
    .I0(am_cnt[0]),
    .I1(am_cnt[1]),
    .I2(am_cnt[2]),
    .I3(am_dir) 
);
defparam n57_s4.INIT=16'h0100;
  LUT3 n206_s2 (
    .F(n206_6),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(w_sound_en0) 
);
defparam n206_s2.INIT=8'h40;
  LUT4 next_10_s6 (
    .F(next_10_11),
    .I0(cenop_Z),
    .I1(next_10_8),
    .I2(slot_Z_17),
    .I3(vib_cnt[0]) 
);
defparam next_10_s6.INIT=16'h7F80;
  LUT2 n184_s1 (
    .F(n184_9),
    .I0(cenop_Z),
    .I1(slot_Z_17) 
);
defparam n184_s1.INIT=4'h8;
  LUT4 next_7_s6 (
    .F(next_7_11),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(next_7_8),
    .I3(cnt[7]) 
);
defparam next_7_s6.INIT=16'h7F80;
  LUT4 next_4_s6 (
    .F(next_4_11),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(next_4_8),
    .I3(cnt[4]) 
);
defparam next_4_s6.INIT=16'h7F80;
  LUT4 next_1_s5 (
    .F(next_1_10),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam next_1_s5.INIT=16'h7F80;
  LUT3 next_0_s6 (
    .F(next_0_12),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(cnt[0]) 
);
defparam next_0_s6.INIT=8'h78;
  DFFRE cnt_11_s0 (
    .Q(vib_cnt[1]),
    .D(next[11]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_9_s0 (
    .Q(cnt[9]),
    .D(next[9]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_8_s0 (
    .Q(cnt[8]),
    .D(next[8]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_6_s0 (
    .Q(cnt[6]),
    .D(next[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_5_s0 (
    .Q(cnt[5]),
    .D(next[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_3_s0 (
    .Q(cnt[3]),
    .D(next[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_2_s0 (
    .Q(cnt[2]),
    .D(next[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFSE am_incen_s0 (
    .Q(am_incen),
    .D(slot_Z_17),
    .CLK(clk_14m_d),
    .SET(audio_mclk_d),
    .CE(am_incen_6) 
);
  DFFRE am_dir_s0 (
    .Q(am_dir),
    .D(n57_7),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(am_dir_6) 
);
  DFFRE am_carry_s0 (
    .Q(am_carry),
    .D(am_bit[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_8_s0 (
    .Q(am_cnt[8]),
    .D(am_bit_0_8),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_7_s0 (
    .Q(am_cnt[7]),
    .D(am_cnt[8]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_6_s0 (
    .Q(am_cnt[6]),
    .D(am_cnt[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_5_s0 (
    .Q(am_cnt[5]),
    .D(am_cnt[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_4_s0 (
    .Q(am_cnt[4]),
    .D(am_cnt[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_3_s0 (
    .Q(am_cnt[3]),
    .D(am_cnt[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_2_s0 (
    .Q(am_cnt[2]),
    .D(am_cnt[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_1_s0 (
    .Q(am_cnt[1]),
    .D(am_cnt[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_0_s0 (
    .Q(am_cnt[0]),
    .D(am_cnt[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_step_s0 (
    .Q(am_step),
    .D(n31_3),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE trem_3_s0 (
    .Q(trem_Z[3]),
    .D(am_cnt[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE trem_2_s0 (
    .Q(trem_Z[2]),
    .D(am_cnt[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE trem_1_s0 (
    .Q(trem_Z[1]),
    .D(am_cnt[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE trem_0_s0 (
    .Q(trem_Z[0]),
    .D(am_cnt[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE cnt_12_s0 (
    .Q(vib_cnt[2]),
    .D(next[12]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_10_s1 (
    .Q(vib_cnt[0]),
    .D(next_10_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_10_s1.INIT=1'b0;
  DFFRE cnt_7_s1 (
    .Q(cnt[7]),
    .D(next_7_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_7_s1.INIT=1'b0;
  DFFRE cnt_4_s1 (
    .Q(cnt[4]),
    .D(next_4_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFRE cnt_1_s1 (
    .Q(cnt[1]),
    .D(next_1_10),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFRE cnt_0_s1 (
    .Q(cnt[0]),
    .D(next_0_12),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_lfo */
module jtopl_noise (
  clk_14m_d,
  audio_mclk_d,
  cenop_Z,
  phase_II_8_6,
  poly_0,
  poly_8,
  poly_9,
  poly_22
)
;
input clk_14m_d;
input audio_mclk_d;
input cenop_Z;
input phase_II_8_6;
output poly_0;
output poly_8;
output poly_9;
output poly_22;
wire n31_6;
wire n31_7;
wire n31_8;
wire n31_9;
wire n31_10;
wire n31_11;
wire n31_12;
wire n31_13;
wire [21:1] poly_1;
wire VCC;
wire GND;
  LUT4 n31_s1 (
    .F(n31_6),
    .I0(n31_7),
    .I1(n31_8),
    .I2(n31_9),
    .I3(phase_II_8_6) 
);
defparam n31_s1.INIT=16'h80FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(poly_1[18]),
    .I1(poly_1[19]),
    .I2(poly_1[20]),
    .I3(poly_1[21]) 
);
defparam n31_s2.INIT=16'h0001;
  LUT4 n31_s3 (
    .F(n31_8),
    .I0(poly_9),
    .I1(poly_8),
    .I2(n31_10),
    .I3(n31_11) 
);
defparam n31_s3.INIT=16'h1000;
  LUT4 n31_s4 (
    .F(n31_9),
    .I0(poly_1[14]),
    .I1(poly_1[15]),
    .I2(n31_12),
    .I3(n31_13) 
);
defparam n31_s4.INIT=16'h1000;
  LUT4 n31_s5 (
    .F(n31_10),
    .I0(poly_1[4]),
    .I1(poly_1[5]),
    .I2(poly_1[6]),
    .I3(poly_1[7]) 
);
defparam n31_s5.INIT=16'h0001;
  LUT4 n31_s6 (
    .F(n31_11),
    .I0(poly_0),
    .I1(poly_1[1]),
    .I2(poly_1[2]),
    .I3(poly_1[3]) 
);
defparam n31_s6.INIT=16'h0001;
  LUT2 n31_s7 (
    .F(n31_12),
    .I0(poly_1[16]),
    .I1(poly_1[17]) 
);
defparam n31_s7.INIT=4'h1;
  LUT4 n31_s8 (
    .F(n31_13),
    .I0(poly_1[10]),
    .I1(poly_1[11]),
    .I2(poly_1[12]),
    .I3(poly_1[13]) 
);
defparam n31_s8.INIT=16'h0001;
  DFFCE poly_21_s0 (
    .Q(poly_1[21]),
    .D(poly_1[20]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_20_s0 (
    .Q(poly_1[20]),
    .D(poly_1[19]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_19_s0 (
    .Q(poly_1[19]),
    .D(poly_1[18]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_18_s0 (
    .Q(poly_1[18]),
    .D(poly_1[17]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_17_s0 (
    .Q(poly_1[17]),
    .D(poly_1[16]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_16_s0 (
    .Q(poly_1[16]),
    .D(poly_1[15]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_15_s0 (
    .Q(poly_1[15]),
    .D(poly_1[14]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_14_s0 (
    .Q(poly_1[14]),
    .D(poly_1[13]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_13_s0 (
    .Q(poly_1[13]),
    .D(poly_1[12]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_12_s0 (
    .Q(poly_1[12]),
    .D(poly_1[11]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_11_s0 (
    .Q(poly_1[11]),
    .D(poly_1[10]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_10_s0 (
    .Q(poly_1[10]),
    .D(poly_9),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_9_s0 (
    .Q(poly_9),
    .D(poly_8),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_8_s0 (
    .Q(poly_8),
    .D(poly_1[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_7_s0 (
    .Q(poly_1[7]),
    .D(poly_1[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_6_s0 (
    .Q(poly_1[6]),
    .D(poly_1[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_5_s0 (
    .Q(poly_1[5]),
    .D(poly_1[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_4_s0 (
    .Q(poly_1[4]),
    .D(poly_1[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_3_s0 (
    .Q(poly_1[3]),
    .D(poly_1[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_2_s0 (
    .Q(poly_1[2]),
    .D(poly_1[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_1_s0 (
    .Q(poly_1[1]),
    .D(poly_0),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_22_s0 (
    .Q(poly_22),
    .D(poly_1[21]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFPE poly_0_s0 (
    .Q(poly_0),
    .D(n31_6),
    .CLK(clk_14m_d),
    .PRESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_noise */
module jtopl_pm (
  viben_I,
  vib_dep_Z,
  vib_cnt,
  fnum_I,
  pm_offset_Z
)
;
input viben_I;
input vib_dep_Z;
input [2:0] vib_cnt;
input [9:7] fnum_I;
output [3:0] pm_offset_Z;
wire pm_offset_Z_0_5;
wire pm_offset_Z_1_5;
wire pm_offset_Z_2_5;
wire pm_offset_Z_2_6;
wire pm_offset_Z_0_6;
wire pm_offset_Z_0_7;
wire pm_offset_Z_1_6;
wire VCC;
wire GND;
  LUT4 pm_offset_Z_1_s (
    .F(pm_offset_Z[1]),
    .I0(pm_offset_Z_0_5),
    .I1(vib_cnt[2]),
    .I2(pm_offset_Z_1_5),
    .I3(viben_I) 
);
defparam pm_offset_Z_1_s.INIT=16'h8700;
  LUT3 pm_offset_Z_2_s (
    .F(pm_offset_Z[2]),
    .I0(pm_offset_Z_2_5),
    .I1(pm_offset_Z_2_6),
    .I2(viben_I) 
);
defparam pm_offset_Z_2_s.INIT=8'h60;
  LUT4 pm_offset_Z_3_s (
    .F(pm_offset_Z[3]),
    .I0(pm_offset_Z_2_6),
    .I1(pm_offset_Z_2_5),
    .I2(viben_I),
    .I3(vib_cnt[2]) 
);
defparam pm_offset_Z_3_s.INIT=16'hE000;
  LUT3 pm_offset_Z_0_s0 (
    .F(pm_offset_Z_0_5),
    .I0(pm_offset_Z_0_6),
    .I1(pm_offset_Z_0_7),
    .I2(vib_dep_Z) 
);
defparam pm_offset_Z_0_s0.INIT=8'h35;
  LUT4 pm_offset_Z_1_s0 (
    .F(pm_offset_Z_1_5),
    .I0(pm_offset_Z_1_6),
    .I1(vib_dep_Z),
    .I2(fnum_I[9]),
    .I3(vib_cnt[0]) 
);
defparam pm_offset_Z_1_s0.INIT=16'h3F57;
  LUT4 pm_offset_Z_2_s0 (
    .F(pm_offset_Z_2_5),
    .I0(vib_cnt[0]),
    .I1(vib_dep_Z),
    .I2(fnum_I[9]),
    .I3(vib_cnt[1]) 
);
defparam pm_offset_Z_2_s0.INIT=16'h4000;
  LUT3 pm_offset_Z_2_s1 (
    .F(pm_offset_Z_2_6),
    .I0(pm_offset_Z_1_5),
    .I1(pm_offset_Z_0_5),
    .I2(vib_cnt[2]) 
);
defparam pm_offset_Z_2_s1.INIT=8'hD0;
  LUT4 pm_offset_Z_0_s1 (
    .F(pm_offset_Z_0_6),
    .I0(fnum_I[8]),
    .I1(vib_cnt[1]),
    .I2(fnum_I[9]),
    .I3(vib_cnt[0]) 
);
defparam pm_offset_Z_0_s1.INIT=16'h0F77;
  LUT4 pm_offset_Z_0_s2 (
    .F(pm_offset_Z_0_7),
    .I0(fnum_I[7]),
    .I1(vib_cnt[1]),
    .I2(fnum_I[8]),
    .I3(vib_cnt[0]) 
);
defparam pm_offset_Z_0_s2.INIT=16'h0F77;
  LUT3 pm_offset_Z_1_s1 (
    .F(pm_offset_Z_1_6),
    .I0(fnum_I[8]),
    .I1(vib_dep_Z),
    .I2(vib_cnt[1]) 
);
defparam pm_offset_Z_1_s1.INIT=8'hB0;
  LUT4 pm_offset_Z_0_s3 (
    .F(pm_offset_Z[0]),
    .I0(pm_offset_Z_0_6),
    .I1(pm_offset_Z_0_7),
    .I2(vib_dep_Z),
    .I3(viben_I) 
);
defparam pm_offset_Z_0_s3.INIT=16'h3500;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pm */
module jtopl_pg_inc (
  cenop_Z,
  fnum_I,
  pm_offset_Z,
  block_I,
  n31_3,
  n32_3,
  \o[3]_3 ,
  n33_7,
  phinc_I
)
;
input cenop_Z;
input [9:0] fnum_I;
input [3:0] pm_offset_Z;
input [2:0] block_I;
output n31_3;
output n32_3;
output \o[3]_3 ;
output n33_7;
output [15:3] phinc_I;
wire n31_4;
wire n31_5;
wire phinc_I_15_3;
wire phinc_I_14_3;
wire phinc_I_13_3;
wire phinc_I_12_3;
wire phinc_I_12_4;
wire phinc_I_11_3;
wire phinc_I_11_4;
wire phinc_I_7_3;
wire phinc_I_6_3;
wire phinc_I_5_3;
wire phinc_I_4_3;
wire phinc_I_3_3;
wire phinc_I_14_4;
wire phinc_I_13_4;
wire phinc_I_12_5;
wire phinc_I_11_5;
wire phinc_I_7_4;
wire phinc_I_6_4;
wire phinc_I_5_4;
wire phinc_I_4_4;
wire n21_5;
wire n21_6;
wire n20_4;
wire n20_5;
wire n19_4;
wire n19_5;
wire n18_4;
wire n18_5;
wire n17_4;
wire n17_5;
wire n16_4;
wire n16_5;
wire n15_4;
wire n15_5;
wire n14_4;
wire n14_5;
wire n13_4;
wire n13_5;
wire n12_4;
wire n12_5;
wire n11_4;
wire n11_5;
wire n5_4;
wire n5_1_COUT;
wire VCC;
wire GND;
  LUT3 n31_s0 (
    .F(n31_3),
    .I0(n31_4),
    .I1(n31_5),
    .I2(block_I[0]) 
);
defparam n31_s0.INIT=8'h35;
  LUT4 n32_s0 (
    .F(n32_3),
    .I0(block_I[1]),
    .I1(n20_4),
    .I2(n31_5),
    .I3(block_I[0]) 
);
defparam n32_s0.INIT=16'h440F;
  LUT4 phinc_I_15_s (
    .F(phinc_I[15]),
    .I0(phinc_I_15_3),
    .I1(n5_4),
    .I2(block_I[1]),
    .I3(block_I[2]) 
);
defparam phinc_I_15_s.INIT=16'h5CCC;
  LUT3 phinc_I_14_s (
    .F(phinc_I[14]),
    .I0(phinc_I_14_3),
    .I1(n5_4),
    .I2(block_I[2]) 
);
defparam phinc_I_14_s.INIT=8'h5C;
  LUT3 phinc_I_13_s (
    .F(phinc_I[13]),
    .I0(phinc_I_13_3),
    .I1(n5_4),
    .I2(block_I[2]) 
);
defparam phinc_I_13_s.INIT=8'h5C;
  LUT3 phinc_I_12_s (
    .F(phinc_I[12]),
    .I0(phinc_I_12_3),
    .I1(phinc_I_12_4),
    .I2(block_I[2]) 
);
defparam phinc_I_12_s.INIT=8'h5C;
  LUT3 phinc_I_11_s (
    .F(phinc_I[11]),
    .I0(phinc_I_11_3),
    .I1(phinc_I_11_4),
    .I2(block_I[2]) 
);
defparam phinc_I_11_s.INIT=8'h5C;
  LUT3 phinc_I_7_s (
    .F(phinc_I[7]),
    .I0(phinc_I_11_3),
    .I1(phinc_I_7_3),
    .I2(block_I[2]) 
);
defparam phinc_I_7_s.INIT=8'h35;
  LUT3 phinc_I_6_s (
    .F(phinc_I[6]),
    .I0(phinc_I_6_3),
    .I1(n31_3),
    .I2(block_I[2]) 
);
defparam phinc_I_6_s.INIT=8'hC5;
  LUT3 phinc_I_5_s (
    .F(phinc_I[5]),
    .I0(phinc_I_5_3),
    .I1(n32_3),
    .I2(block_I[2]) 
);
defparam phinc_I_5_s.INIT=8'hC5;
  LUT3 phinc_I_4_s (
    .F(phinc_I[4]),
    .I0(phinc_I_4_3),
    .I1(n33_7),
    .I2(block_I[2]) 
);
defparam phinc_I_4_s.INIT=8'hC5;
  LUT3 phinc_I_3_s (
    .F(phinc_I[3]),
    .I0(phinc_I_7_3),
    .I1(phinc_I_3_3),
    .I2(block_I[2]) 
);
defparam phinc_I_3_s.INIT=8'hC5;
  LUT2 \o[3]_s1  (
    .F(\o[3]_3 ),
    .I0(cenop_Z),
    .I1(block_I[2]) 
);
defparam \o[3]_s1 .INIT=4'h8;
  LUT4 n33_s2 (
    .F(n33_7),
    .I0(n20_4),
    .I1(n21_5),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam n33_s2.INIT=16'h0C0A;
  LUT3 phinc_I_8_s (
    .F(phinc_I[8]),
    .I0(phinc_I_12_3),
    .I1(phinc_I_4_3),
    .I2(block_I[2]) 
);
defparam phinc_I_8_s.INIT=8'h35;
  LUT3 phinc_I_10_s (
    .F(phinc_I[10]),
    .I0(phinc_I_14_3),
    .I1(phinc_I_6_3),
    .I2(block_I[2]) 
);
defparam phinc_I_10_s.INIT=8'h35;
  LUT3 phinc_I_9_s (
    .F(phinc_I[9]),
    .I0(phinc_I_13_3),
    .I1(phinc_I_5_3),
    .I2(block_I[2]) 
);
defparam phinc_I_9_s.INIT=8'h35;
  LUT3 n31_s1 (
    .F(n31_4),
    .I0(n20_4),
    .I1(n18_4),
    .I2(block_I[1]) 
);
defparam n31_s1.INIT=8'h53;
  LUT3 n31_s2 (
    .F(n31_5),
    .I0(n21_5),
    .I1(n19_4),
    .I2(block_I[1]) 
);
defparam n31_s2.INIT=8'h53;
  LUT3 phinc_I_15_s0 (
    .F(phinc_I_15_3),
    .I0(n12_4),
    .I1(n11_4),
    .I2(block_I[0]) 
);
defparam phinc_I_15_s0.INIT=8'h53;
  LUT4 phinc_I_14_s0 (
    .F(phinc_I_14_3),
    .I0(n12_4),
    .I1(n13_4),
    .I2(block_I[1]),
    .I3(phinc_I_14_4) 
);
defparam phinc_I_14_s0.INIT=16'h305F;
  LUT3 phinc_I_13_s0 (
    .F(phinc_I_13_3),
    .I0(phinc_I_15_3),
    .I1(phinc_I_13_4),
    .I2(block_I[1]) 
);
defparam phinc_I_13_s0.INIT=8'h3A;
  LUT4 phinc_I_12_s0 (
    .F(phinc_I_12_3),
    .I0(n15_4),
    .I1(n14_4),
    .I2(block_I[1]),
    .I3(phinc_I_12_5) 
);
defparam phinc_I_12_s0.INIT=16'h305F;
  LUT4 phinc_I_12_s1 (
    .F(phinc_I_12_4),
    .I0(n11_4),
    .I1(n5_4),
    .I2(block_I[0]),
    .I3(block_I[1]) 
);
defparam phinc_I_12_s1.INIT=16'hACCC;
  LUT4 phinc_I_11_s0 (
    .F(phinc_I_11_3),
    .I0(n15_4),
    .I1(n16_4),
    .I2(block_I[1]),
    .I3(phinc_I_11_5) 
);
defparam phinc_I_11_s0.INIT=16'h305F;
  LUT3 phinc_I_11_s1 (
    .F(phinc_I_11_4),
    .I0(phinc_I_15_3),
    .I1(n5_4),
    .I2(block_I[1]) 
);
defparam phinc_I_11_s1.INIT=8'h5C;
  LUT3 phinc_I_7_s0 (
    .F(phinc_I_7_3),
    .I0(n31_4),
    .I1(phinc_I_7_4),
    .I2(block_I[0]) 
);
defparam phinc_I_7_s0.INIT=8'hA3;
  LUT4 phinc_I_6_s0 (
    .F(phinc_I_6_3),
    .I0(n16_4),
    .I1(n17_4),
    .I2(block_I[1]),
    .I3(phinc_I_6_4) 
);
defparam phinc_I_6_s0.INIT=16'h305F;
  LUT4 phinc_I_5_s0 (
    .F(phinc_I_5_3),
    .I0(n17_4),
    .I1(n18_4),
    .I2(block_I[1]),
    .I3(phinc_I_5_4) 
);
defparam phinc_I_5_s0.INIT=16'h305F;
  LUT4 phinc_I_4_s0 (
    .F(phinc_I_4_3),
    .I0(n18_4),
    .I1(n19_4),
    .I2(block_I[1]),
    .I3(phinc_I_4_4) 
);
defparam phinc_I_4_s0.INIT=16'h305F;
  LUT3 phinc_I_3_s0 (
    .F(phinc_I_3_3),
    .I0(block_I[0]),
    .I1(block_I[1]),
    .I2(n21_5) 
);
defparam phinc_I_3_s0.INIT=8'h10;
  LUT4 phinc_I_14_s1 (
    .F(phinc_I_14_4),
    .I0(n11_4),
    .I1(n5_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_14_s1.INIT=16'hFA0C;
  LUT3 phinc_I_13_s1 (
    .F(phinc_I_13_4),
    .I0(n13_4),
    .I1(n14_4),
    .I2(block_I[0]) 
);
defparam phinc_I_13_s1.INIT=8'hCA;
  LUT4 phinc_I_12_s2 (
    .F(phinc_I_12_5),
    .I0(n12_4),
    .I1(n13_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_12_s2.INIT=16'h0CFA;
  LUT4 phinc_I_11_s2 (
    .F(phinc_I_11_5),
    .I0(n14_4),
    .I1(n13_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_11_s2.INIT=16'hFA0C;
  LUT3 phinc_I_7_s1 (
    .F(phinc_I_7_4),
    .I0(n19_4),
    .I1(n17_4),
    .I2(block_I[1]) 
);
defparam phinc_I_7_s1.INIT=8'hAC;
  LUT4 phinc_I_6_s1 (
    .F(phinc_I_6_4),
    .I0(n15_4),
    .I1(n14_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_6_s1.INIT=16'hFA0C;
  LUT4 phinc_I_5_s1 (
    .F(phinc_I_5_4),
    .I0(n16_4),
    .I1(n15_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_5_s1.INIT=16'hFA0C;
  LUT4 phinc_I_4_s1 (
    .F(phinc_I_4_4),
    .I0(n17_4),
    .I1(n16_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_4_s1.INIT=16'hFA0C;
  ALU n21_s1 (
    .SUM(n21_5),
    .COUT(n21_6),
    .I0(fnum_I[0]),
    .I1(pm_offset_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s1.ALU_MODE=0;
  ALU n20_s0 (
    .SUM(n20_4),
    .COUT(n20_5),
    .I0(fnum_I[1]),
    .I1(pm_offset_Z[1]),
    .I3(GND),
    .CIN(n21_6) 
);
defparam n20_s0.ALU_MODE=0;
  ALU n19_s0 (
    .SUM(n19_4),
    .COUT(n19_5),
    .I0(fnum_I[2]),
    .I1(pm_offset_Z[2]),
    .I3(GND),
    .CIN(n20_5) 
);
defparam n19_s0.ALU_MODE=0;
  ALU n18_s0 (
    .SUM(n18_4),
    .COUT(n18_5),
    .I0(fnum_I[3]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n19_5) 
);
defparam n18_s0.ALU_MODE=0;
  ALU n17_s0 (
    .SUM(n17_4),
    .COUT(n17_5),
    .I0(fnum_I[4]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n18_5) 
);
defparam n17_s0.ALU_MODE=0;
  ALU n16_s0 (
    .SUM(n16_4),
    .COUT(n16_5),
    .I0(fnum_I[5]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n17_5) 
);
defparam n16_s0.ALU_MODE=0;
  ALU n15_s0 (
    .SUM(n15_4),
    .COUT(n15_5),
    .I0(fnum_I[6]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n16_5) 
);
defparam n15_s0.ALU_MODE=0;
  ALU n14_s0 (
    .SUM(n14_4),
    .COUT(n14_5),
    .I0(fnum_I[7]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n15_5) 
);
defparam n14_s0.ALU_MODE=0;
  ALU n13_s0 (
    .SUM(n13_4),
    .COUT(n13_5),
    .I0(fnum_I[8]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n14_5) 
);
defparam n13_s0.ALU_MODE=0;
  ALU n12_s0 (
    .SUM(n12_4),
    .COUT(n12_5),
    .I0(fnum_I[9]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n13_5) 
);
defparam n12_s0.ALU_MODE=0;
  ALU n11_s0 (
    .SUM(n11_4),
    .COUT(n11_5),
    .I0(GND),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n12_5) 
);
defparam n11_s0.ALU_MODE=0;
  ALU n5_s0 (
    .SUM(n5_4),
    .COUT(n5_1_COUT),
    .I0(GND),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n11_5) 
);
defparam n5_s0.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_inc */
module jtopl_pg_sum (
  clk_14m_d,
  \o[3]_3 ,
  pg_rst_II_Z,
  phinc_II,
  phase_drop,
  mul_II,
  n41_1,
  n40_1,
  n39_1,
  n38_1,
  n37_1,
  n36_1,
  n35_1,
  n33_1,
  phase_in
)
;
input clk_14m_d;
input \o[3]_3 ;
input pg_rst_II_Z;
input [15:0] phinc_II;
input [18:0] phase_drop;
input [3:0] mul_II;
output n41_1;
output n40_1;
output n39_1;
output n38_1;
output n37_1;
output n36_1;
output n35_1;
output n33_1;
output [18:0] phase_in;
wire n8_87;
wire n8_89;
wire n8_91;
wire n8_93;
wire n8_95;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_2;
wire n40_2;
wire n39_2;
wire n38_2;
wire n37_2;
wire n36_2;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_2;
wire [19:1] phinc_mul;
wire [47:0] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire VCC;
wire GND;
  LUT4 n8_s79 (
    .F(n8_87),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s79.INIT=16'h0001;
  LUT4 n8_s80 (
    .F(n8_89),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s80.INIT=16'hD780;
  LUT4 n8_s81 (
    .F(n8_91),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s81.INIT=16'hF0F0;
  LUT4 n8_s82 (
    .F(n8_93),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s82.INIT=16'hCCCC;
  LUT4 n8_s83 (
    .F(n8_95),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s83.INIT=16'hAAAA;
  LUT2 phase_in_0_s (
    .F(phase_in[0]),
    .I0(pg_rst_II_Z),
    .I1(n50_1) 
);
defparam phase_in_0_s.INIT=4'h4;
  LUT2 phase_in_1_s (
    .F(phase_in[1]),
    .I0(pg_rst_II_Z),
    .I1(n49_1) 
);
defparam phase_in_1_s.INIT=4'h4;
  LUT2 phase_in_2_s (
    .F(phase_in[2]),
    .I0(pg_rst_II_Z),
    .I1(n48_1) 
);
defparam phase_in_2_s.INIT=4'h4;
  LUT2 phase_in_3_s (
    .F(phase_in[3]),
    .I0(pg_rst_II_Z),
    .I1(n47_1) 
);
defparam phase_in_3_s.INIT=4'h4;
  LUT2 phase_in_4_s (
    .F(phase_in[4]),
    .I0(pg_rst_II_Z),
    .I1(n46_1) 
);
defparam phase_in_4_s.INIT=4'h4;
  LUT2 phase_in_5_s (
    .F(phase_in[5]),
    .I0(pg_rst_II_Z),
    .I1(n45_1) 
);
defparam phase_in_5_s.INIT=4'h4;
  LUT2 phase_in_6_s (
    .F(phase_in[6]),
    .I0(pg_rst_II_Z),
    .I1(n44_1) 
);
defparam phase_in_6_s.INIT=4'h4;
  LUT2 phase_in_7_s (
    .F(phase_in[7]),
    .I0(pg_rst_II_Z),
    .I1(n43_1) 
);
defparam phase_in_7_s.INIT=4'h4;
  LUT2 phase_in_8_s (
    .F(phase_in[8]),
    .I0(pg_rst_II_Z),
    .I1(n42_1) 
);
defparam phase_in_8_s.INIT=4'h4;
  LUT2 phase_in_9_s (
    .F(phase_in[9]),
    .I0(pg_rst_II_Z),
    .I1(n41_1) 
);
defparam phase_in_9_s.INIT=4'h4;
  LUT2 phase_in_10_s (
    .F(phase_in[10]),
    .I0(pg_rst_II_Z),
    .I1(n40_1) 
);
defparam phase_in_10_s.INIT=4'h4;
  LUT2 phase_in_11_s (
    .F(phase_in[11]),
    .I0(pg_rst_II_Z),
    .I1(n39_1) 
);
defparam phase_in_11_s.INIT=4'h4;
  LUT2 phase_in_12_s (
    .F(phase_in[12]),
    .I0(pg_rst_II_Z),
    .I1(n38_1) 
);
defparam phase_in_12_s.INIT=4'h4;
  LUT2 phase_in_13_s (
    .F(phase_in[13]),
    .I0(pg_rst_II_Z),
    .I1(n37_1) 
);
defparam phase_in_13_s.INIT=4'h4;
  LUT2 phase_in_14_s (
    .F(phase_in[14]),
    .I0(pg_rst_II_Z),
    .I1(n36_1) 
);
defparam phase_in_14_s.INIT=4'h4;
  LUT2 phase_in_15_s (
    .F(phase_in[15]),
    .I0(pg_rst_II_Z),
    .I1(n35_1) 
);
defparam phase_in_15_s.INIT=4'h4;
  LUT2 phase_in_16_s (
    .F(phase_in[16]),
    .I0(pg_rst_II_Z),
    .I1(n34_1) 
);
defparam phase_in_16_s.INIT=4'h4;
  LUT2 phase_in_17_s (
    .F(phase_in[17]),
    .I0(pg_rst_II_Z),
    .I1(n33_1) 
);
defparam phase_in_17_s.INIT=4'h4;
  LUT4 phase_in_18_s0 (
    .F(phase_in[18]),
    .I0(pg_rst_II_Z),
    .I1(phase_drop[18]),
    .I2(phinc_mul[19]),
    .I3(n33_2) 
);
defparam phase_in_18_s0.INIT=16'h4114;
  MULTALU27X18 phinc_mul_21_s1 (
    .DOUT({DOUT[47:20],phinc_mul[19:1],DOUT[0]}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,phinc_II[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,n8_95,n8_93,n8_91,n8_89,n8_87}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,VCC}),
    .RESET({GND,\o[3]_3 }) 
);
defparam phinc_mul_21_s1.MULT_RESET_MODE="SYNC";
defparam phinc_mul_21_s1.ACCSEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ACCSEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.ACCSEL_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB0_IREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB0_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB1_IREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB1_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.FB_PREG_EN="FALSE";
defparam phinc_mul_21_s1.ACCSEL_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ACCSEL_PREG_CE="CE0";
defparam phinc_mul_21_s1.ACCSEL_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB0_PREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB0_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB1_PREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB1_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.OREG_CLK="BYPASS";
defparam phinc_mul_21_s1.OREG_CE="CE0";
defparam phinc_mul_21_s1.OREG_RESET="RESET0";
defparam phinc_mul_21_s1.PRE_LOAD=48'h000000000000;
defparam phinc_mul_21_s1.CASI_SEL=1'b0;
defparam phinc_mul_21_s1.AREG_CLK="BYPASS";
defparam phinc_mul_21_s1.AREG_CE="CE0";
defparam phinc_mul_21_s1.AREG_RESET="RESET0";
defparam phinc_mul_21_s1.BREG_CLK="BYPASS";
defparam phinc_mul_21_s1.BREG_CE="CE0";
defparam phinc_mul_21_s1.BREG_RESET="RESET0";
defparam phinc_mul_21_s1.DREG_CLK="BYPASS";
defparam phinc_mul_21_s1.DREG_CE="CE0";
defparam phinc_mul_21_s1.DREG_RESET="RESET0";
defparam phinc_mul_21_s1.PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.PREG_CE="CE0";
defparam phinc_mul_21_s1.PREG_RESET="RESET0";
defparam phinc_mul_21_s1.SOA_PREG_EN="FALSE";
defparam phinc_mul_21_s1.DYN_P_SEL="FALSE";
defparam phinc_mul_21_s1.P_SEL=1'b0;
defparam phinc_mul_21_s1.DYN_P_ADDSUB="FALSE";
defparam phinc_mul_21_s1.P_ADDSUB=1'b0;
defparam phinc_mul_21_s1.ACC_SEL=1'b0;
defparam phinc_mul_21_s1.ADD_SUB_0=1'b0;
defparam phinc_mul_21_s1.ADD_SUB_1=1'b0;
defparam phinc_mul_21_s1.A_SEL=1'b0;
defparam phinc_mul_21_s1.CASISEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.CASISEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CASISEL_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.CASISEL_PREG_CE="CE0";
defparam phinc_mul_21_s1.CASISEL_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CASISEL_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.CSEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.CSEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CSEL_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.CSEL_PREG_CE="CE0";
defparam phinc_mul_21_s1.CSEL_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CSEL_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.C_IREG_CE="CE0";
defparam phinc_mul_21_s1.C_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.C_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.C_PREG_CE="CE0";
defparam phinc_mul_21_s1.C_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.C_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.C_SEL=1'b0;
defparam phinc_mul_21_s1.DYN_ACC_SEL="FALSE";
defparam phinc_mul_21_s1.DYN_ADD_SUB_0="FALSE";
defparam phinc_mul_21_s1.DYN_ADD_SUB_1="FALSE";
defparam phinc_mul_21_s1.DYN_A_SEL="FALSE";
defparam phinc_mul_21_s1.DYN_CASI_SEL="FALSE";
defparam phinc_mul_21_s1.DYN_C_SEL="FALSE";
defparam phinc_mul_21_s1.MULT12X12_EN="FALSE";
defparam phinc_mul_21_s1.PADDSUB_IREG_CE="CE0";
defparam phinc_mul_21_s1.PADDSUB_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.PADDSUB_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.PSEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.PSEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.PSEL_IREG_RESET="RESET0";
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(phase_drop[0]),
    .I1(phinc_mul[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(phase_drop[1]),
    .I1(phinc_mul[2]),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(phase_drop[2]),
    .I1(phinc_mul[3]),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(phase_drop[3]),
    .I1(phinc_mul[4]),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(phase_drop[4]),
    .I1(phinc_mul[5]),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(phase_drop[5]),
    .I1(phinc_mul[6]),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(phase_drop[6]),
    .I1(phinc_mul[7]),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(phase_drop[7]),
    .I1(phinc_mul[8]),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(phase_drop[8]),
    .I1(phinc_mul[9]),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(phase_drop[9]),
    .I1(phinc_mul[10]),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(phase_drop[10]),
    .I1(phinc_mul[11]),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(phase_drop[11]),
    .I1(phinc_mul[12]),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(phase_drop[12]),
    .I1(phinc_mul[13]),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(phase_drop[13]),
    .I1(phinc_mul[14]),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(phase_drop[14]),
    .I1(phinc_mul[15]),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(phase_drop[15]),
    .I1(phinc_mul[16]),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(phase_drop[16]),
    .I1(phinc_mul[17]),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(phase_drop[17]),
    .I1(phinc_mul[18]),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_sum */
module jtopl_pg_rhy (
  rhy_en_Z,
  rm_xor,
  w_sound_en0,
  pg_rst_II_Z,
  n40_1,
  n39_1,
  n38_1,
  n37_1,
  n36_1,
  n35_1,
  n33_1,
  n41_1,
  hh,
  slot_Z_14,
  slot_Z_17,
  phase_in_16,
  phase_in_18,
  poly_0,
  poly_8,
  poly_9,
  poly_22,
  phase_II_8_6,
  phase_II
)
;
input rhy_en_Z;
input rm_xor;
input w_sound_en0;
input pg_rst_II_Z;
input n40_1;
input n39_1;
input n38_1;
input n37_1;
input n36_1;
input n35_1;
input n33_1;
input n41_1;
input [8:8] hh;
input slot_Z_14;
input slot_Z_17;
input phase_in_16;
input phase_in_18;
input poly_0;
input poly_8;
input poly_9;
input poly_22;
output phase_II_8_6;
output [9:0] phase_II;
wire phase_II_9_3;
wire phase_II_9_4;
wire phase_II_7_3;
wire phase_II_7_4;
wire phase_II_5_3;
wire phase_II_9_5;
wire phase_II_6_5;
wire phase_II_8_8;
wire phase_II_5_8;
wire VCC;
wire GND;
  LUT3 phase_II_9_s (
    .F(phase_II[9]),
    .I0(phase_II_9_3),
    .I1(hh[8]),
    .I2(phase_II_9_4) 
);
defparam phase_II_9_s.INIT=8'hC5;
  LUT4 phase_II_7_s (
    .F(phase_II[7]),
    .I0(phase_II_7_3),
    .I1(phase_II_7_4),
    .I2(slot_Z_14),
    .I3(rhy_en_Z) 
);
defparam phase_II_7_s.INIT=16'h5C33;
  LUT4 phase_II_6_s (
    .F(phase_II[6]),
    .I0(rhy_en_Z),
    .I1(slot_Z_14),
    .I2(phase_II_7_3),
    .I3(phase_II_6_5) 
);
defparam phase_II_6_s.INIT=16'hFF08;
  LUT4 phase_II_8_s (
    .F(phase_II[8]),
    .I0(phase_II_8_8),
    .I1(hh[8]),
    .I2(phase_II_8_6),
    .I3(phase_II_9_4) 
);
defparam phase_II_8_s.INIT=16'hEBAA;
  LUT4 phase_II_9_s0 (
    .F(phase_II_9_3),
    .I0(rm_xor),
    .I1(phase_in_18),
    .I2(phase_II_9_5),
    .I3(rhy_en_Z) 
);
defparam phase_II_9_s0.INIT=16'h3533;
  LUT3 phase_II_9_s1 (
    .F(phase_II_9_4),
    .I0(slot_Z_14),
    .I1(slot_Z_17),
    .I2(rhy_en_Z) 
);
defparam phase_II_9_s1.INIT=8'h40;
  LUT2 phase_II_7_s0 (
    .F(phase_II_7_3),
    .I0(rm_xor),
    .I1(phase_II_8_6) 
);
defparam phase_II_7_s0.INIT=4'h6;
  LUT4 phase_II_7_s1 (
    .F(phase_II_7_4),
    .I0(w_sound_en0),
    .I1(rhy_en_Z),
    .I2(slot_Z_17),
    .I3(phase_in_16) 
);
defparam phase_II_7_s1.INIT=16'h0C3B;
  LUT4 phase_II_5_s0 (
    .F(phase_II_5_3),
    .I0(slot_Z_17),
    .I1(w_sound_en0),
    .I2(slot_Z_14),
    .I3(rhy_en_Z) 
);
defparam phase_II_5_s0.INIT=16'hFE00;
  LUT4 phase_II_8_s1 (
    .F(phase_II_8_6),
    .I0(poly_22),
    .I1(poly_9),
    .I2(poly_8),
    .I3(poly_0) 
);
defparam phase_II_8_s1.INIT=16'h9669;
  LUT2 phase_II_9_s2 (
    .F(phase_II_9_5),
    .I0(w_sound_en0),
    .I1(slot_Z_14) 
);
defparam phase_II_9_s2.INIT=4'h1;
  LUT3 phase_II_1_s0 (
    .F(phase_II[1]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n40_1) 
);
defparam phase_II_1_s0.INIT=8'h10;
  LUT4 phase_II_2_s0 (
    .F(phase_II[2]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n39_1),
    .I3(phase_II_5_8) 
);
defparam phase_II_2_s0.INIT=16'hFF10;
  LUT3 phase_II_3_s0 (
    .F(phase_II[3]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n38_1) 
);
defparam phase_II_3_s0.INIT=8'h10;
  LUT4 phase_II_4_s0 (
    .F(phase_II[4]),
    .I0(slot_Z_14),
    .I1(pg_rst_II_Z),
    .I2(n37_1),
    .I3(phase_II_5_3) 
);
defparam phase_II_4_s0.INIT=16'hAA30;
  LUT4 phase_II_5_s2 (
    .F(phase_II[5]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n36_1),
    .I3(phase_II_5_8) 
);
defparam phase_II_5_s2.INIT=16'hFF10;
  LUT3 phase_II_6_s1 (
    .F(phase_II_6_5),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n35_1) 
);
defparam phase_II_6_s1.INIT=8'h10;
  LUT3 phase_II_8_s2 (
    .F(phase_II_8_8),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n33_1) 
);
defparam phase_II_8_s2.INIT=8'h10;
  LUT3 phase_II_0_s0 (
    .F(phase_II[0]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n41_1) 
);
defparam phase_II_0_s0.INIT=8'h10;
  LUT4 phase_II_5_s3 (
    .F(phase_II_5_8),
    .I0(rm_xor),
    .I1(phase_II_8_6),
    .I2(slot_Z_14),
    .I3(rhy_en_Z) 
);
defparam phase_II_5_s3.INIT=16'h6000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_rhy */
module jtopl_pg_comb (
  clk_14m_d,
  pg_rst_II_Z,
  cenop_Z,
  rhy_en_Z,
  rm_xor,
  w_sound_en0,
  viben_I,
  vib_dep_Z,
  phinc_II,
  phase_drop,
  mul_II,
  fnum_I,
  block_I,
  hh,
  slot_Z_14,
  slot_Z_17,
  poly_0,
  poly_8,
  poly_9,
  poly_22,
  vib_cnt,
  n31_3,
  n32_3,
  \o[3]_3 ,
  n33_7,
  phase_II_8_6,
  phase_in,
  phinc_I,
  phase_II
)
;
input clk_14m_d;
input pg_rst_II_Z;
input cenop_Z;
input rhy_en_Z;
input rm_xor;
input w_sound_en0;
input viben_I;
input vib_dep_Z;
input [15:0] phinc_II;
input [18:0] phase_drop;
input [3:0] mul_II;
input [9:0] fnum_I;
input [2:0] block_I;
input [8:8] hh;
input slot_Z_14;
input slot_Z_17;
input poly_0;
input poly_8;
input poly_9;
input poly_22;
input [2:0] vib_cnt;
output n31_3;
output n32_3;
output \o[3]_3 ;
output n33_7;
output phase_II_8_6;
output [18:0] phase_in;
output [15:3] phinc_I;
output [9:0] phase_II;
wire n41_1;
wire n40_1;
wire n39_1;
wire n38_1;
wire n37_1;
wire n36_1;
wire n35_1;
wire n33_1;
wire [3:0] pm_offset_Z;
wire VCC;
wire GND;
  jtopl_pm u_pm (
    .viben_I(viben_I),
    .vib_dep_Z(vib_dep_Z),
    .vib_cnt(vib_cnt[2:0]),
    .fnum_I(fnum_I[9:7]),
    .pm_offset_Z(pm_offset_Z[3:0])
);
  jtopl_pg_inc u_inc (
    .cenop_Z(cenop_Z),
    .fnum_I(fnum_I[9:0]),
    .pm_offset_Z(pm_offset_Z[3:0]),
    .block_I(block_I[2:0]),
    .n31_3(n31_3),
    .n32_3(n32_3),
    .\o[3]_3 (\o[3]_3 ),
    .n33_7(n33_7),
    .phinc_I(phinc_I[15:3])
);
  jtopl_pg_sum u_sum (
    .clk_14m_d(clk_14m_d),
    .\o[3]_3 (\o[3]_3 ),
    .pg_rst_II_Z(pg_rst_II_Z),
    .phinc_II(phinc_II[15:0]),
    .phase_drop(phase_drop[18:0]),
    .mul_II(mul_II[3:0]),
    .n41_1(n41_1),
    .n40_1(n40_1),
    .n39_1(n39_1),
    .n38_1(n38_1),
    .n37_1(n37_1),
    .n36_1(n36_1),
    .n35_1(n35_1),
    .n33_1(n33_1),
    .phase_in(phase_in[18:0])
);
  jtopl_pg_rhy u_rhy (
    .rhy_en_Z(rhy_en_Z),
    .rm_xor(rm_xor),
    .w_sound_en0(w_sound_en0),
    .pg_rst_II_Z(pg_rst_II_Z),
    .n40_1(n40_1),
    .n39_1(n39_1),
    .n38_1(n38_1),
    .n37_1(n37_1),
    .n36_1(n36_1),
    .n35_1(n35_1),
    .n33_1(n33_1),
    .n41_1(n41_1),
    .hh(hh[8]),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17),
    .phase_in_16(phase_in[16]),
    .phase_in_18(phase_in[18]),
    .poly_0(poly_0),
    .poly_8(poly_8),
    .poly_9(poly_9),
    .poly_22(poly_22),
    .phase_II_8_6(phase_II_8_6),
    .phase_II(phase_II[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_comb */
module jtopl_sh_rst_0 (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  phase_in,
  phase_drop
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [18:0] phase_in;
output [18:0] phase_drop;
wire [16:0] \bits[0] ;
wire [16:0] \bits[1] ;
wire [16:0] \bits[2] ;
wire [16:0] \bits[3] ;
wire [16:0] \bits[4] ;
wire [16:0] \bits[5] ;
wire [16:0] \bits[6] ;
wire [16:0] \bits[7] ;
wire [16:0] \bits[8] ;
wire [16:0] \bits[9] ;
wire [16:0] \bits[10] ;
wire [16:0] \bits[11] ;
wire [16:0] \bits[12] ;
wire [16:0] \bits[13] ;
wire [16:0] \bits[14] ;
wire [16:0] \bits[15] ;
wire [16:0] \bits[16] ;
wire [16:0] \bits[17] ;
wire [16:0] \bits[18] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(phase_in[0]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_17_s0  (
    .Q(phase_drop[1]),
    .D(\bits[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_16_s0  (
    .Q(\bits[1] [16]),
    .D(\bits[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_15_s0  (
    .Q(\bits[1] [15]),
    .D(\bits[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(\bits[1] [14]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(phase_in[1]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_17_s0  (
    .Q(phase_drop[2]),
    .D(\bits[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_16_s0  (
    .Q(\bits[2] [16]),
    .D(\bits[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_15_s0  (
    .Q(\bits[2] [15]),
    .D(\bits[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(\bits[2] [14]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(phase_in[2]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_17_s0  (
    .Q(phase_drop[3]),
    .D(\bits[3] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_16_s0  (
    .Q(\bits[3] [16]),
    .D(\bits[3] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_15_s0  (
    .Q(\bits[3] [15]),
    .D(\bits[3] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_14_s0  (
    .Q(\bits[3] [14]),
    .D(\bits[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_13_s0  (
    .Q(\bits[3] [13]),
    .D(\bits[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_12_s0  (
    .Q(\bits[3] [12]),
    .D(\bits[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_11_s0  (
    .Q(\bits[3] [11]),
    .D(\bits[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_10_s0  (
    .Q(\bits[3] [10]),
    .D(\bits[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_9_s0  (
    .Q(\bits[3] [9]),
    .D(\bits[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_8_s0  (
    .Q(\bits[3] [8]),
    .D(\bits[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_7_s0  (
    .Q(\bits[3] [7]),
    .D(\bits[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_6_s0  (
    .Q(\bits[3] [6]),
    .D(\bits[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_5_s0  (
    .Q(\bits[3] [5]),
    .D(\bits[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_4_s0  (
    .Q(\bits[3] [4]),
    .D(\bits[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_3_s0  (
    .Q(\bits[3] [3]),
    .D(\bits[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(\bits[3] [2]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(phase_in[3]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_17_s0  (
    .Q(phase_drop[4]),
    .D(\bits[4] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_16_s0  (
    .Q(\bits[4] [16]),
    .D(\bits[4] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_15_s0  (
    .Q(\bits[4] [15]),
    .D(\bits[4] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_14_s0  (
    .Q(\bits[4] [14]),
    .D(\bits[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_13_s0  (
    .Q(\bits[4] [13]),
    .D(\bits[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_12_s0  (
    .Q(\bits[4] [12]),
    .D(\bits[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_11_s0  (
    .Q(\bits[4] [11]),
    .D(\bits[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_10_s0  (
    .Q(\bits[4] [10]),
    .D(\bits[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_9_s0  (
    .Q(\bits[4] [9]),
    .D(\bits[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_8_s0  (
    .Q(\bits[4] [8]),
    .D(\bits[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_7_s0  (
    .Q(\bits[4] [7]),
    .D(\bits[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_6_s0  (
    .Q(\bits[4] [6]),
    .D(\bits[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_5_s0  (
    .Q(\bits[4] [5]),
    .D(\bits[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_4_s0  (
    .Q(\bits[4] [4]),
    .D(\bits[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_3_s0  (
    .Q(\bits[4] [3]),
    .D(\bits[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(\bits[4] [2]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(phase_in[4]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_17_s0  (
    .Q(phase_drop[5]),
    .D(\bits[5] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_16_s0  (
    .Q(\bits[5] [16]),
    .D(\bits[5] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_15_s0  (
    .Q(\bits[5] [15]),
    .D(\bits[5] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_14_s0  (
    .Q(\bits[5] [14]),
    .D(\bits[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_13_s0  (
    .Q(\bits[5] [13]),
    .D(\bits[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_12_s0  (
    .Q(\bits[5] [12]),
    .D(\bits[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_11_s0  (
    .Q(\bits[5] [11]),
    .D(\bits[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_10_s0  (
    .Q(\bits[5] [10]),
    .D(\bits[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_9_s0  (
    .Q(\bits[5] [9]),
    .D(\bits[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_8_s0  (
    .Q(\bits[5] [8]),
    .D(\bits[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_7_s0  (
    .Q(\bits[5] [7]),
    .D(\bits[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_6_s0  (
    .Q(\bits[5] [6]),
    .D(\bits[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_5_s0  (
    .Q(\bits[5] [5]),
    .D(\bits[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_4_s0  (
    .Q(\bits[5] [4]),
    .D(\bits[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_3_s0  (
    .Q(\bits[5] [3]),
    .D(\bits[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(\bits[5] [2]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(phase_in[5]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_17_s0  (
    .Q(phase_drop[6]),
    .D(\bits[6] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_16_s0  (
    .Q(\bits[6] [16]),
    .D(\bits[6] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_15_s0  (
    .Q(\bits[6] [15]),
    .D(\bits[6] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_14_s0  (
    .Q(\bits[6] [14]),
    .D(\bits[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_13_s0  (
    .Q(\bits[6] [13]),
    .D(\bits[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_12_s0  (
    .Q(\bits[6] [12]),
    .D(\bits[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_11_s0  (
    .Q(\bits[6] [11]),
    .D(\bits[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_10_s0  (
    .Q(\bits[6] [10]),
    .D(\bits[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_9_s0  (
    .Q(\bits[6] [9]),
    .D(\bits[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_8_s0  (
    .Q(\bits[6] [8]),
    .D(\bits[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_7_s0  (
    .Q(\bits[6] [7]),
    .D(\bits[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_6_s0  (
    .Q(\bits[6] [6]),
    .D(\bits[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_5_s0  (
    .Q(\bits[6] [5]),
    .D(\bits[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_4_s0  (
    .Q(\bits[6] [4]),
    .D(\bits[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_3_s0  (
    .Q(\bits[6] [3]),
    .D(\bits[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(\bits[6] [2]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(phase_in[6]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_17_s0  (
    .Q(phase_drop[7]),
    .D(\bits[7] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_16_s0  (
    .Q(\bits[7] [16]),
    .D(\bits[7] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_15_s0  (
    .Q(\bits[7] [15]),
    .D(\bits[7] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_14_s0  (
    .Q(\bits[7] [14]),
    .D(\bits[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_13_s0  (
    .Q(\bits[7] [13]),
    .D(\bits[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_12_s0  (
    .Q(\bits[7] [12]),
    .D(\bits[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_11_s0  (
    .Q(\bits[7] [11]),
    .D(\bits[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_10_s0  (
    .Q(\bits[7] [10]),
    .D(\bits[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_9_s0  (
    .Q(\bits[7] [9]),
    .D(\bits[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_8_s0  (
    .Q(\bits[7] [8]),
    .D(\bits[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_7_s0  (
    .Q(\bits[7] [7]),
    .D(\bits[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_6_s0  (
    .Q(\bits[7] [6]),
    .D(\bits[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_5_s0  (
    .Q(\bits[7] [5]),
    .D(\bits[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_4_s0  (
    .Q(\bits[7] [4]),
    .D(\bits[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_3_s0  (
    .Q(\bits[7] [3]),
    .D(\bits[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(\bits[7] [2]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(phase_in[7]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_17_s0  (
    .Q(phase_drop[8]),
    .D(\bits[8] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_16_s0  (
    .Q(\bits[8] [16]),
    .D(\bits[8] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_15_s0  (
    .Q(\bits[8] [15]),
    .D(\bits[8] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_14_s0  (
    .Q(\bits[8] [14]),
    .D(\bits[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_13_s0  (
    .Q(\bits[8] [13]),
    .D(\bits[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_12_s0  (
    .Q(\bits[8] [12]),
    .D(\bits[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_11_s0  (
    .Q(\bits[8] [11]),
    .D(\bits[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_10_s0  (
    .Q(\bits[8] [10]),
    .D(\bits[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_9_s0  (
    .Q(\bits[8] [9]),
    .D(\bits[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_8_s0  (
    .Q(\bits[8] [8]),
    .D(\bits[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_7_s0  (
    .Q(\bits[8] [7]),
    .D(\bits[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_6_s0  (
    .Q(\bits[8] [6]),
    .D(\bits[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_5_s0  (
    .Q(\bits[8] [5]),
    .D(\bits[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_4_s0  (
    .Q(\bits[8] [4]),
    .D(\bits[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_3_s0  (
    .Q(\bits[8] [3]),
    .D(\bits[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(\bits[8] [2]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(phase_in[8]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_17_s0  (
    .Q(phase_drop[9]),
    .D(\bits[9] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_16_s0  (
    .Q(\bits[9] [16]),
    .D(\bits[9] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_15_s0  (
    .Q(\bits[9] [15]),
    .D(\bits[9] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_14_s0  (
    .Q(\bits[9] [14]),
    .D(\bits[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_13_s0  (
    .Q(\bits[9] [13]),
    .D(\bits[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_12_s0  (
    .Q(\bits[9] [12]),
    .D(\bits[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_11_s0  (
    .Q(\bits[9] [11]),
    .D(\bits[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_10_s0  (
    .Q(\bits[9] [10]),
    .D(\bits[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_9_s0  (
    .Q(\bits[9] [9]),
    .D(\bits[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_8_s0  (
    .Q(\bits[9] [8]),
    .D(\bits[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_7_s0  (
    .Q(\bits[9] [7]),
    .D(\bits[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_6_s0  (
    .Q(\bits[9] [6]),
    .D(\bits[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_5_s0  (
    .Q(\bits[9] [5]),
    .D(\bits[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_4_s0  (
    .Q(\bits[9] [4]),
    .D(\bits[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_3_s0  (
    .Q(\bits[9] [3]),
    .D(\bits[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(\bits[9] [2]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(phase_in[9]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_17_s0  (
    .Q(phase_drop[10]),
    .D(\bits[10] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_16_s0  (
    .Q(\bits[10] [16]),
    .D(\bits[10] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_15_s0  (
    .Q(\bits[10] [15]),
    .D(\bits[10] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_14_s0  (
    .Q(\bits[10] [14]),
    .D(\bits[10] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_13_s0  (
    .Q(\bits[10] [13]),
    .D(\bits[10] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_12_s0  (
    .Q(\bits[10] [12]),
    .D(\bits[10] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_11_s0  (
    .Q(\bits[10] [11]),
    .D(\bits[10] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_10_s0  (
    .Q(\bits[10] [10]),
    .D(\bits[10] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_9_s0  (
    .Q(\bits[10] [9]),
    .D(\bits[10] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_8_s0  (
    .Q(\bits[10] [8]),
    .D(\bits[10] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_7_s0  (
    .Q(\bits[10] [7]),
    .D(\bits[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_6_s0  (
    .Q(\bits[10] [6]),
    .D(\bits[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_5_s0  (
    .Q(\bits[10] [5]),
    .D(\bits[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_4_s0  (
    .Q(\bits[10] [4]),
    .D(\bits[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_3_s0  (
    .Q(\bits[10] [3]),
    .D(\bits[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(\bits[10] [2]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(phase_in[10]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_17_s0  (
    .Q(phase_drop[11]),
    .D(\bits[11] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_16_s0  (
    .Q(\bits[11] [16]),
    .D(\bits[11] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_15_s0  (
    .Q(\bits[11] [15]),
    .D(\bits[11] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_14_s0  (
    .Q(\bits[11] [14]),
    .D(\bits[11] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_13_s0  (
    .Q(\bits[11] [13]),
    .D(\bits[11] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_12_s0  (
    .Q(\bits[11] [12]),
    .D(\bits[11] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_11_s0  (
    .Q(\bits[11] [11]),
    .D(\bits[11] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_10_s0  (
    .Q(\bits[11] [10]),
    .D(\bits[11] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_9_s0  (
    .Q(\bits[11] [9]),
    .D(\bits[11] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_8_s0  (
    .Q(\bits[11] [8]),
    .D(\bits[11] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_7_s0  (
    .Q(\bits[11] [7]),
    .D(\bits[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_6_s0  (
    .Q(\bits[11] [6]),
    .D(\bits[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_5_s0  (
    .Q(\bits[11] [5]),
    .D(\bits[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_4_s0  (
    .Q(\bits[11] [4]),
    .D(\bits[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_3_s0  (
    .Q(\bits[11] [3]),
    .D(\bits[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(\bits[11] [2]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(phase_in[11]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_17_s0  (
    .Q(phase_drop[12]),
    .D(\bits[12] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_16_s0  (
    .Q(\bits[12] [16]),
    .D(\bits[12] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_15_s0  (
    .Q(\bits[12] [15]),
    .D(\bits[12] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_14_s0  (
    .Q(\bits[12] [14]),
    .D(\bits[12] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_13_s0  (
    .Q(\bits[12] [13]),
    .D(\bits[12] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_12_s0  (
    .Q(\bits[12] [12]),
    .D(\bits[12] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_11_s0  (
    .Q(\bits[12] [11]),
    .D(\bits[12] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_10_s0  (
    .Q(\bits[12] [10]),
    .D(\bits[12] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_9_s0  (
    .Q(\bits[12] [9]),
    .D(\bits[12] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_8_s0  (
    .Q(\bits[12] [8]),
    .D(\bits[12] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_7_s0  (
    .Q(\bits[12] [7]),
    .D(\bits[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_6_s0  (
    .Q(\bits[12] [6]),
    .D(\bits[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_5_s0  (
    .Q(\bits[12] [5]),
    .D(\bits[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_4_s0  (
    .Q(\bits[12] [4]),
    .D(\bits[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_3_s0  (
    .Q(\bits[12] [3]),
    .D(\bits[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(\bits[12] [2]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(phase_in[12]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_17_s0  (
    .Q(phase_drop[13]),
    .D(\bits[13] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_16_s0  (
    .Q(\bits[13] [16]),
    .D(\bits[13] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_15_s0  (
    .Q(\bits[13] [15]),
    .D(\bits[13] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_14_s0  (
    .Q(\bits[13] [14]),
    .D(\bits[13] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_13_s0  (
    .Q(\bits[13] [13]),
    .D(\bits[13] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_12_s0  (
    .Q(\bits[13] [12]),
    .D(\bits[13] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_11_s0  (
    .Q(\bits[13] [11]),
    .D(\bits[13] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_10_s0  (
    .Q(\bits[13] [10]),
    .D(\bits[13] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_9_s0  (
    .Q(\bits[13] [9]),
    .D(\bits[13] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_8_s0  (
    .Q(\bits[13] [8]),
    .D(\bits[13] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_7_s0  (
    .Q(\bits[13] [7]),
    .D(\bits[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_6_s0  (
    .Q(\bits[13] [6]),
    .D(\bits[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_5_s0  (
    .Q(\bits[13] [5]),
    .D(\bits[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_4_s0  (
    .Q(\bits[13] [4]),
    .D(\bits[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_3_s0  (
    .Q(\bits[13] [3]),
    .D(\bits[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(\bits[13] [2]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(phase_in[13]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_17_s0  (
    .Q(phase_drop[14]),
    .D(\bits[14] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_16_s0  (
    .Q(\bits[14] [16]),
    .D(\bits[14] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_15_s0  (
    .Q(\bits[14] [15]),
    .D(\bits[14] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_14_s0  (
    .Q(\bits[14] [14]),
    .D(\bits[14] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_13_s0  (
    .Q(\bits[14] [13]),
    .D(\bits[14] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_12_s0  (
    .Q(\bits[14] [12]),
    .D(\bits[14] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_11_s0  (
    .Q(\bits[14] [11]),
    .D(\bits[14] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_10_s0  (
    .Q(\bits[14] [10]),
    .D(\bits[14] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_9_s0  (
    .Q(\bits[14] [9]),
    .D(\bits[14] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_8_s0  (
    .Q(\bits[14] [8]),
    .D(\bits[14] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_7_s0  (
    .Q(\bits[14] [7]),
    .D(\bits[14] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_6_s0  (
    .Q(\bits[14] [6]),
    .D(\bits[14] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_5_s0  (
    .Q(\bits[14] [5]),
    .D(\bits[14] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_4_s0  (
    .Q(\bits[14] [4]),
    .D(\bits[14] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_3_s0  (
    .Q(\bits[14] [3]),
    .D(\bits[14] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(\bits[14] [2]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(phase_in[14]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_17_s0  (
    .Q(phase_drop[15]),
    .D(\bits[15] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_16_s0  (
    .Q(\bits[15] [16]),
    .D(\bits[15] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_15_s0  (
    .Q(\bits[15] [15]),
    .D(\bits[15] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_14_s0  (
    .Q(\bits[15] [14]),
    .D(\bits[15] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_13_s0  (
    .Q(\bits[15] [13]),
    .D(\bits[15] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_12_s0  (
    .Q(\bits[15] [12]),
    .D(\bits[15] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_11_s0  (
    .Q(\bits[15] [11]),
    .D(\bits[15] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_10_s0  (
    .Q(\bits[15] [10]),
    .D(\bits[15] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_9_s0  (
    .Q(\bits[15] [9]),
    .D(\bits[15] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_8_s0  (
    .Q(\bits[15] [8]),
    .D(\bits[15] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_7_s0  (
    .Q(\bits[15] [7]),
    .D(\bits[15] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_6_s0  (
    .Q(\bits[15] [6]),
    .D(\bits[15] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_5_s0  (
    .Q(\bits[15] [5]),
    .D(\bits[15] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_4_s0  (
    .Q(\bits[15] [4]),
    .D(\bits[15] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_3_s0  (
    .Q(\bits[15] [3]),
    .D(\bits[15] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(\bits[15] [2]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(phase_in[15]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_17_s0  (
    .Q(phase_drop[16]),
    .D(\bits[16] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_16_s0  (
    .Q(\bits[16] [16]),
    .D(\bits[16] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_15_s0  (
    .Q(\bits[16] [15]),
    .D(\bits[16] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_14_s0  (
    .Q(\bits[16] [14]),
    .D(\bits[16] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_13_s0  (
    .Q(\bits[16] [13]),
    .D(\bits[16] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_12_s0  (
    .Q(\bits[16] [12]),
    .D(\bits[16] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_11_s0  (
    .Q(\bits[16] [11]),
    .D(\bits[16] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_10_s0  (
    .Q(\bits[16] [10]),
    .D(\bits[16] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_9_s0  (
    .Q(\bits[16] [9]),
    .D(\bits[16] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_8_s0  (
    .Q(\bits[16] [8]),
    .D(\bits[16] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_7_s0  (
    .Q(\bits[16] [7]),
    .D(\bits[16] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_6_s0  (
    .Q(\bits[16] [6]),
    .D(\bits[16] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_5_s0  (
    .Q(\bits[16] [5]),
    .D(\bits[16] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_4_s0  (
    .Q(\bits[16] [4]),
    .D(\bits[16] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_3_s0  (
    .Q(\bits[16] [3]),
    .D(\bits[16] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(\bits[16] [2]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(phase_in[16]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_17_s0  (
    .Q(phase_drop[17]),
    .D(\bits[17] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_16_s0  (
    .Q(\bits[17] [16]),
    .D(\bits[17] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_15_s0  (
    .Q(\bits[17] [15]),
    .D(\bits[17] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_14_s0  (
    .Q(\bits[17] [14]),
    .D(\bits[17] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_13_s0  (
    .Q(\bits[17] [13]),
    .D(\bits[17] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_12_s0  (
    .Q(\bits[17] [12]),
    .D(\bits[17] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_11_s0  (
    .Q(\bits[17] [11]),
    .D(\bits[17] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_10_s0  (
    .Q(\bits[17] [10]),
    .D(\bits[17] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_9_s0  (
    .Q(\bits[17] [9]),
    .D(\bits[17] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_8_s0  (
    .Q(\bits[17] [8]),
    .D(\bits[17] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_7_s0  (
    .Q(\bits[17] [7]),
    .D(\bits[17] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_6_s0  (
    .Q(\bits[17] [6]),
    .D(\bits[17] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_5_s0  (
    .Q(\bits[17] [5]),
    .D(\bits[17] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_4_s0  (
    .Q(\bits[17] [4]),
    .D(\bits[17] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_3_s0  (
    .Q(\bits[17] [3]),
    .D(\bits[17] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(\bits[17] [2]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(phase_in[17]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_17_s0  (
    .Q(phase_drop[18]),
    .D(\bits[18] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_16_s0  (
    .Q(\bits[18] [16]),
    .D(\bits[18] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_15_s0  (
    .Q(\bits[18] [15]),
    .D(\bits[18] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_14_s0  (
    .Q(\bits[18] [14]),
    .D(\bits[18] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_13_s0  (
    .Q(\bits[18] [13]),
    .D(\bits[18] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_12_s0  (
    .Q(\bits[18] [12]),
    .D(\bits[18] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_11_s0  (
    .Q(\bits[18] [11]),
    .D(\bits[18] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_10_s0  (
    .Q(\bits[18] [10]),
    .D(\bits[18] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_9_s0  (
    .Q(\bits[18] [9]),
    .D(\bits[18] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_8_s0  (
    .Q(\bits[18] [8]),
    .D(\bits[18] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_7_s0  (
    .Q(\bits[18] [7]),
    .D(\bits[18] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_6_s0  (
    .Q(\bits[18] [6]),
    .D(\bits[18] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_5_s0  (
    .Q(\bits[18] [5]),
    .D(\bits[18] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_4_s0  (
    .Q(\bits[18] [4]),
    .D(\bits[18] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_3_s0  (
    .Q(\bits[18] [3]),
    .D(\bits[18] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(\bits[18] [2]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(phase_in[18]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(phase_drop[0]),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_0 */
module jtopl_sh_rst_1 (
  clk_14m_d,
  din_mx_0_4,
  cenop_Z,
  phase_II,
  phase_IV
)
;
input clk_14m_d;
input din_mx_0_4;
input cenop_Z;
input [9:0] phase_II;
output [9:0] phase_IV;
wire [0:0] \bits[0] ;
wire [0:0] \bits[1] ;
wire [0:0] \bits[2] ;
wire [0:0] \bits[3] ;
wire [0:0] \bits[4] ;
wire [0:0] \bits[5] ;
wire [0:0] \bits[6] ;
wire [0:0] \bits[7] ;
wire [0:0] \bits[8] ;
wire [0:0] \bits[9] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(phase_II[0]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(phase_IV[1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(phase_II[1]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(phase_IV[2]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(phase_II[2]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(phase_IV[3]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(phase_II[3]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(phase_IV[4]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(phase_II[4]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(phase_IV[5]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(phase_II[5]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(phase_IV[6]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(phase_II[6]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(phase_IV[7]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(phase_II[7]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(phase_IV[8]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(phase_II[8]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(phase_IV[9]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(phase_II[9]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(phase_IV[0]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_1 */
module jtopl_pg (
  clk_14m_d,
  cenop_Z,
  audio_mclk_d,
  n40_5,
  din_mx_0_4,
  pg_rst_II_Z,
  rhy_en_Z,
  w_sound_en0,
  viben_I,
  vib_dep_Z,
  block_I,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17,
  mul_II,
  fnum_I,
  vib_cnt,
  keycode_II_Z,
  phase_IV
)
;
input clk_14m_d;
input cenop_Z;
input audio_mclk_d;
input n40_5;
input din_mx_0_4;
input pg_rst_II_Z;
input rhy_en_Z;
input w_sound_en0;
input viben_I;
input vib_dep_Z;
input [2:0] block_I;
input slot_Z_13;
input slot_Z_14;
input slot_Z_17;
input [3:0] mul_II;
input [9:0] fnum_I;
input [2:0] vib_cnt;
output [3:1] keycode_II_Z;
output [9:0] phase_IV;
wire n72_3;
wire n72_4;
wire rm_xor;
wire n31_3;
wire n32_3;
wire \o[3]_3 ;
wire n33_7;
wire phase_II_8_6;
wire [15:0] phinc_II;
wire [8:2] hh;
wire [5:3] tc;
wire [22:0] poly;
wire [18:0] phase_in;
wire [15:3] phinc_I;
wire [9:0] phase_II;
wire [18:0] phase_drop;
wire VCC;
wire GND;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(hh[3]),
    .I1(tc[5]),
    .I2(tc[3]),
    .I3(n72_4) 
);
defparam n72_s0.INIT=16'hFF7E;
  LUT2 n72_s1 (
    .F(n72_4),
    .I0(hh[2]),
    .I1(hh[7]) 
);
defparam n72_s1.INIT=4'h6;
  DFFRE keycode_II_2_s0 (
    .Q(keycode_II_Z[2]),
    .D(block_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE keycode_II_1_s0 (
    .Q(keycode_II_Z[1]),
    .D(block_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_15_s0 (
    .Q(phinc_II[15]),
    .D(phinc_I[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_14_s0 (
    .Q(phinc_II[14]),
    .D(phinc_I[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_13_s0 (
    .Q(phinc_II[13]),
    .D(phinc_I[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_12_s0 (
    .Q(phinc_II[12]),
    .D(phinc_I[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_11_s0 (
    .Q(phinc_II[11]),
    .D(phinc_I[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_10_s0 (
    .Q(phinc_II[10]),
    .D(phinc_I[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_9_s0 (
    .Q(phinc_II[9]),
    .D(phinc_I[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_8_s0 (
    .Q(phinc_II[8]),
    .D(phinc_I[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_7_s0 (
    .Q(phinc_II[7]),
    .D(phinc_I[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_6_s0 (
    .Q(phinc_II[6]),
    .D(phinc_I[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_5_s0 (
    .Q(phinc_II[5]),
    .D(phinc_I[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_4_s0 (
    .Q(phinc_II[4]),
    .D(phinc_I[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_3_s0 (
    .Q(phinc_II[3]),
    .D(phinc_I[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_2_s0 (
    .Q(phinc_II[2]),
    .D(n31_3),
    .CLK(clk_14m_d),
    .RESET(\o[3]_3 ),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_1_s0 (
    .Q(phinc_II[1]),
    .D(n32_3),
    .CLK(clk_14m_d),
    .RESET(\o[3]_3 ),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_0_s0 (
    .Q(phinc_II[0]),
    .D(n33_7),
    .CLK(clk_14m_d),
    .RESET(\o[3]_3 ),
    .CE(cenop_Z) 
);
  DFFCE hh_8_s0 (
    .Q(hh[8]),
    .D(phase_drop[17]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE hh_7_s0 (
    .Q(hh[7]),
    .D(phase_drop[16]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE hh_3_s0 (
    .Q(hh[3]),
    .D(phase_drop[12]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE hh_2_s0 (
    .Q(hh[2]),
    .D(phase_drop[11]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE tc_5_s0 (
    .Q(tc[5]),
    .D(phase_drop[14]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_17) 
);
  DFFCE tc_3_s0 (
    .Q(tc[3]),
    .D(phase_drop[12]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_17) 
);
  DFFRE rm_xor_s0 (
    .Q(rm_xor),
    .D(n72_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n40_5) 
);
  DFFRE keycode_II_3_s0 (
    .Q(keycode_II_Z[3]),
    .D(block_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  jtopl_noise u_noise (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .cenop_Z(cenop_Z),
    .phase_II_8_6(phase_II_8_6),
    .poly_0(poly[0]),
    .poly_8(poly[8]),
    .poly_9(poly[9]),
    .poly_22(poly[22])
);
  jtopl_pg_comb u_comb (
    .clk_14m_d(clk_14m_d),
    .pg_rst_II_Z(pg_rst_II_Z),
    .cenop_Z(cenop_Z),
    .rhy_en_Z(rhy_en_Z),
    .rm_xor(rm_xor),
    .w_sound_en0(w_sound_en0),
    .viben_I(viben_I),
    .vib_dep_Z(vib_dep_Z),
    .phinc_II(phinc_II[15:0]),
    .phase_drop(phase_drop[18:0]),
    .mul_II(mul_II[3:0]),
    .fnum_I(fnum_I[9:0]),
    .block_I(block_I[2:0]),
    .hh(hh[8]),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17),
    .poly_0(poly[0]),
    .poly_8(poly[8]),
    .poly_9(poly[9]),
    .poly_22(poly[22]),
    .vib_cnt(vib_cnt[2:0]),
    .n31_3(n31_3),
    .n32_3(n32_3),
    .\o[3]_3 (\o[3]_3 ),
    .n33_7(n33_7),
    .phase_II_8_6(phase_II_8_6),
    .phase_in(phase_in[18:0]),
    .phinc_I(phinc_I[15:3]),
    .phase_II(phase_II[9:0])
);
  jtopl_sh_rst_0 u_phsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .phase_in(phase_in[18:0]),
    .phase_drop(phase_drop[18:0])
);
  jtopl_sh_rst_1 u_pad (
    .clk_14m_d(clk_14m_d),
    .din_mx_0_4(din_mx_0_4),
    .cenop_Z(cenop_Z),
    .phase_II(phase_II[9:0]),
    .phase_IV(phase_IV[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg */
module jtopl_eg_cnt (
  clk_14m_d,
  audio_mclk_d,
  n6_7,
  cenop_Z,
  w_sound_en0,
  eg_cnt_Z
)
;
input clk_14m_d;
input audio_mclk_d;
input n6_7;
input cenop_Z;
input w_sound_en0;
output [13:0] eg_cnt_Z;
wire n21_8;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire VCC;
wire GND;
  LUT3 n21_s3 (
    .F(n21_8),
    .I0(cenop_Z),
    .I1(w_sound_en0),
    .I2(eg_cnt_Z[0]) 
);
defparam n21_s3.INIT=8'h78;
  DFFCE eg_cnt_13_s0 (
    .Q(eg_cnt_Z[13]),
    .D(n8_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_12_s0 (
    .Q(eg_cnt_Z[12]),
    .D(n9_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_11_s0 (
    .Q(eg_cnt_Z[11]),
    .D(n10_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_10_s0 (
    .Q(eg_cnt_Z[10]),
    .D(n11_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_9_s0 (
    .Q(eg_cnt_Z[9]),
    .D(n12_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_8_s0 (
    .Q(eg_cnt_Z[8]),
    .D(n13_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_7_s0 (
    .Q(eg_cnt_Z[7]),
    .D(n14_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_6_s0 (
    .Q(eg_cnt_Z[6]),
    .D(n15_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_5_s0 (
    .Q(eg_cnt_Z[5]),
    .D(n16_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_4_s0 (
    .Q(eg_cnt_Z[4]),
    .D(n17_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_3_s0 (
    .Q(eg_cnt_Z[3]),
    .D(n18_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_2_s0 (
    .Q(eg_cnt_Z[2]),
    .D(n19_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_1_s0 (
    .Q(eg_cnt_Z[1]),
    .D(n20_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_0_s1 (
    .Q(eg_cnt_Z[0]),
    .D(n21_8),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(VCC) 
);
defparam eg_cnt_0_s1.INIT=1'b0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(eg_cnt_Z[1]),
    .I1(eg_cnt_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(eg_cnt_Z[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(eg_cnt_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(eg_cnt_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(eg_cnt_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(eg_cnt_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(eg_cnt_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(eg_cnt_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(eg_cnt_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(eg_cnt_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(eg_cnt_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(eg_cnt_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(eg_cnt_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_cnt */
module jtopl_eg_ctrl (
  keyon_I_Z,
  keyon_last_I,
  rhy_oen_Z,
  sl_I,
  eg_in_I,
  drate_I,
  state_in_I,
  rrate_I,
  arate_I,
  shift_out,
  base_rate_I,
  state_next_I
)
;
input keyon_I_Z;
input keyon_last_I;
input rhy_oen_Z;
input [3:0] sl_I;
input [9:0] eg_in_I;
input [3:0] drate_I;
input [2:0] state_in_I;
input [3:0] rrate_I;
input [3:0] arate_I;
input [29:29] shift_out;
output [4:0] base_rate_I;
output [2:0] state_next_I;
wire base_rate_I_0_3;
wire base_rate_I_4_4;
wire base_rate_I_3_4;
wire base_rate_I_2_4;
wire base_rate_I_1_4;
wire state_next_I_2_5;
wire state_next_I_1_5;
wire state_next_I_0_5;
wire base_rate_I_4_5;
wire state_next_I_2_6;
wire state_next_I_2_7;
wire state_next_I_1_6;
wire state_next_I_2_8;
wire state_next_I_1_7;
wire state_next_I_1_8;
wire base_rate_I_4_8;
wire n17_11_SUM;
wire n17_14;
wire n17_12_SUM;
wire n17_16;
wire n17_13_SUM;
wire n17_18;
wire n17_14_SUM;
wire n17_20;
wire VCC;
wire GND;
  LUT3 base_rate_I_0_s (
    .F(base_rate_I[0]),
    .I0(base_rate_I_0_3),
    .I1(keyon_I_Z),
    .I2(keyon_last_I) 
);
defparam base_rate_I_0_s.INIT=8'hB2;
  LUT3 base_rate_I_4_s (
    .F(base_rate_I[4]),
    .I0(drate_I[3]),
    .I1(state_next_I[1]),
    .I2(base_rate_I_4_4) 
);
defparam base_rate_I_4_s.INIT=8'h8F;
  LUT3 base_rate_I_3_s (
    .F(base_rate_I[3]),
    .I0(drate_I[2]),
    .I1(state_next_I[1]),
    .I2(base_rate_I_3_4) 
);
defparam base_rate_I_3_s.INIT=8'h8F;
  LUT3 base_rate_I_2_s (
    .F(base_rate_I[2]),
    .I0(drate_I[1]),
    .I1(state_next_I[1]),
    .I2(base_rate_I_2_4) 
);
defparam base_rate_I_2_s.INIT=8'h8F;
  LUT3 base_rate_I_1_s (
    .F(base_rate_I[1]),
    .I0(drate_I[0]),
    .I1(state_next_I[1]),
    .I2(base_rate_I_1_4) 
);
defparam base_rate_I_1_s.INIT=8'h8F;
  LUT4 state_next_I_2_s (
    .F(state_next_I[2]),
    .I0(state_next_I_2_5),
    .I1(state_in_I[0]),
    .I2(keyon_last_I),
    .I3(keyon_I_Z) 
);
defparam state_next_I_2_s.INIT=16'h1001;
  LUT4 state_next_I_1_s (
    .F(state_next_I[1]),
    .I0(state_next_I_1_5),
    .I1(state_in_I[2]),
    .I2(keyon_last_I),
    .I3(keyon_I_Z) 
);
defparam state_next_I_1_s.INIT=16'h1001;
  LUT3 state_next_I_0_s (
    .F(state_next_I[0]),
    .I0(state_next_I_0_5),
    .I1(keyon_last_I),
    .I2(keyon_I_Z) 
);
defparam state_next_I_0_s.INIT=8'hB2;
  LUT3 base_rate_I_0_s0 (
    .F(base_rate_I_0_3),
    .I0(state_in_I[0]),
    .I1(state_in_I[1]),
    .I2(state_in_I[2]) 
);
defparam base_rate_I_0_s0.INIT=8'hE9;
  LUT4 base_rate_I_4_s0 (
    .F(base_rate_I_4_4),
    .I0(base_rate_I_4_5),
    .I1(rrate_I[3]),
    .I2(arate_I[3]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_4_s0.INIT=16'h0BBB;
  LUT4 base_rate_I_3_s0 (
    .F(base_rate_I_3_4),
    .I0(base_rate_I_4_5),
    .I1(rrate_I[2]),
    .I2(arate_I[2]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_3_s0.INIT=16'h0BBB;
  LUT4 base_rate_I_2_s0 (
    .F(base_rate_I_2_4),
    .I0(base_rate_I_4_5),
    .I1(rrate_I[1]),
    .I2(arate_I[1]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_2_s0.INIT=16'h0BBB;
  LUT4 base_rate_I_1_s0 (
    .F(base_rate_I_1_4),
    .I0(base_rate_I_4_5),
    .I1(rrate_I[0]),
    .I2(arate_I[0]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_1_s0.INIT=16'h0BBB;
  LUT4 state_next_I_2_s0 (
    .F(state_next_I_2_5),
    .I0(state_next_I_2_6),
    .I1(state_next_I_2_7),
    .I2(state_in_I[2]),
    .I3(state_in_I[1]) 
);
defparam state_next_I_2_s0.INIT=16'hFD0F;
  LUT4 state_next_I_1_s0 (
    .F(state_next_I_1_5),
    .I0(state_next_I_2_7),
    .I1(state_next_I_1_6),
    .I2(state_in_I[0]),
    .I3(state_in_I[1]) 
);
defparam state_next_I_1_s0.INIT=16'hF53F;
  LUT4 state_next_I_0_s0 (
    .F(state_next_I_0_5),
    .I0(state_in_I[1]),
    .I1(state_in_I[2]),
    .I2(state_next_I_1_6),
    .I3(state_in_I[0]) 
);
defparam state_next_I_0_s0.INIT=16'h0100;
  LUT4 base_rate_I_4_s1 (
    .F(base_rate_I_4_5),
    .I0(state_in_I[1]),
    .I1(base_rate_I_4_8),
    .I2(state_next_I_2_7),
    .I3(base_rate_I[0]) 
);
defparam base_rate_I_4_s1.INIT=16'h00F7;
  LUT2 state_next_I_2_s1 (
    .F(state_next_I_2_6),
    .I0(rhy_oen_Z),
    .I1(shift_out[29]) 
);
defparam state_next_I_2_s1.INIT=4'h4;
  LUT3 state_next_I_2_s2 (
    .F(state_next_I_2_7),
    .I0(state_next_I_2_8),
    .I1(eg_in_I[9]),
    .I2(n17_20) 
);
defparam state_next_I_2_s2.INIT=8'h2B;
  LUT4 state_next_I_1_s1 (
    .F(state_next_I_1_6),
    .I0(eg_in_I[0]),
    .I1(eg_in_I[1]),
    .I2(state_next_I_1_7),
    .I3(state_next_I_1_8) 
);
defparam state_next_I_1_s1.INIT=16'h1000;
  LUT4 state_next_I_2_s3 (
    .F(state_next_I_2_8),
    .I0(sl_I[3]),
    .I1(sl_I[2]),
    .I2(sl_I[1]),
    .I3(sl_I[0]) 
);
defparam state_next_I_2_s3.INIT=16'h8000;
  LUT4 state_next_I_1_s2 (
    .F(state_next_I_1_7),
    .I0(eg_in_I[6]),
    .I1(eg_in_I[7]),
    .I2(eg_in_I[8]),
    .I3(eg_in_I[9]) 
);
defparam state_next_I_1_s2.INIT=16'h0001;
  LUT4 state_next_I_1_s3 (
    .F(state_next_I_1_8),
    .I0(eg_in_I[2]),
    .I1(eg_in_I[3]),
    .I2(eg_in_I[4]),
    .I3(eg_in_I[5]) 
);
defparam state_next_I_1_s3.INIT=16'h0001;
  LUT4 base_rate_I_4_s3 (
    .F(base_rate_I_4_8),
    .I0(rhy_oen_Z),
    .I1(shift_out[29]),
    .I2(keyon_I_Z),
    .I3(keyon_last_I) 
);
defparam base_rate_I_4_s3.INIT=16'hB00B;
  ALU n17_s10 (
    .SUM(n17_11_SUM),
    .COUT(n17_14),
    .I0(VCC),
    .I1(sl_I[0]),
    .I3(GND),
    .CIN(eg_in_I[5]) 
);
defparam n17_s10.ALU_MODE=1;
  ALU n17_s11 (
    .SUM(n17_12_SUM),
    .COUT(n17_16),
    .I0(eg_in_I[6]),
    .I1(sl_I[1]),
    .I3(GND),
    .CIN(n17_14) 
);
defparam n17_s11.ALU_MODE=1;
  ALU n17_s12 (
    .SUM(n17_13_SUM),
    .COUT(n17_18),
    .I0(eg_in_I[7]),
    .I1(sl_I[2]),
    .I3(GND),
    .CIN(n17_16) 
);
defparam n17_s12.ALU_MODE=1;
  ALU n17_s13 (
    .SUM(n17_14_SUM),
    .COUT(n17_20),
    .I0(eg_in_I[8]),
    .I1(sl_I[3]),
    .I3(GND),
    .CIN(n17_18) 
);
defparam n17_s13.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_ctrl */
module jtopl_eg_step (
  cenop_Z,
  ksr_II,
  attack_II,
  cnt_in_II,
  base_rate_II,
  keycode_II_Z,
  eg_cnt_Z,
  rate_5_4,
  step_3,
  cnt_lsb_II,
  n118_53,
  sum_out_II,
  pre_rate
)
;
input cenop_Z;
input ksr_II;
input attack_II;
input cnt_in_II;
input [4:0] base_rate_II;
input [3:1] keycode_II_Z;
input [13:0] eg_cnt_Z;
output rate_5_4;
output step_3;
output cnt_lsb_II;
output n118_53;
output sum_out_II;
output [5:1] pre_rate;
wire n12_4;
wire n11_4;
wire step_4;
wire cnt_lsb_II_4;
wire cnt_lsb_II_5;
wire cnt_lsb_II_6;
wire n118_54;
wire n118_55;
wire n118_56;
wire pre_rate_1_8;
wire step_6;
wire step_7;
wire cnt_lsb_II_7;
wire cnt_lsb_II_8;
wire cnt_lsb_II_9;
wire cnt_lsb_II_10;
wire cnt_lsb_II_11;
wire cnt_lsb_II_12;
wire cnt_lsb_II_13;
wire n118_58;
wire n118_59;
wire n118_60;
wire n118_61;
wire n118_62;
wire n118_63;
wire n118_64;
wire cnt_lsb_II_14;
wire cnt_lsb_II_15;
wire cnt_lsb_II_16;
wire cnt_lsb_II_17;
wire cnt_lsb_II_18;
wire cnt_lsb_II_19;
wire cnt_lsb_II_20;
wire n118_65;
wire n118_67;
wire n118_68;
wire n118_70;
wire n118_71;
wire cnt_lsb_II_21;
wire cnt_lsb_II_22;
wire cnt_lsb_II_23;
wire n118_73;
wire n118_74;
wire n118_75;
wire n118_76;
wire n118_78;
wire n118_79;
wire n118_80;
wire n118_81;
wire n118_82;
wire n118_83;
wire n118_84;
wire n118_85;
wire n118_86;
wire n118_87;
wire n118_88;
wire n118_89;
wire n118_91;
wire n118_93;
wire rate_5_9;
wire n118_95;
wire n118_97;
wire n118_99;
wire rate_5_11;
wire step_9;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n15_3;
wire VCC;
wire GND;
  LUT2 rate_5_s2 (
    .F(rate_5_4),
    .I0(cenop_Z),
    .I1(rate_5_11) 
);
defparam rate_5_s2.INIT=4'h8;
  LUT3 step_s1 (
    .F(step_3),
    .I0(step_4),
    .I1(cenop_Z),
    .I2(step_9) 
);
defparam step_s1.INIT=8'h40;
  LUT3 cnt_lsb_II_s (
    .F(cnt_lsb_II),
    .I0(cnt_lsb_II_4),
    .I1(cnt_lsb_II_5),
    .I2(cnt_lsb_II_6) 
);
defparam cnt_lsb_II_s.INIT=8'hFE;
  LUT4 n118_s37 (
    .F(n118_53),
    .I0(n118_54),
    .I1(n118_55),
    .I2(n118_56),
    .I3(cnt_lsb_II) 
);
defparam n118_s37.INIT=16'h0FEE;
  LUT2 n12_s (
    .F(n12_4),
    .I0(ksr_II),
    .I1(keycode_II_Z[2]) 
);
defparam n12_s.INIT=4'h8;
  LUT2 n11_s (
    .F(n11_4),
    .I0(ksr_II),
    .I1(keycode_II_Z[3]) 
);
defparam n11_s.INIT=4'h8;
  LUT4 step_s2 (
    .F(step_4),
    .I0(n19_1),
    .I1(step_6),
    .I2(base_rate_II[0]),
    .I3(step_7) 
);
defparam step_s2.INIT=16'hB0BB;
  LUT4 cnt_lsb_II_s0 (
    .F(cnt_lsb_II_4),
    .I0(n17_1),
    .I1(cnt_lsb_II_7),
    .I2(cnt_lsb_II_8),
    .I3(pre_rate_1_8) 
);
defparam cnt_lsb_II_s0.INIT=16'h001F;
  LUT4 cnt_lsb_II_s1 (
    .F(cnt_lsb_II_5),
    .I0(cnt_lsb_II_9),
    .I1(cnt_lsb_II_10),
    .I2(cnt_lsb_II_11),
    .I3(cnt_lsb_II_12) 
);
defparam cnt_lsb_II_s1.INIT=16'hF400;
  LUT4 cnt_lsb_II_s2 (
    .F(cnt_lsb_II_6),
    .I0(eg_cnt_Z[11]),
    .I1(cnt_lsb_II_13),
    .I2(step_4),
    .I3(attack_II) 
);
defparam cnt_lsb_II_s2.INIT=16'h0C3B;
  LUT4 n118_s38 (
    .F(n118_54),
    .I0(n118_93),
    .I1(n118_58),
    .I2(n118_59),
    .I3(n118_60) 
);
defparam n118_s38.INIT=16'h008F;
  LUT4 n118_s39 (
    .F(n118_55),
    .I0(n118_61),
    .I1(eg_cnt_Z[13]),
    .I2(n118_62),
    .I3(n118_63) 
);
defparam n118_s39.INIT=16'hCF0A;
  LUT4 n118_s40 (
    .F(n118_56),
    .I0(n118_59),
    .I1(n118_64),
    .I2(step_9),
    .I3(n118_93) 
);
defparam n118_s40.INIT=16'hE000;
  LUT2 pre_rate_1_s3 (
    .F(pre_rate_1_8),
    .I0(base_rate_II[0]),
    .I1(step_7) 
);
defparam pre_rate_1_s3.INIT=4'h4;
  LUT4 step_s4 (
    .F(step_6),
    .I0(n18_1),
    .I1(n17_1),
    .I2(n16_1),
    .I3(n15_3) 
);
defparam step_s4.INIT=16'h0001;
  LUT4 step_s5 (
    .F(step_7),
    .I0(base_rate_II[1]),
    .I1(base_rate_II[2]),
    .I2(base_rate_II[3]),
    .I3(base_rate_II[4]) 
);
defparam step_s5.INIT=16'h0001;
  LUT4 cnt_lsb_II_s3 (
    .F(cnt_lsb_II_7),
    .I0(eg_cnt_Z[2]),
    .I1(n16_1),
    .I2(cnt_lsb_II_14),
    .I3(cnt_lsb_II_15) 
);
defparam cnt_lsb_II_s3.INIT=16'h007F;
  LUT4 cnt_lsb_II_s4 (
    .F(cnt_lsb_II_8),
    .I0(cnt_lsb_II_16),
    .I1(eg_cnt_Z[0]),
    .I2(eg_cnt_Z[3]),
    .I3(cnt_lsb_II_17) 
);
defparam cnt_lsb_II_s4.INIT=16'h0BBB;
  LUT4 cnt_lsb_II_s5 (
    .F(cnt_lsb_II_9),
    .I0(n15_3),
    .I1(n19_1),
    .I2(n18_1),
    .I3(attack_II) 
);
defparam cnt_lsb_II_s5.INIT=16'hEF15;
  LUT4 cnt_lsb_II_s6 (
    .F(cnt_lsb_II_10),
    .I0(eg_cnt_Z[8]),
    .I1(eg_cnt_Z[4]),
    .I2(pre_rate_1_8),
    .I3(n17_1) 
);
defparam cnt_lsb_II_s6.INIT=16'h0C0A;
  LUT4 cnt_lsb_II_s7 (
    .F(cnt_lsb_II_11),
    .I0(cnt_lsb_II_18),
    .I1(eg_cnt_Z[5]),
    .I2(cnt_lsb_II_19),
    .I3(cnt_lsb_II_20) 
);
defparam cnt_lsb_II_s7.INIT=16'hCA00;
  LUT2 cnt_lsb_II_s8 (
    .F(cnt_lsb_II_12),
    .I0(n16_1),
    .I1(n15_3) 
);
defparam cnt_lsb_II_s8.INIT=4'h1;
  LUT4 cnt_lsb_II_s9 (
    .F(cnt_lsb_II_13),
    .I0(step_6),
    .I1(pre_rate[2]),
    .I2(attack_II),
    .I3(eg_cnt_Z[10]) 
);
defparam cnt_lsb_II_s9.INIT=16'hF70F;
  LUT4 n118_s42 (
    .F(n118_58),
    .I0(n19_1),
    .I1(n18_1),
    .I2(n15_3),
    .I3(attack_II) 
);
defparam n118_s42.INIT=16'hF800;
  LUT4 n118_s43 (
    .F(n118_59),
    .I0(n118_65),
    .I1(n118_99),
    .I2(n118_67),
    .I3(n118_68) 
);
defparam n118_s43.INIT=16'h0001;
  LUT4 n118_s44 (
    .F(n118_60),
    .I0(n118_64),
    .I1(n118_93),
    .I2(pre_rate[1]),
    .I3(n118_91) 
);
defparam n118_s44.INIT=16'h8F00;
  LUT4 n118_s45 (
    .F(n118_61),
    .I0(n118_59),
    .I1(pre_rate[1]),
    .I2(n118_93),
    .I3(n118_64) 
);
defparam n118_s45.INIT=16'h000D;
  LUT4 n118_s46 (
    .F(n118_62),
    .I0(n118_70),
    .I1(cnt_lsb_II_20),
    .I2(n118_71),
    .I3(n118_97) 
);
defparam n118_s46.INIT=16'h000B;
  LUT2 n118_s47 (
    .F(n118_63),
    .I0(attack_II),
    .I1(step_4) 
);
defparam n118_s47.INIT=4'h1;
  LUT3 n118_s48 (
    .F(n118_64),
    .I0(keycode_II_Z[3]),
    .I1(keycode_II_Z[1]),
    .I2(ksr_II) 
);
defparam n118_s48.INIT=8'h35;
  LUT4 cnt_lsb_II_s10 (
    .F(cnt_lsb_II_14),
    .I0(n18_1),
    .I1(n15_3),
    .I2(attack_II),
    .I3(n19_1) 
);
defparam cnt_lsb_II_s10.INIT=16'h0110;
  LUT4 cnt_lsb_II_s11 (
    .F(cnt_lsb_II_15),
    .I0(eg_cnt_Z[1]),
    .I1(eg_cnt_Z[9]),
    .I2(cnt_lsb_II_12),
    .I3(cnt_lsb_II_19) 
);
defparam cnt_lsb_II_s11.INIT=16'hCA00;
  LUT3 cnt_lsb_II_s12 (
    .F(cnt_lsb_II_16),
    .I0(n16_1),
    .I1(n15_3),
    .I2(cnt_lsb_II_21) 
);
defparam cnt_lsb_II_s12.INIT=8'h31;
  LUT4 cnt_lsb_II_s13 (
    .F(cnt_lsb_II_17),
    .I0(n15_3),
    .I1(n16_1),
    .I2(cnt_lsb_II_22),
    .I3(n19_1) 
);
defparam cnt_lsb_II_s13.INIT=16'h1004;
  LUT3 cnt_lsb_II_s14 (
    .F(cnt_lsb_II_18),
    .I0(eg_cnt_Z[6]),
    .I1(cnt_lsb_II_14),
    .I2(cnt_lsb_II_23) 
);
defparam cnt_lsb_II_s14.INIT=8'hB8;
  LUT4 cnt_lsb_II_s15 (
    .F(cnt_lsb_II_19),
    .I0(n15_3),
    .I1(n19_1),
    .I2(attack_II),
    .I3(n18_1) 
);
defparam cnt_lsb_II_s15.INIT=16'h0140;
  LUT4 cnt_lsb_II_s16 (
    .F(cnt_lsb_II_20),
    .I0(base_rate_II[0]),
    .I1(step_7),
    .I2(n17_1),
    .I3(n118_58) 
);
defparam cnt_lsb_II_s16.INIT=16'h0BB0;
  LUT3 n118_s49 (
    .F(n118_65),
    .I0(attack_II),
    .I1(step_4),
    .I2(eg_cnt_Z[12]) 
);
defparam n118_s49.INIT=8'h10;
  LUT4 n118_s51 (
    .F(n118_67),
    .I0(n118_75),
    .I1(n118_76),
    .I2(cnt_lsb_II_20),
    .I3(cnt_lsb_II_12) 
);
defparam n118_s51.INIT=16'hD000;
  LUT4 n118_s52 (
    .F(n118_68),
    .I0(eg_cnt_Z[4]),
    .I1(cnt_lsb_II_17),
    .I2(n118_95),
    .I3(pre_rate_1_8) 
);
defparam n118_s52.INIT=16'h00F8;
  LUT4 n118_s54 (
    .F(n118_70),
    .I0(cnt_lsb_II_12),
    .I1(n118_78),
    .I2(eg_cnt_Z[7]),
    .I3(cnt_lsb_II_19) 
);
defparam n118_s54.INIT=16'h0777;
  LUT4 n118_s55 (
    .F(n118_71),
    .I0(eg_cnt_Z[5]),
    .I1(cnt_lsb_II_17),
    .I2(n118_79),
    .I3(pre_rate_1_8) 
);
defparam n118_s55.INIT=16'h008F;
  LUT4 cnt_lsb_II_s17 (
    .F(cnt_lsb_II_21),
    .I0(n19_1),
    .I1(attack_II),
    .I2(n18_1),
    .I3(n17_1) 
);
defparam cnt_lsb_II_s17.INIT=16'h001F;
  LUT4 cnt_lsb_II_s18 (
    .F(cnt_lsb_II_22),
    .I0(attack_II),
    .I1(n18_1),
    .I2(n17_1),
    .I3(n19_1) 
);
defparam cnt_lsb_II_s18.INIT=16'h80FE;
  LUT3 cnt_lsb_II_s19 (
    .F(cnt_lsb_II_23),
    .I0(attack_II),
    .I1(n19_1),
    .I2(eg_cnt_Z[7]) 
);
defparam cnt_lsb_II_s19.INIT=8'h90;
  LUT4 n118_s57 (
    .F(n118_73),
    .I0(cnt_lsb_II_21),
    .I1(n16_1),
    .I2(n15_3),
    .I3(eg_cnt_Z[1]) 
);
defparam n118_s57.INIT=16'hF400;
  LUT4 n118_s58 (
    .F(n118_74),
    .I0(cnt_lsb_II_19),
    .I1(n118_82),
    .I2(cnt_lsb_II_14),
    .I3(n118_83) 
);
defparam n118_s58.INIT=16'h0777;
  LUT4 n118_s59 (
    .F(n118_75),
    .I0(attack_II),
    .I1(n19_1),
    .I2(n118_84),
    .I3(eg_cnt_Z[7]) 
);
defparam n118_s59.INIT=16'h96F6;
  LUT2 n118_s60 (
    .F(n118_76),
    .I0(eg_cnt_Z[6]),
    .I1(cnt_lsb_II_19) 
);
defparam n118_s60.INIT=4'h8;
  LUT4 n118_s62 (
    .F(n118_78),
    .I0(n19_1),
    .I1(eg_cnt_Z[9]),
    .I2(n118_86),
    .I3(attack_II) 
);
defparam n118_s62.INIT=16'h0DE0;
  LUT4 n118_s63 (
    .F(n118_79),
    .I0(cnt_lsb_II_9),
    .I1(n118_87),
    .I2(cnt_lsb_II_19),
    .I3(n118_83) 
);
defparam n118_s63.INIT=16'h0BBB;
  LUT3 n118_s64 (
    .F(n118_80),
    .I0(cnt_lsb_II_16),
    .I1(eg_cnt_Z[2]),
    .I2(n118_88) 
);
defparam n118_s64.INIT=8'h0B;
  LUT3 n118_s65 (
    .F(n118_81),
    .I0(n17_1),
    .I1(n16_1),
    .I2(n118_89) 
);
defparam n118_s65.INIT=8'h01;
  LUT4 n118_s66 (
    .F(n118_82),
    .I0(eg_cnt_Z[10]),
    .I1(eg_cnt_Z[2]),
    .I2(n17_1),
    .I3(n16_1) 
);
defparam n118_s66.INIT=16'h0C0A;
  LUT4 n118_s67 (
    .F(n118_83),
    .I0(eg_cnt_Z[11]),
    .I1(eg_cnt_Z[3]),
    .I2(n17_1),
    .I3(n16_1) 
);
defparam n118_s67.INIT=16'h0C0A;
  LUT4 n118_s68 (
    .F(n118_84),
    .I0(eg_cnt_Z[8]),
    .I1(attack_II),
    .I2(n19_1),
    .I3(n18_1) 
);
defparam n118_s68.INIT=16'h43FD;
  LUT3 n118_s69 (
    .F(n118_85),
    .I0(eg_cnt_Z[9]),
    .I1(eg_cnt_Z[5]),
    .I2(n17_1) 
);
defparam n118_s69.INIT=8'h35;
  LUT4 n118_s70 (
    .F(n118_86),
    .I0(eg_cnt_Z[8]),
    .I1(n18_1),
    .I2(n19_1),
    .I3(attack_II) 
);
defparam n118_s70.INIT=16'h3D23;
  LUT3 n118_s71 (
    .F(n118_87),
    .I0(n15_3),
    .I1(n17_1),
    .I2(eg_cnt_Z[6]) 
);
defparam n118_s71.INIT=8'hE0;
  LUT3 n118_s72 (
    .F(n118_88),
    .I0(eg_cnt_Z[4]),
    .I1(n16_1),
    .I2(cnt_lsb_II_14) 
);
defparam n118_s72.INIT=8'h80;
  LUT4 n118_s73 (
    .F(n118_89),
    .I0(cnt_lsb_II_14),
    .I1(eg_cnt_Z[12]),
    .I2(cnt_lsb_II_9),
    .I3(eg_cnt_Z[10]) 
);
defparam n118_s73.INIT=16'h7077;
  LUT3 n118_s74 (
    .F(n118_91),
    .I0(rate_5_11),
    .I1(attack_II),
    .I2(step_4) 
);
defparam n118_s74.INIT=8'h54;
  LUT4 n118_s75 (
    .F(n118_93),
    .I0(n17_1),
    .I1(n16_1),
    .I2(n15_3),
    .I3(pre_rate_1_8) 
);
defparam n118_s75.INIT=16'h00F8;
  LUT4 rate_5_s6 (
    .F(rate_5_9),
    .I0(n19_1),
    .I1(n18_1),
    .I2(n17_1),
    .I3(n16_1) 
);
defparam rate_5_s6.INIT=16'h8000;
  LUT4 sum_out_II_s0 (
    .F(sum_out_II),
    .I0(cnt_in_II),
    .I1(cnt_lsb_II_4),
    .I2(cnt_lsb_II_5),
    .I3(cnt_lsb_II_6) 
);
defparam sum_out_II_s0.INIT=16'h5556;
  LUT4 n118_s76 (
    .F(n118_95),
    .I0(cnt_lsb_II_9),
    .I1(n16_1),
    .I2(n15_3),
    .I3(n118_85) 
);
defparam n118_s76.INIT=16'h0001;
  LUT4 n118_s77 (
    .F(n118_97),
    .I0(n118_80),
    .I1(n118_81),
    .I2(base_rate_II[0]),
    .I3(step_7) 
);
defparam n118_s77.INIT=16'hD0DD;
  LUT4 n118_s78 (
    .F(n118_99),
    .I0(n118_73),
    .I1(n118_74),
    .I2(base_rate_II[0]),
    .I3(step_7) 
);
defparam n118_s78.INIT=16'hB0BB;
  LUT4 rate_5_s7 (
    .F(rate_5_11),
    .I0(n15_3),
    .I1(rate_5_9),
    .I2(base_rate_II[0]),
    .I3(step_7) 
);
defparam rate_5_s7.INIT=16'hE0EE;
  LUT3 pre_rate_5_s3 (
    .F(pre_rate[5]),
    .I0(base_rate_II[0]),
    .I1(step_7),
    .I2(n16_1) 
);
defparam pre_rate_5_s3.INIT=8'hB0;
  LUT3 pre_rate_4_s3 (
    .F(pre_rate[4]),
    .I0(base_rate_II[0]),
    .I1(step_7),
    .I2(n17_1) 
);
defparam pre_rate_4_s3.INIT=8'hB0;
  LUT3 pre_rate_3_s3 (
    .F(pre_rate[3]),
    .I0(base_rate_II[0]),
    .I1(step_7),
    .I2(n18_1) 
);
defparam pre_rate_3_s3.INIT=8'hB0;
  LUT3 pre_rate_2_s3 (
    .F(pre_rate[2]),
    .I0(base_rate_II[0]),
    .I1(step_7),
    .I2(n19_1) 
);
defparam pre_rate_2_s3.INIT=8'hB0;
  LUT3 pre_rate_1_s4 (
    .F(pre_rate[1]),
    .I0(base_rate_II[0]),
    .I1(step_7),
    .I2(n20_1) 
);
defparam pre_rate_1_s4.INIT=8'hB0;
  LUT4 step_s6 (
    .F(step_9),
    .I0(rate_5_11),
    .I1(base_rate_II[0]),
    .I2(step_7),
    .I3(n20_1) 
);
defparam step_s6.INIT=16'h1055;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(base_rate_II[0]),
    .I1(n12_4),
    .I3(GND),
    .CIN(GND) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(base_rate_II[1]),
    .I1(n11_4),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(base_rate_II[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(base_rate_II[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n15_3),
    .I0(base_rate_II[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_step */
module jtopl_eg_pure (
  cenop_Z,
  attack_III,
  step_III,
  sum_in_III,
  eg_in_III,
  rate_in_III,
  eg_pure_9_3,
  eg_pre_fastar
)
;
input cenop_Z;
input attack_III;
input step_III;
input sum_in_III;
input [9:0] eg_in_III;
input [5:1] rate_in_III;
output eg_pure_9_3;
output [9:0] eg_pre_fastar;
wire dr_sum_0_8;
wire ar_sum_8_4;
wire ar_sum_8_6;
wire ar_sum_7_4;
wire ar_sum_7_5;
wire ar_sum_7_6;
wire ar_sum_6_4;
wire ar_sum_5_4;
wire ar_sum_5_5;
wire ar_sum_3_4;
wire ar_sum_2_4;
wire ar_sum_2_5;
wire ar_sum_2_6;
wire eg_pre_fastar_9_4;
wire eg_pre_fastar_9_5;
wire eg_pre_fastar_8_4;
wire eg_pre_fastar_7_4;
wire eg_pre_fastar_6_4;
wire eg_pre_fastar_5_4;
wire eg_pre_fastar_4_4;
wire eg_pre_fastar_3_4;
wire eg_pre_fastar_2_4;
wire eg_pre_fastar_1_4;
wire eg_pre_fastar_0_4;
wire ar_sum_7_7;
wire ar_sum_7_8;
wire ar_sum_7_9;
wire ar_sum_7_10;
wire ar_sum_7_11;
wire ar_sum_3_5;
wire ar_sum_2_7;
wire ar_sum_2_8;
wire ar_sum_7_12;
wire ar_sum_7_13;
wire ar_sum_7_14;
wire ar_sum_7_15;
wire ar_sum_3_6;
wire ar_sum_2_9;
wire ar_sum_2_10;
wire ar_sum_3_7;
wire ar_sum_4_6;
wire ar_sum_8_11;
wire ar_sum_6_7;
wire dr_result_0_3;
wire dr_result_1_3;
wire dr_result_2_3;
wire dr_result_3_3;
wire dr_result_4_3;
wire dr_result_5_3;
wire dr_result_6_3;
wire dr_result_7_3;
wire dr_result_8_3;
wire ar_result_0_3;
wire ar_result_1_3;
wire ar_result_2_3;
wire ar_result_3_3;
wire ar_result_4_3;
wire ar_result_5_3;
wire ar_result_6_3;
wire ar_result_7_3;
wire ar_result_8_3;
wire n152_18;
wire [9:0] ar_sum;
wire [3:0] dr_sum;
wire [10:0] dr_result;
wire [9:0] ar_result;
wire VCC;
wire GND;
  LUT4 ar_sum_7_s0 (
    .F(ar_sum[7]),
    .I0(ar_sum_7_4),
    .I1(ar_sum_7_5),
    .I2(ar_sum_7_6),
    .I3(ar_sum_8_4) 
);
defparam ar_sum_7_s0.INIT=16'hEBAA;
  LUT4 ar_sum_6_s0 (
    .F(ar_sum[6]),
    .I0(ar_sum_6_4),
    .I1(ar_sum_7_5),
    .I2(ar_sum_7_6),
    .I3(ar_sum_6_7) 
);
defparam ar_sum_6_s0.INIT=16'hEBAA;
  LUT4 ar_sum_5_s0 (
    .F(ar_sum[5]),
    .I0(ar_sum_5_4),
    .I1(ar_sum_6_7),
    .I2(ar_sum_5_5),
    .I3(ar_sum_8_4) 
);
defparam ar_sum_5_s0.INIT=16'hF888;
  LUT4 ar_sum_4_s0 (
    .F(ar_sum[4]),
    .I0(ar_sum_5_5),
    .I1(ar_sum_6_7),
    .I2(ar_sum_4_6),
    .I3(ar_sum_8_4) 
);
defparam ar_sum_4_s0.INIT=16'hF888;
  LUT4 ar_sum_3_s0 (
    .F(ar_sum[3]),
    .I0(ar_sum_4_6),
    .I1(ar_sum_6_7),
    .I2(ar_sum_3_4),
    .I3(ar_sum_8_4) 
);
defparam ar_sum_3_s0.INIT=16'hF888;
  LUT4 ar_sum_2_s0 (
    .F(ar_sum[2]),
    .I0(ar_sum_8_4),
    .I1(ar_sum_2_4),
    .I2(ar_sum_2_5),
    .I3(ar_sum_2_6) 
);
defparam ar_sum_2_s0.INIT=16'hEB3C;
  LUT4 ar_sum_1_s1 (
    .F(ar_sum[1]),
    .I0(ar_sum_8_4),
    .I1(ar_sum_2_4),
    .I2(ar_sum_6_7),
    .I3(ar_sum_2_5) 
);
defparam ar_sum_1_s1.INIT=16'hBAC0;
  LUT4 eg_pre_fastar_9_s0 (
    .F(eg_pre_fastar[9]),
    .I0(dr_result[10]),
    .I1(dr_result[9]),
    .I2(eg_pre_fastar_9_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_9_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_8_s0 (
    .F(eg_pre_fastar[8]),
    .I0(dr_result[10]),
    .I1(dr_result[8]),
    .I2(eg_pre_fastar_8_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_8_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_7_s0 (
    .F(eg_pre_fastar[7]),
    .I0(dr_result[10]),
    .I1(dr_result[7]),
    .I2(eg_pre_fastar_7_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_7_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_6_s0 (
    .F(eg_pre_fastar[6]),
    .I0(dr_result[10]),
    .I1(dr_result[6]),
    .I2(eg_pre_fastar_6_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_6_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_5_s0 (
    .F(eg_pre_fastar[5]),
    .I0(dr_result[10]),
    .I1(dr_result[5]),
    .I2(eg_pre_fastar_5_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_5_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_4_s0 (
    .F(eg_pre_fastar[4]),
    .I0(dr_result[10]),
    .I1(dr_result[4]),
    .I2(eg_pre_fastar_4_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_4_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_3_s0 (
    .F(eg_pre_fastar[3]),
    .I0(dr_result[10]),
    .I1(dr_result[3]),
    .I2(eg_pre_fastar_3_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_3_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_2_s0 (
    .F(eg_pre_fastar[2]),
    .I0(dr_result[10]),
    .I1(dr_result[2]),
    .I2(eg_pre_fastar_2_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_2_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_1_s0 (
    .F(eg_pre_fastar[1]),
    .I0(dr_result[10]),
    .I1(dr_result[1]),
    .I2(eg_pre_fastar_1_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_1_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_0_s0 (
    .F(eg_pre_fastar[0]),
    .I0(dr_result[10]),
    .I1(dr_result[0]),
    .I2(eg_pre_fastar_0_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_0_s0.INIT=16'hEE0F;
  LUT4 eg_pure_9_s1 (
    .F(eg_pure_9_3),
    .I0(cenop_Z),
    .I1(attack_III),
    .I2(rate_in_III[1]),
    .I3(dr_sum[0]) 
);
defparam eg_pure_9_s1.INIT=16'h8000;
  LUT4 dr_sum_1_s5 (
    .F(dr_sum[1]),
    .I0(step_III),
    .I1(rate_in_III[3]),
    .I2(rate_in_III[2]),
    .I3(dr_sum_0_8) 
);
defparam dr_sum_1_s5.INIT=16'hC3AA;
  LUT2 dr_sum_0_s5 (
    .F(dr_sum_0_8),
    .I0(rate_in_III[4]),
    .I1(rate_in_III[5]) 
);
defparam dr_sum_0_s5.INIT=4'h8;
  LUT4 ar_sum_8_s1 (
    .F(ar_sum_8_4),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[3]),
    .I2(step_III),
    .I3(dr_sum_0_8) 
);
defparam ar_sum_8_s1.INIT=16'hF400;
  LUT2 ar_sum_8_s3 (
    .F(ar_sum_8_6),
    .I0(eg_in_III[9]),
    .I1(ar_sum_8_11) 
);
defparam ar_sum_8_s3.INIT=4'h8;
  LUT4 ar_sum_7_s1 (
    .F(ar_sum_7_4),
    .I0(ar_sum_7_5),
    .I1(ar_sum_7_6),
    .I2(ar_sum_8_6),
    .I3(ar_sum_6_7) 
);
defparam ar_sum_7_s1.INIT=16'hB400;
  LUT4 ar_sum_7_s2 (
    .F(ar_sum_7_5),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[8]),
    .I2(eg_in_III[9]),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_7_s2.INIT=16'h0777;
  LUT4 ar_sum_7_s3 (
    .F(ar_sum_7_6),
    .I0(ar_sum_7_8),
    .I1(ar_sum_7_9),
    .I2(ar_sum_7_10),
    .I3(ar_sum_7_11) 
);
defparam ar_sum_7_s3.INIT=16'h0100;
  LUT2 ar_sum_6_s1 (
    .F(ar_sum_6_4),
    .I0(ar_sum_5_4),
    .I1(ar_sum_8_4) 
);
defparam ar_sum_6_s1.INIT=4'h8;
  LUT4 ar_sum_5_s1 (
    .F(ar_sum_5_4),
    .I0(ar_sum_7_9),
    .I1(ar_sum_7_10),
    .I2(ar_sum_7_11),
    .I3(ar_sum_7_8) 
);
defparam ar_sum_5_s1.INIT=16'h10EF;
  LUT3 ar_sum_5_s2 (
    .F(ar_sum_5_5),
    .I0(ar_sum_7_10),
    .I1(ar_sum_7_11),
    .I2(ar_sum_7_9) 
);
defparam ar_sum_5_s2.INIT=8'h4B;
  LUT3 ar_sum_3_s1 (
    .F(ar_sum_3_4),
    .I0(ar_sum_2_4),
    .I1(ar_sum_2_5),
    .I2(ar_sum_3_5) 
);
defparam ar_sum_3_s1.INIT=8'h1E;
  LUT3 ar_sum_2_s1 (
    .F(ar_sum_2_4),
    .I0(ar_sum_7_7),
    .I1(eg_in_III[4]),
    .I2(ar_sum_2_7) 
);
defparam ar_sum_2_s1.INIT=8'h70;
  LUT3 ar_sum_2_s2 (
    .F(ar_sum_2_5),
    .I0(ar_sum_7_7),
    .I1(eg_in_III[3]),
    .I2(ar_sum_2_8) 
);
defparam ar_sum_2_s2.INIT=8'h70;
  LUT4 ar_sum_2_s3 (
    .F(ar_sum_2_6),
    .I0(ar_sum_3_5),
    .I1(ar_sum_2_4),
    .I2(ar_sum_2_5),
    .I3(ar_sum_6_7) 
);
defparam ar_sum_2_s3.INIT=16'h6A3C;
  LUT4 eg_pre_fastar_9_s1 (
    .F(eg_pre_fastar_9_4),
    .I0(n152_18),
    .I1(ar_result[9]),
    .I2(eg_in_III[9]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_9_s1.INIT=16'h770F;
  LUT2 eg_pre_fastar_9_s2 (
    .F(eg_pre_fastar_9_5),
    .I0(attack_III),
    .I1(sum_in_III) 
);
defparam eg_pre_fastar_9_s2.INIT=4'h4;
  LUT4 eg_pre_fastar_8_s1 (
    .F(eg_pre_fastar_8_4),
    .I0(n152_18),
    .I1(ar_result[8]),
    .I2(eg_in_III[8]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_8_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_7_s1 (
    .F(eg_pre_fastar_7_4),
    .I0(n152_18),
    .I1(ar_result[7]),
    .I2(eg_in_III[7]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_7_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_6_s1 (
    .F(eg_pre_fastar_6_4),
    .I0(n152_18),
    .I1(ar_result[6]),
    .I2(eg_in_III[6]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_6_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_5_s1 (
    .F(eg_pre_fastar_5_4),
    .I0(n152_18),
    .I1(ar_result[5]),
    .I2(eg_in_III[5]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_5_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_4_s1 (
    .F(eg_pre_fastar_4_4),
    .I0(n152_18),
    .I1(ar_result[4]),
    .I2(eg_in_III[4]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_4_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_3_s1 (
    .F(eg_pre_fastar_3_4),
    .I0(n152_18),
    .I1(ar_result[3]),
    .I2(eg_in_III[3]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_3_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_2_s1 (
    .F(eg_pre_fastar_2_4),
    .I0(n152_18),
    .I1(ar_result[2]),
    .I2(eg_in_III[2]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_2_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_1_s1 (
    .F(eg_pre_fastar_1_4),
    .I0(n152_18),
    .I1(ar_result[1]),
    .I2(eg_in_III[1]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_1_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_0_s1 (
    .F(eg_pre_fastar_0_4),
    .I0(n152_18),
    .I1(ar_result[0]),
    .I2(eg_in_III[0]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_0_s1.INIT=16'h770F;
  LUT4 ar_sum_7_s4 (
    .F(ar_sum_7_7),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[3]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam ar_sum_7_s4.INIT=16'h1800;
  LUT4 ar_sum_7_s5 (
    .F(ar_sum_7_8),
    .I0(ar_sum_7_12),
    .I1(rate_in_III[5]),
    .I2(eg_in_III[9]),
    .I3(ar_sum_7_13) 
);
defparam ar_sum_7_s5.INIT=16'h4F00;
  LUT4 ar_sum_7_s6 (
    .F(ar_sum_7_9),
    .I0(ar_sum_7_12),
    .I1(rate_in_III[5]),
    .I2(eg_in_III[8]),
    .I3(ar_sum_7_14) 
);
defparam ar_sum_7_s6.INIT=16'h4F00;
  LUT4 ar_sum_7_s7 (
    .F(ar_sum_7_10),
    .I0(ar_sum_7_12),
    .I1(rate_in_III[5]),
    .I2(eg_in_III[7]),
    .I3(ar_sum_7_15) 
);
defparam ar_sum_7_s7.INIT=16'h4F00;
  LUT3 ar_sum_7_s8 (
    .F(ar_sum_7_11),
    .I0(ar_sum_3_5),
    .I1(ar_sum_2_4),
    .I2(ar_sum_2_5) 
);
defparam ar_sum_7_s8.INIT=8'h01;
  LUT3 ar_sum_3_s2 (
    .F(ar_sum_3_5),
    .I0(ar_sum_7_7),
    .I1(eg_in_III[5]),
    .I2(ar_sum_3_6) 
);
defparam ar_sum_3_s2.INIT=8'h70;
  LUT4 ar_sum_2_s4 (
    .F(ar_sum_2_7),
    .I0(eg_in_III[5]),
    .I1(ar_sum_2_9),
    .I2(rate_in_III[5]),
    .I3(rate_in_III[4]) 
);
defparam ar_sum_2_s4.INIT=16'hC575;
  LUT4 ar_sum_2_s5 (
    .F(ar_sum_2_8),
    .I0(eg_in_III[4]),
    .I1(ar_sum_2_10),
    .I2(rate_in_III[5]),
    .I3(rate_in_III[4]) 
);
defparam ar_sum_2_s5.INIT=16'hC575;
  LUT3 ar_sum_7_s9 (
    .F(ar_sum_7_12),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[4]) 
);
defparam ar_sum_7_s9.INIT=8'h07;
  LUT4 ar_sum_7_s10 (
    .F(ar_sum_7_13),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[7]),
    .I2(eg_in_III[8]),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_7_s10.INIT=16'h0777;
  LUT4 ar_sum_7_s11 (
    .F(ar_sum_7_14),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[6]),
    .I2(eg_in_III[7]),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_7_s11.INIT=16'h0777;
  LUT4 ar_sum_7_s12 (
    .F(ar_sum_7_15),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[5]),
    .I2(eg_in_III[6]),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_7_s12.INIT=16'h0777;
  LUT4 ar_sum_3_s3 (
    .F(ar_sum_3_6),
    .I0(eg_in_III[6]),
    .I1(ar_sum_3_7),
    .I2(rate_in_III[5]),
    .I3(rate_in_III[4]) 
);
defparam ar_sum_3_s3.INIT=16'hC575;
  LUT4 ar_sum_2_s6 (
    .F(ar_sum_2_9),
    .I0(eg_in_III[3]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[3]),
    .I3(rate_in_III[4]) 
);
defparam ar_sum_2_s6.INIT=16'h573F;
  LUT4 ar_sum_2_s7 (
    .F(ar_sum_2_10),
    .I0(eg_in_III[2]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[3]),
    .I3(rate_in_III[4]) 
);
defparam ar_sum_2_s7.INIT=16'h573F;
  LUT4 ar_sum_3_s4 (
    .F(ar_sum_3_7),
    .I0(eg_in_III[4]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[3]),
    .I3(rate_in_III[4]) 
);
defparam ar_sum_3_s4.INIT=16'h573F;
  LUT4 ar_sum_9_s3 (
    .F(ar_sum[9]),
    .I0(ar_sum_8_4),
    .I1(ar_sum_7_5),
    .I2(ar_sum_7_6),
    .I3(ar_sum_8_6) 
);
defparam ar_sum_9_s3.INIT=16'h2000;
  LUT4 ar_sum_8_s5 (
    .F(ar_sum[8]),
    .I0(ar_sum_8_4),
    .I1(ar_sum_7_5),
    .I2(ar_sum_7_6),
    .I3(ar_sum_8_6) 
);
defparam ar_sum_8_s5.INIT=16'h9A20;
  LUT4 ar_sum_4_s2 (
    .F(ar_sum_4_6),
    .I0(ar_sum_7_10),
    .I1(ar_sum_3_5),
    .I2(ar_sum_2_4),
    .I3(ar_sum_2_5) 
);
defparam ar_sum_4_s2.INIT=16'h5556;
  LUT4 ar_sum_0_s2 (
    .F(ar_sum[0]),
    .I0(ar_sum_7_7),
    .I1(eg_in_III[3]),
    .I2(ar_sum_2_8),
    .I3(ar_sum_6_7) 
);
defparam ar_sum_0_s2.INIT=16'h7000;
  LUT4 ar_sum_8_s6 (
    .F(ar_sum_8_11),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam ar_sum_8_s6.INIT=16'hE000;
  LUT4 ar_sum_6_s3 (
    .F(ar_sum_6_7),
    .I0(rate_in_III[4]),
    .I1(rate_in_III[5]),
    .I2(step_III),
    .I3(ar_sum_8_4) 
);
defparam ar_sum_6_s3.INIT=16'h00F8;
  LUT3 dr_sum_2_s1 (
    .F(dr_sum[2]),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[4]),
    .I2(rate_in_III[5]) 
);
defparam dr_sum_2_s1.INIT=8'h80;
  LUT3 dr_sum_3_s1 (
    .F(dr_sum[3]),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[4]),
    .I2(rate_in_III[5]) 
);
defparam dr_sum_3_s1.INIT=8'h80;
  LUT4 dr_sum_0_s6 (
    .F(dr_sum[0]),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[3]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam dr_sum_0_s6.INIT=16'h8000;
  ALU dr_result_0_s (
    .SUM(dr_result[0]),
    .COUT(dr_result_0_3),
    .I0(dr_sum[0]),
    .I1(eg_in_III[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam dr_result_0_s.ALU_MODE=0;
  ALU dr_result_1_s (
    .SUM(dr_result[1]),
    .COUT(dr_result_1_3),
    .I0(dr_sum[1]),
    .I1(eg_in_III[1]),
    .I3(GND),
    .CIN(dr_result_0_3) 
);
defparam dr_result_1_s.ALU_MODE=0;
  ALU dr_result_2_s (
    .SUM(dr_result[2]),
    .COUT(dr_result_2_3),
    .I0(dr_sum[2]),
    .I1(eg_in_III[2]),
    .I3(GND),
    .CIN(dr_result_1_3) 
);
defparam dr_result_2_s.ALU_MODE=0;
  ALU dr_result_3_s (
    .SUM(dr_result[3]),
    .COUT(dr_result_3_3),
    .I0(dr_sum[3]),
    .I1(eg_in_III[3]),
    .I3(GND),
    .CIN(dr_result_2_3) 
);
defparam dr_result_3_s.ALU_MODE=0;
  ALU dr_result_4_s (
    .SUM(dr_result[4]),
    .COUT(dr_result_4_3),
    .I0(GND),
    .I1(eg_in_III[4]),
    .I3(GND),
    .CIN(dr_result_3_3) 
);
defparam dr_result_4_s.ALU_MODE=0;
  ALU dr_result_5_s (
    .SUM(dr_result[5]),
    .COUT(dr_result_5_3),
    .I0(GND),
    .I1(eg_in_III[5]),
    .I3(GND),
    .CIN(dr_result_4_3) 
);
defparam dr_result_5_s.ALU_MODE=0;
  ALU dr_result_6_s (
    .SUM(dr_result[6]),
    .COUT(dr_result_6_3),
    .I0(GND),
    .I1(eg_in_III[6]),
    .I3(GND),
    .CIN(dr_result_5_3) 
);
defparam dr_result_6_s.ALU_MODE=0;
  ALU dr_result_7_s (
    .SUM(dr_result[7]),
    .COUT(dr_result_7_3),
    .I0(GND),
    .I1(eg_in_III[7]),
    .I3(GND),
    .CIN(dr_result_6_3) 
);
defparam dr_result_7_s.ALU_MODE=0;
  ALU dr_result_8_s (
    .SUM(dr_result[8]),
    .COUT(dr_result_8_3),
    .I0(GND),
    .I1(eg_in_III[8]),
    .I3(GND),
    .CIN(dr_result_7_3) 
);
defparam dr_result_8_s.ALU_MODE=0;
  ALU dr_result_9_s (
    .SUM(dr_result[9]),
    .COUT(dr_result[10]),
    .I0(GND),
    .I1(eg_in_III[9]),
    .I3(GND),
    .CIN(dr_result_8_3) 
);
defparam dr_result_9_s.ALU_MODE=0;
  ALU ar_result_0_s (
    .SUM(ar_result[0]),
    .COUT(ar_result_0_3),
    .I0(eg_in_III[0]),
    .I1(ar_sum[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam ar_result_0_s.ALU_MODE=1;
  ALU ar_result_1_s (
    .SUM(ar_result[1]),
    .COUT(ar_result_1_3),
    .I0(eg_in_III[1]),
    .I1(ar_sum[1]),
    .I3(GND),
    .CIN(ar_result_0_3) 
);
defparam ar_result_1_s.ALU_MODE=1;
  ALU ar_result_2_s (
    .SUM(ar_result[2]),
    .COUT(ar_result_2_3),
    .I0(eg_in_III[2]),
    .I1(ar_sum[2]),
    .I3(GND),
    .CIN(ar_result_1_3) 
);
defparam ar_result_2_s.ALU_MODE=1;
  ALU ar_result_3_s (
    .SUM(ar_result[3]),
    .COUT(ar_result_3_3),
    .I0(eg_in_III[3]),
    .I1(ar_sum[3]),
    .I3(GND),
    .CIN(ar_result_2_3) 
);
defparam ar_result_3_s.ALU_MODE=1;
  ALU ar_result_4_s (
    .SUM(ar_result[4]),
    .COUT(ar_result_4_3),
    .I0(eg_in_III[4]),
    .I1(ar_sum[4]),
    .I3(GND),
    .CIN(ar_result_3_3) 
);
defparam ar_result_4_s.ALU_MODE=1;
  ALU ar_result_5_s (
    .SUM(ar_result[5]),
    .COUT(ar_result_5_3),
    .I0(eg_in_III[5]),
    .I1(ar_sum[5]),
    .I3(GND),
    .CIN(ar_result_4_3) 
);
defparam ar_result_5_s.ALU_MODE=1;
  ALU ar_result_6_s (
    .SUM(ar_result[6]),
    .COUT(ar_result_6_3),
    .I0(eg_in_III[6]),
    .I1(ar_sum[6]),
    .I3(GND),
    .CIN(ar_result_5_3) 
);
defparam ar_result_6_s.ALU_MODE=1;
  ALU ar_result_7_s (
    .SUM(ar_result[7]),
    .COUT(ar_result_7_3),
    .I0(eg_in_III[7]),
    .I1(ar_sum[7]),
    .I3(GND),
    .CIN(ar_result_6_3) 
);
defparam ar_result_7_s.ALU_MODE=1;
  ALU ar_result_8_s (
    .SUM(ar_result[8]),
    .COUT(ar_result_8_3),
    .I0(eg_in_III[8]),
    .I1(ar_sum[8]),
    .I3(GND),
    .CIN(ar_result_7_3) 
);
defparam ar_result_8_s.ALU_MODE=1;
  ALU ar_result_9_s (
    .SUM(ar_result[9]),
    .COUT(n152_18),
    .I0(eg_in_III[9]),
    .I1(ar_sum[9]),
    .I3(GND),
    .CIN(ar_result_8_3) 
);
defparam ar_result_9_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_pure */
module jtopl_eg_final (
  am_dep_Z,
  amen_IV,
  cenop_Z,
  eg_in_IV,
  tl_IV,
  block_IV,
  fnum_IV,
  trem_Z,
  ksl_IV,
  eg_limited_9_5,
  sum_eg_tl_am
)
;
input am_dep_Z;
input amen_IV;
input cenop_Z;
input [9:0] eg_in_IV;
input [5:0] tl_IV;
input [2:0] block_IV;
input [3:0] fnum_IV;
input [3:0] trem_Z;
input [1:0] ksl_IV;
output eg_limited_9_5;
output [9:0] sum_eg_tl_am;
wire ksl_base_0_226;
wire ksl_base_0_228;
wire ksl_base_0_230;
wire ksl_base_0_232;
wire n15_11;
wire n15_13;
wire n16_13;
wire ksl_dB_0_8;
wire ksl_dB_1_8;
wire ksl_dB_2_8;
wire ksl_dB_2_9;
wire ksl_dB_3_8;
wire ksl_dB_4_8;
wire ksl_dB_5_8;
wire ksl_dB_6_8;
wire ksl_dB_7_8;
wire ksl_dB_2_10;
wire eg_limited_9_6;
wire sum_eg_tl_am_0_2;
wire sum_eg_tl_am_1_2;
wire sum_eg_tl_am_2_2;
wire sum_eg_tl_am_3_2;
wire sum_eg_tl_am_4_2;
wire sum_eg_tl_am_5_2;
wire sum_eg_tl_am_6_2;
wire sum_eg_tl_am_7_2;
wire sum_eg_tl_am_8_2;
wire sum_eg_tl_am_9_2;
wire sum_eg_tl_am_10_2;
wire n69_2;
wire n69_3;
wire n68_2;
wire n68_3;
wire n67_2;
wire n67_3;
wire n66_2;
wire n66_3;
wire n65_2;
wire n65_3;
wire n64_2;
wire n64_3;
wire n63_2;
wire n62_6;
wire sum_eg_tl_1_3;
wire sum_eg_tl_2_3;
wire sum_eg_tl_3_3;
wire sum_eg_tl_4_3;
wire sum_eg_tl_5_3;
wire sum_eg_tl_6_3;
wire sum_eg_tl_7_3;
wire sum_eg_tl_8_3;
wire sum_eg_tl_9_3;
wire ksl_base_3_6;
wire ksl_base_4_6;
wire ksl_base_5_6;
wire n22_10;
wire [5:0] am_final;
wire [8:0] ksl_dB;
wire [10:10] sum_eg_tl_am_0;
wire [11:1] sum_eg_tl;
wire [6:3] ksl_base;
wire VCC;
wire GND;
  LUT4 ksl_base_0_s148 (
    .F(ksl_base_0_226),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s148.INIT=16'h3ABA;
  LUT4 ksl_base_0_s149 (
    .F(ksl_base_0_228),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s149.INIT=16'h6EEE;
  LUT4 ksl_base_0_s150 (
    .F(ksl_base_0_230),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s150.INIT=16'h7FFE;
  LUT4 ksl_base_0_s151 (
    .F(ksl_base_0_232),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s151.INIT=16'h8000;
  LUT3 am_final_0_s1 (
    .F(am_final[0]),
    .I0(am_dep_Z),
    .I1(amen_IV),
    .I2(trem_Z[0]) 
);
defparam am_final_0_s1.INIT=8'h40;
  LUT3 am_final_1_s1 (
    .F(am_final[1]),
    .I0(am_dep_Z),
    .I1(trem_Z[1]),
    .I2(amen_IV) 
);
defparam am_final_1_s1.INIT=8'h40;
  LUT4 am_final_2_s1 (
    .F(am_final[2]),
    .I0(trem_Z[2]),
    .I1(trem_Z[0]),
    .I2(am_dep_Z),
    .I3(amen_IV) 
);
defparam am_final_2_s1.INIT=16'hCA00;
  LUT4 am_final_3_s1 (
    .F(am_final[3]),
    .I0(trem_Z[1]),
    .I1(trem_Z[3]),
    .I2(am_dep_Z),
    .I3(amen_IV) 
);
defparam am_final_3_s1.INIT=16'hAC00;
  LUT3 am_final_4_s1 (
    .F(am_final[4]),
    .I0(amen_IV),
    .I1(am_dep_Z),
    .I2(trem_Z[2]) 
);
defparam am_final_4_s1.INIT=8'h80;
  LUT3 am_final_5_s1 (
    .F(am_final[5]),
    .I0(amen_IV),
    .I1(trem_Z[3]),
    .I2(am_dep_Z) 
);
defparam am_final_5_s1.INIT=8'h80;
  LUT4 ksl_dB_0_s2 (
    .F(ksl_dB[0]),
    .I0(ksl_IV[1]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_0_8) 
);
defparam ksl_dB_0_s2.INIT=16'h4000;
  LUT2 ksl_dB_1_s2 (
    .F(ksl_dB[1]),
    .I0(ksl_dB_1_8),
    .I1(n22_10) 
);
defparam ksl_dB_1_s2.INIT=4'h4;
  LUT4 ksl_dB_2_s2 (
    .F(ksl_dB[2]),
    .I0(ksl_dB_2_8),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_2_9) 
);
defparam ksl_dB_2_s2.INIT=16'h00D0;
  LUT4 ksl_dB_3_s2 (
    .F(ksl_dB[3]),
    .I0(ksl_base[3]),
    .I1(ksl_IV[1]),
    .I2(ksl_dB_3_8),
    .I3(n22_10) 
);
defparam ksl_dB_3_s2.INIT=16'hC200;
  LUT4 ksl_dB_4_s2 (
    .F(ksl_dB[4]),
    .I0(ksl_base[3]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_4_8) 
);
defparam ksl_dB_4_s2.INIT=16'h00E0;
  LUT4 ksl_dB_5_s2 (
    .F(ksl_dB[5]),
    .I0(ksl_base[4]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_5_8) 
);
defparam ksl_dB_5_s2.INIT=16'h00E0;
  LUT4 ksl_dB_6_s2 (
    .F(ksl_dB[6]),
    .I0(ksl_base[5]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_6_8) 
);
defparam ksl_dB_6_s2.INIT=16'h00E0;
  LUT3 ksl_dB_7_s2 (
    .F(ksl_dB[7]),
    .I0(ksl_dB_7_8),
    .I1(ksl_IV[1]),
    .I2(n22_10) 
);
defparam ksl_dB_7_s2.INIT=8'h40;
  LUT4 ksl_dB_8_s2 (
    .F(ksl_dB[8]),
    .I0(ksl_IV[1]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_base[6]) 
);
defparam ksl_dB_8_s2.INIT=16'h8000;
  LUT3 n15_s5 (
    .F(n15_11),
    .I0(block_IV[0]),
    .I1(block_IV[1]),
    .I2(block_IV[2]) 
);
defparam n15_s5.INIT=8'h1E;
  LUT3 n15_s6 (
    .F(n15_13),
    .I0(block_IV[2]),
    .I1(block_IV[0]),
    .I2(block_IV[1]) 
);
defparam n15_s6.INIT=8'h01;
  LUT2 n16_s6 (
    .F(n16_13),
    .I0(block_IV[0]),
    .I1(block_IV[1]) 
);
defparam n16_s6.INIT=4'h6;
  LUT4 ksl_dB_0_s3 (
    .F(ksl_dB_0_8),
    .I0(fnum_IV[1]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[3]),
    .I3(fnum_IV[0]) 
);
defparam ksl_dB_0_s3.INIT=16'h0EE8;
  LUT4 ksl_dB_1_s3 (
    .F(ksl_dB_1_8),
    .I0(ksl_dB_2_8),
    .I1(ksl_dB_0_8),
    .I2(ksl_IV[1]),
    .I3(ksl_IV[0]) 
);
defparam ksl_dB_1_s3.INIT=16'hFA3F;
  LUT4 ksl_dB_2_s3 (
    .F(ksl_dB_2_8),
    .I0(fnum_IV[2]),
    .I1(fnum_IV[1]),
    .I2(fnum_IV[0]),
    .I3(fnum_IV[3]) 
);
defparam ksl_dB_2_s3.INIT=16'hC35F;
  LUT4 ksl_dB_2_s4 (
    .F(ksl_dB_2_9),
    .I0(ksl_dB_2_10),
    .I1(ksl_dB_0_8),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_2_s4.INIT=16'h305F;
  LUT4 ksl_dB_3_s3 (
    .F(ksl_dB_3_8),
    .I0(ksl_dB_2_10),
    .I1(ksl_dB_2_8),
    .I2(ksl_IV[1]),
    .I3(ksl_IV[0]) 
);
defparam ksl_dB_3_s3.INIT=16'h30AF;
  LUT4 ksl_dB_4_s3 (
    .F(ksl_dB_4_8),
    .I0(ksl_base[4]),
    .I1(ksl_dB_2_10),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_4_s3.INIT=16'h305F;
  LUT4 ksl_dB_5_s3 (
    .F(ksl_dB_5_8),
    .I0(ksl_base[5]),
    .I1(ksl_base[3]),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_5_s3.INIT=16'h305F;
  LUT4 ksl_dB_6_s3 (
    .F(ksl_dB_6_8),
    .I0(ksl_base[6]),
    .I1(ksl_base[4]),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_6_s3.INIT=16'h305F;
  LUT3 ksl_dB_7_s3 (
    .F(ksl_dB_7_8),
    .I0(ksl_base[6]),
    .I1(ksl_base[5]),
    .I2(ksl_IV[0]) 
);
defparam ksl_dB_7_s3.INIT=8'h35;
  LUT4 ksl_dB_2_s5 (
    .F(ksl_dB_2_10),
    .I0(fnum_IV[0]),
    .I1(fnum_IV[1]),
    .I2(fnum_IV[3]),
    .I3(fnum_IV[2]) 
);
defparam ksl_dB_2_s5.INIT=16'h7C88;
  LUT2 eg_limited_9_s2 (
    .F(eg_limited_9_5),
    .I0(eg_limited_9_6),
    .I1(cenop_Z) 
);
defparam eg_limited_9_s2.INIT=4'h4;
  LUT4 eg_limited_9_s3 (
    .F(eg_limited_9_6),
    .I0(sum_eg_tl_am_0[10]),
    .I1(GND),
    .I2(sum_eg_tl[11]),
    .I3(sum_eg_tl_am_10_2) 
);
defparam eg_limited_9_s3.INIT=16'h1441;
  ALU sum_eg_tl_am_0_s (
    .SUM(sum_eg_tl_am[0]),
    .COUT(sum_eg_tl_am_0_2),
    .I0(eg_in_IV[0]),
    .I1(am_final[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam sum_eg_tl_am_0_s.ALU_MODE=0;
  ALU sum_eg_tl_am_1_s (
    .SUM(sum_eg_tl_am[1]),
    .COUT(sum_eg_tl_am_1_2),
    .I0(sum_eg_tl[1]),
    .I1(am_final[1]),
    .I3(GND),
    .CIN(sum_eg_tl_am_0_2) 
);
defparam sum_eg_tl_am_1_s.ALU_MODE=0;
  ALU sum_eg_tl_am_2_s (
    .SUM(sum_eg_tl_am[2]),
    .COUT(sum_eg_tl_am_2_2),
    .I0(sum_eg_tl[2]),
    .I1(am_final[2]),
    .I3(GND),
    .CIN(sum_eg_tl_am_1_2) 
);
defparam sum_eg_tl_am_2_s.ALU_MODE=0;
  ALU sum_eg_tl_am_3_s (
    .SUM(sum_eg_tl_am[3]),
    .COUT(sum_eg_tl_am_3_2),
    .I0(sum_eg_tl[3]),
    .I1(am_final[3]),
    .I3(GND),
    .CIN(sum_eg_tl_am_2_2) 
);
defparam sum_eg_tl_am_3_s.ALU_MODE=0;
  ALU sum_eg_tl_am_4_s (
    .SUM(sum_eg_tl_am[4]),
    .COUT(sum_eg_tl_am_4_2),
    .I0(sum_eg_tl[4]),
    .I1(am_final[4]),
    .I3(GND),
    .CIN(sum_eg_tl_am_3_2) 
);
defparam sum_eg_tl_am_4_s.ALU_MODE=0;
  ALU sum_eg_tl_am_5_s (
    .SUM(sum_eg_tl_am[5]),
    .COUT(sum_eg_tl_am_5_2),
    .I0(sum_eg_tl[5]),
    .I1(am_final[5]),
    .I3(GND),
    .CIN(sum_eg_tl_am_4_2) 
);
defparam sum_eg_tl_am_5_s.ALU_MODE=0;
  ALU sum_eg_tl_am_6_s (
    .SUM(sum_eg_tl_am[6]),
    .COUT(sum_eg_tl_am_6_2),
    .I0(sum_eg_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_5_2) 
);
defparam sum_eg_tl_am_6_s.ALU_MODE=0;
  ALU sum_eg_tl_am_7_s (
    .SUM(sum_eg_tl_am[7]),
    .COUT(sum_eg_tl_am_7_2),
    .I0(sum_eg_tl[7]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_6_2) 
);
defparam sum_eg_tl_am_7_s.ALU_MODE=0;
  ALU sum_eg_tl_am_8_s (
    .SUM(sum_eg_tl_am[8]),
    .COUT(sum_eg_tl_am_8_2),
    .I0(sum_eg_tl[8]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_7_2) 
);
defparam sum_eg_tl_am_8_s.ALU_MODE=0;
  ALU sum_eg_tl_am_9_s (
    .SUM(sum_eg_tl_am[9]),
    .COUT(sum_eg_tl_am_9_2),
    .I0(sum_eg_tl[9]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_8_2) 
);
defparam sum_eg_tl_am_9_s.ALU_MODE=0;
  ALU sum_eg_tl_am_10_s (
    .SUM(sum_eg_tl_am_0[10]),
    .COUT(sum_eg_tl_am_10_2),
    .I0(sum_eg_tl[10]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_9_2) 
);
defparam sum_eg_tl_am_10_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_2),
    .COUT(n69_3),
    .I0(tl_IV[0]),
    .I1(ksl_dB[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_2),
    .COUT(n68_3),
    .I0(tl_IV[1]),
    .I1(ksl_dB[3]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_2),
    .COUT(n67_3),
    .I0(tl_IV[2]),
    .I1(ksl_dB[4]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_2),
    .COUT(n66_3),
    .I0(tl_IV[3]),
    .I1(ksl_dB[5]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_2),
    .COUT(n65_3),
    .I0(tl_IV[4]),
    .I1(ksl_dB[6]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_2),
    .COUT(n64_3),
    .I0(tl_IV[5]),
    .I1(ksl_dB[7]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_2),
    .COUT(n62_6),
    .I0(GND),
    .I1(ksl_dB[8]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n63_s.ALU_MODE=0;
  ALU sum_eg_tl_1_s (
    .SUM(sum_eg_tl[1]),
    .COUT(sum_eg_tl_1_3),
    .I0(ksl_dB[0]),
    .I1(eg_in_IV[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam sum_eg_tl_1_s.ALU_MODE=0;
  ALU sum_eg_tl_2_s (
    .SUM(sum_eg_tl[2]),
    .COUT(sum_eg_tl_2_3),
    .I0(ksl_dB[1]),
    .I1(eg_in_IV[2]),
    .I3(GND),
    .CIN(sum_eg_tl_1_3) 
);
defparam sum_eg_tl_2_s.ALU_MODE=0;
  ALU sum_eg_tl_3_s (
    .SUM(sum_eg_tl[3]),
    .COUT(sum_eg_tl_3_3),
    .I0(n69_2),
    .I1(eg_in_IV[3]),
    .I3(GND),
    .CIN(sum_eg_tl_2_3) 
);
defparam sum_eg_tl_3_s.ALU_MODE=0;
  ALU sum_eg_tl_4_s (
    .SUM(sum_eg_tl[4]),
    .COUT(sum_eg_tl_4_3),
    .I0(n68_2),
    .I1(eg_in_IV[4]),
    .I3(GND),
    .CIN(sum_eg_tl_3_3) 
);
defparam sum_eg_tl_4_s.ALU_MODE=0;
  ALU sum_eg_tl_5_s (
    .SUM(sum_eg_tl[5]),
    .COUT(sum_eg_tl_5_3),
    .I0(n67_2),
    .I1(eg_in_IV[5]),
    .I3(GND),
    .CIN(sum_eg_tl_4_3) 
);
defparam sum_eg_tl_5_s.ALU_MODE=0;
  ALU sum_eg_tl_6_s (
    .SUM(sum_eg_tl[6]),
    .COUT(sum_eg_tl_6_3),
    .I0(n66_2),
    .I1(eg_in_IV[6]),
    .I3(GND),
    .CIN(sum_eg_tl_5_3) 
);
defparam sum_eg_tl_6_s.ALU_MODE=0;
  ALU sum_eg_tl_7_s (
    .SUM(sum_eg_tl[7]),
    .COUT(sum_eg_tl_7_3),
    .I0(n65_2),
    .I1(eg_in_IV[7]),
    .I3(GND),
    .CIN(sum_eg_tl_6_3) 
);
defparam sum_eg_tl_7_s.ALU_MODE=0;
  ALU sum_eg_tl_8_s (
    .SUM(sum_eg_tl[8]),
    .COUT(sum_eg_tl_8_3),
    .I0(n64_2),
    .I1(eg_in_IV[8]),
    .I3(GND),
    .CIN(sum_eg_tl_7_3) 
);
defparam sum_eg_tl_8_s.ALU_MODE=0;
  ALU sum_eg_tl_9_s (
    .SUM(sum_eg_tl[9]),
    .COUT(sum_eg_tl_9_3),
    .I0(n63_2),
    .I1(eg_in_IV[9]),
    .I3(GND),
    .CIN(sum_eg_tl_8_3) 
);
defparam sum_eg_tl_9_s.ALU_MODE=0;
  ALU sum_eg_tl_10_s (
    .SUM(sum_eg_tl[10]),
    .COUT(sum_eg_tl[11]),
    .I0(n62_6),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_9_3) 
);
defparam sum_eg_tl_10_s.ALU_MODE=0;
  ALU ksl_base_3_s1 (
    .SUM(ksl_base[3]),
    .COUT(ksl_base_3_6),
    .I0(ksl_base_0_226),
    .I1(block_IV[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam ksl_base_3_s1.ALU_MODE=1;
  ALU ksl_base_4_s1 (
    .SUM(ksl_base[4]),
    .COUT(ksl_base_4_6),
    .I0(ksl_base_0_228),
    .I1(n16_13),
    .I3(GND),
    .CIN(ksl_base_3_6) 
);
defparam ksl_base_4_s1.ALU_MODE=1;
  ALU ksl_base_5_s1 (
    .SUM(ksl_base[5]),
    .COUT(ksl_base_5_6),
    .I0(ksl_base_0_230),
    .I1(n15_11),
    .I3(GND),
    .CIN(ksl_base_4_6) 
);
defparam ksl_base_5_s1.ALU_MODE=1;
  ALU ksl_base_6_s0 (
    .SUM(ksl_base[6]),
    .COUT(n22_10),
    .I0(ksl_base_0_232),
    .I1(n15_13),
    .I3(GND),
    .CIN(ksl_base_5_6) 
);
defparam ksl_base_6_s0.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_final */
module jtopl_eg_comb (
  keyon_I_Z,
  keyon_last_I,
  rhy_oen_Z,
  cenop_Z,
  ksr_II,
  attack_II,
  cnt_in_II,
  am_dep_Z,
  amen_IV,
  attack_III,
  step_III,
  sum_in_III,
  sl_I,
  eg_in_I,
  drate_I,
  state_in_I,
  rrate_I,
  arate_I,
  shift_out,
  base_rate_II,
  keycode_II_Z,
  eg_cnt_Z,
  eg_in_IV,
  tl_IV,
  block_IV,
  fnum_IV,
  trem_Z,
  ksl_IV,
  eg_in_III,
  rate_in_III,
  rate_5_4,
  step_3,
  cnt_lsb_II,
  n118_53,
  sum_out_II,
  eg_limited_9_5,
  eg_pure_9_3,
  base_rate_I,
  state_next_I,
  pre_rate,
  sum_eg_tl_am,
  eg_pre_fastar
)
;
input keyon_I_Z;
input keyon_last_I;
input rhy_oen_Z;
input cenop_Z;
input ksr_II;
input attack_II;
input cnt_in_II;
input am_dep_Z;
input amen_IV;
input attack_III;
input step_III;
input sum_in_III;
input [3:0] sl_I;
input [9:0] eg_in_I;
input [3:0] drate_I;
input [2:0] state_in_I;
input [3:0] rrate_I;
input [3:0] arate_I;
input [29:29] shift_out;
input [4:0] base_rate_II;
input [3:1] keycode_II_Z;
input [13:0] eg_cnt_Z;
input [9:0] eg_in_IV;
input [5:0] tl_IV;
input [2:0] block_IV;
input [3:0] fnum_IV;
input [3:0] trem_Z;
input [1:0] ksl_IV;
input [9:0] eg_in_III;
input [5:1] rate_in_III;
output rate_5_4;
output step_3;
output cnt_lsb_II;
output n118_53;
output sum_out_II;
output eg_limited_9_5;
output eg_pure_9_3;
output [4:0] base_rate_I;
output [2:0] state_next_I;
output [5:1] pre_rate;
output [9:0] sum_eg_tl_am;
output [9:0] eg_pre_fastar;
wire VCC;
wire GND;
  jtopl_eg_ctrl u_ctrl (
    .keyon_I_Z(keyon_I_Z),
    .keyon_last_I(keyon_last_I),
    .rhy_oen_Z(rhy_oen_Z),
    .sl_I(sl_I[3:0]),
    .eg_in_I(eg_in_I[9:0]),
    .drate_I(drate_I[3:0]),
    .state_in_I(state_in_I[2:0]),
    .rrate_I(rrate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .shift_out(shift_out[29]),
    .base_rate_I(base_rate_I[4:0]),
    .state_next_I(state_next_I[2:0])
);
  jtopl_eg_step u_step (
    .cenop_Z(cenop_Z),
    .ksr_II(ksr_II),
    .attack_II(attack_II),
    .cnt_in_II(cnt_in_II),
    .base_rate_II(base_rate_II[4:0]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .eg_cnt_Z(eg_cnt_Z[13:0]),
    .rate_5_4(rate_5_4),
    .step_3(step_3),
    .cnt_lsb_II(cnt_lsb_II),
    .n118_53(n118_53),
    .sum_out_II(sum_out_II),
    .pre_rate(pre_rate[5:1])
);
  jtopl_eg_pure u_pure (
    .cenop_Z(cenop_Z),
    .attack_III(attack_III),
    .step_III(step_III),
    .sum_in_III(sum_in_III),
    .eg_in_III(eg_in_III[9:0]),
    .rate_in_III(rate_in_III[5:1]),
    .eg_pure_9_3(eg_pure_9_3),
    .eg_pre_fastar(eg_pre_fastar[9:0])
);
  jtopl_eg_final u_final (
    .am_dep_Z(am_dep_Z),
    .amen_IV(amen_IV),
    .cenop_Z(cenop_Z),
    .eg_in_IV(eg_in_IV[9:0]),
    .tl_IV(tl_IV[5:0]),
    .block_IV(block_IV[2:0]),
    .fnum_IV(fnum_IV[3:0]),
    .trem_Z(trem_Z[3:0]),
    .ksl_IV(ksl_IV[1:0]),
    .eg_limited_9_5(eg_limited_9_5),
    .sum_eg_tl_am(sum_eg_tl_am[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_comb */
module jtopl_sh (
  clk_14m_d,
  cenop_Z,
  cnt_lsb_II,
  cnt_in_II
)
;
input clk_14m_d;
input cenop_Z;
input cnt_lsb_II;
output cnt_in_II;
wire [16:0] \bits[0] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(cnt_lsb_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(cnt_in_II),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh */
module jtopl_sh_0 (
  clk_14m_d,
  cenop_Z,
  fnum_I,
  fnum_IV
)
;
input clk_14m_d;
input cenop_Z;
input [9:6] fnum_I;
output [3:0] fnum_IV;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(fnum_I[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(fnum_IV[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(fnum_I[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(fnum_IV[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(fnum_I[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(fnum_IV[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(fnum_I[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(fnum_IV[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_0 */
module jtopl_sh_1 (
  clk_14m_d,
  cenop_Z,
  keycode_II_Z,
  block_IV
)
;
input clk_14m_d;
input cenop_Z;
input [3:1] keycode_II_Z;
output [2:0] block_IV;
wire [1:1] \bits[0] ;
wire [1:1] \bits[1] ;
wire [1:1] \bits[2] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(keycode_II_Z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(block_IV[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(keycode_II_Z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(block_IV[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(keycode_II_Z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(block_IV[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_1 */
module jtopl_sh_rst_2 (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  eg_in_IV,
  eg_in_I
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [9:0] eg_in_IV;
output [9:0] eg_in_I;
wire [13:0] \bits[0] ;
wire [13:0] \bits[1] ;
wire [13:0] \bits[2] ;
wire [13:0] \bits[3] ;
wire [13:0] \bits[4] ;
wire [13:0] \bits[5] ;
wire [13:0] \bits[6] ;
wire [13:0] \bits[7] ;
wire [13:0] \bits[8] ;
wire [13:0] \bits[9] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(eg_in_IV[0]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(eg_in_I[1]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(eg_in_IV[1]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(eg_in_I[2]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(eg_in_IV[2]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_14_s0  (
    .Q(eg_in_I[3]),
    .D(\bits[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_13_s0  (
    .Q(\bits[3] [13]),
    .D(\bits[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_12_s0  (
    .Q(\bits[3] [12]),
    .D(\bits[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_11_s0  (
    .Q(\bits[3] [11]),
    .D(\bits[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_10_s0  (
    .Q(\bits[3] [10]),
    .D(\bits[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_9_s0  (
    .Q(\bits[3] [9]),
    .D(\bits[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_8_s0  (
    .Q(\bits[3] [8]),
    .D(\bits[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_7_s0  (
    .Q(\bits[3] [7]),
    .D(\bits[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_6_s0  (
    .Q(\bits[3] [6]),
    .D(\bits[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_5_s0  (
    .Q(\bits[3] [5]),
    .D(\bits[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_4_s0  (
    .Q(\bits[3] [4]),
    .D(\bits[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_3_s0  (
    .Q(\bits[3] [3]),
    .D(\bits[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(\bits[3] [2]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(eg_in_IV[3]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_14_s0  (
    .Q(eg_in_I[4]),
    .D(\bits[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_13_s0  (
    .Q(\bits[4] [13]),
    .D(\bits[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_12_s0  (
    .Q(\bits[4] [12]),
    .D(\bits[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_11_s0  (
    .Q(\bits[4] [11]),
    .D(\bits[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_10_s0  (
    .Q(\bits[4] [10]),
    .D(\bits[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_9_s0  (
    .Q(\bits[4] [9]),
    .D(\bits[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_8_s0  (
    .Q(\bits[4] [8]),
    .D(\bits[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_7_s0  (
    .Q(\bits[4] [7]),
    .D(\bits[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_6_s0  (
    .Q(\bits[4] [6]),
    .D(\bits[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_5_s0  (
    .Q(\bits[4] [5]),
    .D(\bits[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_4_s0  (
    .Q(\bits[4] [4]),
    .D(\bits[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_3_s0  (
    .Q(\bits[4] [3]),
    .D(\bits[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(\bits[4] [2]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(eg_in_IV[4]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_14_s0  (
    .Q(eg_in_I[5]),
    .D(\bits[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_13_s0  (
    .Q(\bits[5] [13]),
    .D(\bits[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_12_s0  (
    .Q(\bits[5] [12]),
    .D(\bits[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_11_s0  (
    .Q(\bits[5] [11]),
    .D(\bits[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_10_s0  (
    .Q(\bits[5] [10]),
    .D(\bits[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_9_s0  (
    .Q(\bits[5] [9]),
    .D(\bits[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_8_s0  (
    .Q(\bits[5] [8]),
    .D(\bits[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_7_s0  (
    .Q(\bits[5] [7]),
    .D(\bits[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_6_s0  (
    .Q(\bits[5] [6]),
    .D(\bits[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_5_s0  (
    .Q(\bits[5] [5]),
    .D(\bits[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_4_s0  (
    .Q(\bits[5] [4]),
    .D(\bits[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_3_s0  (
    .Q(\bits[5] [3]),
    .D(\bits[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(\bits[5] [2]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(eg_in_IV[5]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_14_s0  (
    .Q(eg_in_I[6]),
    .D(\bits[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_13_s0  (
    .Q(\bits[6] [13]),
    .D(\bits[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_12_s0  (
    .Q(\bits[6] [12]),
    .D(\bits[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_11_s0  (
    .Q(\bits[6] [11]),
    .D(\bits[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_10_s0  (
    .Q(\bits[6] [10]),
    .D(\bits[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_9_s0  (
    .Q(\bits[6] [9]),
    .D(\bits[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_8_s0  (
    .Q(\bits[6] [8]),
    .D(\bits[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_7_s0  (
    .Q(\bits[6] [7]),
    .D(\bits[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_6_s0  (
    .Q(\bits[6] [6]),
    .D(\bits[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_5_s0  (
    .Q(\bits[6] [5]),
    .D(\bits[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_4_s0  (
    .Q(\bits[6] [4]),
    .D(\bits[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_3_s0  (
    .Q(\bits[6] [3]),
    .D(\bits[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(\bits[6] [2]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(eg_in_IV[6]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_14_s0  (
    .Q(eg_in_I[7]),
    .D(\bits[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_13_s0  (
    .Q(\bits[7] [13]),
    .D(\bits[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_12_s0  (
    .Q(\bits[7] [12]),
    .D(\bits[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_11_s0  (
    .Q(\bits[7] [11]),
    .D(\bits[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_10_s0  (
    .Q(\bits[7] [10]),
    .D(\bits[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_9_s0  (
    .Q(\bits[7] [9]),
    .D(\bits[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_8_s0  (
    .Q(\bits[7] [8]),
    .D(\bits[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_7_s0  (
    .Q(\bits[7] [7]),
    .D(\bits[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_6_s0  (
    .Q(\bits[7] [6]),
    .D(\bits[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_5_s0  (
    .Q(\bits[7] [5]),
    .D(\bits[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_4_s0  (
    .Q(\bits[7] [4]),
    .D(\bits[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_3_s0  (
    .Q(\bits[7] [3]),
    .D(\bits[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(\bits[7] [2]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(eg_in_IV[7]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_14_s0  (
    .Q(eg_in_I[8]),
    .D(\bits[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_13_s0  (
    .Q(\bits[8] [13]),
    .D(\bits[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_12_s0  (
    .Q(\bits[8] [12]),
    .D(\bits[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_11_s0  (
    .Q(\bits[8] [11]),
    .D(\bits[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_10_s0  (
    .Q(\bits[8] [10]),
    .D(\bits[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_9_s0  (
    .Q(\bits[8] [9]),
    .D(\bits[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_8_s0  (
    .Q(\bits[8] [8]),
    .D(\bits[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_7_s0  (
    .Q(\bits[8] [7]),
    .D(\bits[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_6_s0  (
    .Q(\bits[8] [6]),
    .D(\bits[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_5_s0  (
    .Q(\bits[8] [5]),
    .D(\bits[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_4_s0  (
    .Q(\bits[8] [4]),
    .D(\bits[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_3_s0  (
    .Q(\bits[8] [3]),
    .D(\bits[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(\bits[8] [2]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(eg_in_IV[8]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_14_s0  (
    .Q(eg_in_I[9]),
    .D(\bits[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_13_s0  (
    .Q(\bits[9] [13]),
    .D(\bits[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_12_s0  (
    .Q(\bits[9] [12]),
    .D(\bits[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_11_s0  (
    .Q(\bits[9] [11]),
    .D(\bits[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_10_s0  (
    .Q(\bits[9] [10]),
    .D(\bits[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_9_s0  (
    .Q(\bits[9] [9]),
    .D(\bits[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_8_s0  (
    .Q(\bits[9] [8]),
    .D(\bits[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_7_s0  (
    .Q(\bits[9] [7]),
    .D(\bits[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_6_s0  (
    .Q(\bits[9] [6]),
    .D(\bits[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_5_s0  (
    .Q(\bits[9] [5]),
    .D(\bits[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_4_s0  (
    .Q(\bits[9] [4]),
    .D(\bits[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_3_s0  (
    .Q(\bits[9] [3]),
    .D(\bits[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(\bits[9] [2]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(eg_in_IV[9]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(eg_in_I[0]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_2 */
module jtopl_sh_rst_3 (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  state_next_I,
  state_in_I
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [2:0] state_next_I;
output [2:0] state_in_I;
wire [16:0] \bits[0] ;
wire [16:0] \bits[1] ;
wire [16:0] \bits[2] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(state_next_I[0]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_17_s0  (
    .Q(state_in_I[1]),
    .D(\bits[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_16_s0  (
    .Q(\bits[1] [16]),
    .D(\bits[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_15_s0  (
    .Q(\bits[1] [15]),
    .D(\bits[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(\bits[1] [14]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(state_next_I[1]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_17_s0  (
    .Q(state_in_I[2]),
    .D(\bits[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_16_s0  (
    .Q(\bits[2] [16]),
    .D(\bits[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_15_s0  (
    .Q(\bits[2] [15]),
    .D(\bits[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(\bits[2] [14]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(state_next_I[2]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(state_in_I[0]),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_3 */
module jtopl_sh_rst_4 (
  clk_14m_d,
  cenop_Z,
  keyon_I_Z,
  din_mx_0_4,
  keyon_last_I
)
;
input clk_14m_d;
input cenop_Z;
input keyon_I_Z;
input din_mx_0_4;
output keyon_last_I;
wire [16:0] \bits[0] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(keyon_I_Z),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(keyon_last_I),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_4 */
module jtopl_eg (
  clk_14m_d,
  cenop_Z,
  pre_keyon,
  rhyon_csr,
  rhy_oen_Z,
  audio_mclk_d,
  n6_7,
  w_sound_en0,
  din_mx_0_4,
  keyon_I_Z,
  ksr_II,
  am_dep_Z,
  amen_IV,
  fnum_I,
  keycode_II_Z,
  sl_I,
  drate_I,
  rrate_I,
  arate_I,
  shift_out,
  tl_IV,
  trem_Z,
  ksl_IV,
  pg_rst_II_Z,
  eg_V_Z
)
;
input clk_14m_d;
input cenop_Z;
input pre_keyon;
input rhyon_csr;
input rhy_oen_Z;
input audio_mclk_d;
input n6_7;
input w_sound_en0;
input din_mx_0_4;
input keyon_I_Z;
input ksr_II;
input am_dep_Z;
input amen_IV;
input [9:6] fnum_I;
input [3:1] keycode_II_Z;
input [3:0] sl_I;
input [3:0] drate_I;
input [3:0] rrate_I;
input [3:0] arate_I;
input [29:29] shift_out;
input [5:0] tl_IV;
input [3:0] trem_Z;
input [1:0] ksl_IV;
output pg_rst_II_Z;
output [9:0] eg_V_Z;
wire pg_rst_I;
wire attack_II;
wire attack_III;
wire step_III;
wire sum_in_III;
wire rate_5_4;
wire step_3;
wire cnt_lsb_II;
wire n118_53;
wire sum_out_II;
wire eg_limited_9_5;
wire eg_pure_9_3;
wire cnt_in_II;
wire keyon_last_I;
wire [9:0] eg_in_II;
wire [4:0] base_rate_II;
wire [9:0] eg_in_III;
wire [5:1] rate_in_III;
wire [9:0] eg_in_IV;
wire [13:0] eg_cnt_Z;
wire [4:0] base_rate_I;
wire [2:0] state_next_I;
wire [5:1] pre_rate;
wire [9:0] sum_eg_tl_am;
wire [9:0] eg_pre_fastar;
wire [3:0] fnum_IV;
wire [2:0] block_IV;
wire [9:0] eg_in_I;
wire [2:0] state_in_I;
wire VCC;
wire GND;
  LUT4 pg_rst_I_s0 (
    .F(pg_rst_I),
    .I0(keyon_last_I),
    .I1(pre_keyon),
    .I2(rhyon_csr),
    .I3(rhy_oen_Z) 
);
defparam pg_rst_I_s0.INIT=16'h5044;
  DFFRE eg_in_II_8_s0 (
    .Q(eg_in_II[8]),
    .D(eg_in_I[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_7_s0 (
    .Q(eg_in_II[7]),
    .D(eg_in_I[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_6_s0 (
    .Q(eg_in_II[6]),
    .D(eg_in_I[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_5_s0 (
    .Q(eg_in_II[5]),
    .D(eg_in_I[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_4_s0 (
    .Q(eg_in_II[4]),
    .D(eg_in_I[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_3_s0 (
    .Q(eg_in_II[3]),
    .D(eg_in_I[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_2_s0 (
    .Q(eg_in_II[2]),
    .D(eg_in_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_1_s0 (
    .Q(eg_in_II[1]),
    .D(eg_in_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_0_s0 (
    .Q(eg_in_II[0]),
    .D(eg_in_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE attack_II_s0 (
    .Q(attack_II),
    .D(state_next_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_4_s0 (
    .Q(base_rate_II[4]),
    .D(base_rate_I[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_3_s0 (
    .Q(base_rate_II[3]),
    .D(base_rate_I[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_2_s0 (
    .Q(base_rate_II[2]),
    .D(base_rate_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_1_s0 (
    .Q(base_rate_II[1]),
    .D(base_rate_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_0_s0 (
    .Q(base_rate_II[0]),
    .D(base_rate_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE pg_rst_II_s0 (
    .Q(pg_rst_II_Z),
    .D(pg_rst_I),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_9_s0 (
    .Q(eg_in_III[9]),
    .D(eg_in_II[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_8_s0 (
    .Q(eg_in_III[8]),
    .D(eg_in_II[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_7_s0 (
    .Q(eg_in_III[7]),
    .D(eg_in_II[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_6_s0 (
    .Q(eg_in_III[6]),
    .D(eg_in_II[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_5_s0 (
    .Q(eg_in_III[5]),
    .D(eg_in_II[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_4_s0 (
    .Q(eg_in_III[4]),
    .D(eg_in_II[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_3_s0 (
    .Q(eg_in_III[3]),
    .D(eg_in_II[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_2_s0 (
    .Q(eg_in_III[2]),
    .D(eg_in_II[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_1_s0 (
    .Q(eg_in_III[1]),
    .D(eg_in_II[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_0_s0 (
    .Q(eg_in_III[0]),
    .D(eg_in_II[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE attack_III_s0 (
    .Q(attack_III),
    .D(attack_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_5_s0 (
    .Q(rate_in_III[5]),
    .D(pre_rate[5]),
    .CLK(clk_14m_d),
    .SET(rate_5_4),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_4_s0 (
    .Q(rate_in_III[4]),
    .D(pre_rate[4]),
    .CLK(clk_14m_d),
    .SET(rate_5_4),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_3_s0 (
    .Q(rate_in_III[3]),
    .D(pre_rate[3]),
    .CLK(clk_14m_d),
    .SET(rate_5_4),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_2_s0 (
    .Q(rate_in_III[2]),
    .D(pre_rate[2]),
    .CLK(clk_14m_d),
    .SET(rate_5_4),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_1_s0 (
    .Q(rate_in_III[1]),
    .D(pre_rate[1]),
    .CLK(clk_14m_d),
    .SET(rate_5_4),
    .CE(cenop_Z) 
);
  DFFRE step_III_s0 (
    .Q(step_III),
    .D(n118_53),
    .CLK(clk_14m_d),
    .RESET(step_3),
    .CE(cenop_Z) 
);
  DFFRE sum_in_III_s0 (
    .Q(sum_in_III),
    .D(sum_out_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_9_s0 (
    .Q(eg_in_IV[9]),
    .D(eg_pre_fastar[9]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_8_s0 (
    .Q(eg_in_IV[8]),
    .D(eg_pre_fastar[8]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_7_s0 (
    .Q(eg_in_IV[7]),
    .D(eg_pre_fastar[7]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_6_s0 (
    .Q(eg_in_IV[6]),
    .D(eg_pre_fastar[6]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_5_s0 (
    .Q(eg_in_IV[5]),
    .D(eg_pre_fastar[5]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_4_s0 (
    .Q(eg_in_IV[4]),
    .D(eg_pre_fastar[4]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_3_s0 (
    .Q(eg_in_IV[3]),
    .D(eg_pre_fastar[3]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_2_s0 (
    .Q(eg_in_IV[2]),
    .D(eg_pre_fastar[2]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_1_s0 (
    .Q(eg_in_IV[1]),
    .D(eg_pre_fastar[1]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_0_s0 (
    .Q(eg_in_IV[0]),
    .D(eg_pre_fastar[0]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFSE eg_V_9_s0 (
    .Q(eg_V_Z[9]),
    .D(sum_eg_tl_am[9]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_8_s0 (
    .Q(eg_V_Z[8]),
    .D(sum_eg_tl_am[8]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_7_s0 (
    .Q(eg_V_Z[7]),
    .D(sum_eg_tl_am[7]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_6_s0 (
    .Q(eg_V_Z[6]),
    .D(sum_eg_tl_am[6]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_5_s0 (
    .Q(eg_V_Z[5]),
    .D(sum_eg_tl_am[5]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_4_s0 (
    .Q(eg_V_Z[4]),
    .D(sum_eg_tl_am[4]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_3_s0 (
    .Q(eg_V_Z[3]),
    .D(sum_eg_tl_am[3]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_2_s0 (
    .Q(eg_V_Z[2]),
    .D(sum_eg_tl_am[2]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_1_s0 (
    .Q(eg_V_Z[1]),
    .D(sum_eg_tl_am[1]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_0_s0 (
    .Q(eg_V_Z[0]),
    .D(sum_eg_tl_am[0]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_9_s0 (
    .Q(eg_in_II[9]),
    .D(eg_in_I[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  jtopl_eg_cnt u_egcnt (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n6_7(n6_7),
    .cenop_Z(cenop_Z),
    .w_sound_en0(w_sound_en0),
    .eg_cnt_Z(eg_cnt_Z[13:0])
);
  jtopl_eg_comb u_comb (
    .keyon_I_Z(keyon_I_Z),
    .keyon_last_I(keyon_last_I),
    .rhy_oen_Z(rhy_oen_Z),
    .cenop_Z(cenop_Z),
    .ksr_II(ksr_II),
    .attack_II(attack_II),
    .cnt_in_II(cnt_in_II),
    .am_dep_Z(am_dep_Z),
    .amen_IV(amen_IV),
    .attack_III(attack_III),
    .step_III(step_III),
    .sum_in_III(sum_in_III),
    .sl_I(sl_I[3:0]),
    .eg_in_I(eg_in_I[9:0]),
    .drate_I(drate_I[3:0]),
    .state_in_I(state_in_I[2:0]),
    .rrate_I(rrate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .shift_out(shift_out[29]),
    .base_rate_II(base_rate_II[4:0]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .eg_cnt_Z(eg_cnt_Z[13:0]),
    .eg_in_IV(eg_in_IV[9:0]),
    .tl_IV(tl_IV[5:0]),
    .block_IV(block_IV[2:0]),
    .fnum_IV(fnum_IV[3:0]),
    .trem_Z(trem_Z[3:0]),
    .ksl_IV(ksl_IV[1:0]),
    .eg_in_III(eg_in_III[9:0]),
    .rate_in_III(rate_in_III[5:1]),
    .rate_5_4(rate_5_4),
    .step_3(step_3),
    .cnt_lsb_II(cnt_lsb_II),
    .n118_53(n118_53),
    .sum_out_II(sum_out_II),
    .eg_limited_9_5(eg_limited_9_5),
    .eg_pure_9_3(eg_pure_9_3),
    .base_rate_I(base_rate_I[4:0]),
    .state_next_I(state_next_I[2:0]),
    .pre_rate(pre_rate[5:1]),
    .sum_eg_tl_am(sum_eg_tl_am[9:0]),
    .eg_pre_fastar(eg_pre_fastar[9:0])
);
  jtopl_sh u_cntsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .cnt_lsb_II(cnt_lsb_II),
    .cnt_in_II(cnt_in_II)
);
  jtopl_sh_0 u_fnumsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .fnum_I(fnum_I[9:6]),
    .fnum_IV(fnum_IV[3:0])
);
  jtopl_sh_1 u_blocksh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .block_IV(block_IV[2:0])
);
  jtopl_sh_rst_2 u_egsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .eg_in_IV(eg_in_IV[9:0]),
    .eg_in_I(eg_in_I[9:0])
);
  jtopl_sh_rst_3 u_egstate (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .state_next_I(state_next_I[2:0]),
    .state_in_I(state_in_I[2:0])
);
  jtopl_sh_rst_4 u_konsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .keyon_I_Z(keyon_I_Z),
    .din_mx_0_4(din_mx_0_4),
    .keyon_last_I(keyon_last_I)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg */
module jtopl_sh_2 (
  clk_14m_d,
  cenop_Z,
  pre_con,
  con_I_3,
  op_Z,
  fb_I,
  group_Z,
  wavsel_I_Z,
  ctrl_dly
)
;
input clk_14m_d;
input cenop_Z;
input pre_con;
input con_I_3;
input op_Z;
input [2:0] fb_I;
input [1:0] group_Z;
input [1:0] wavsel_I_Z;
output [8:0] ctrl_dly;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(fb_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(ctrl_dly[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(fb_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(ctrl_dly[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(fb_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(ctrl_dly[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(pre_con),
    .CLK(clk_14m_d),
    .SET(con_I_3),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(ctrl_dly[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(op_Z),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(ctrl_dly[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(group_Z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(ctrl_dly[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(group_Z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(ctrl_dly[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(wavsel_I_Z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(ctrl_dly[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(wavsel_I_Z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(ctrl_dly[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_2 */
module jtopl_sh_3 (
  clk_14m_d,
  cenop_Z,
  ctrl_dly,
  op_out,
  con_out
)
;
input clk_14m_d;
input cenop_Z;
input [4:3] ctrl_dly;
output op_out;
output con_out;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(ctrl_dly[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(op_out),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(ctrl_dly[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(con_out),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_3 */
module jtopl_sh_4 (
  clk_14m_d,
  cenop_Z,
  prev0_din,
  prev0
)
;
input clk_14m_d;
input cenop_Z;
input [25:0] prev0_din;
output [25:0] prev0;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire [1:0] \bits[9] ;
wire [1:0] \bits[10] ;
wire [1:0] \bits[11] ;
wire [1:0] \bits[12] ;
wire [1:0] \bits[13] ;
wire [1:0] \bits[14] ;
wire [1:0] \bits[15] ;
wire [1:0] \bits[16] ;
wire [1:0] \bits[17] ;
wire [1:0] \bits[18] ;
wire [1:0] \bits[19] ;
wire [1:0] \bits[20] ;
wire [1:0] \bits[21] ;
wire [1:0] \bits[22] ;
wire [1:0] \bits[23] ;
wire [1:0] \bits[24] ;
wire [1:0] \bits[25] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(prev0_din[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(prev0[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(prev0_din[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(prev0[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(prev0_din[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(prev0[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(prev0_din[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(prev0[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(prev0_din[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(prev0[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(prev0_din[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(prev0[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(prev0_din[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(prev0[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(prev0_din[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(prev0[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(prev0_din[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(prev0[9]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(prev0_din[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(prev0[10]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(prev0_din[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(prev0[11]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(prev0_din[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(prev0[12]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(prev0_din[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(prev0[13]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(prev0_din[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(prev0[14]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(prev0_din[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(prev0[15]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(prev0_din[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(prev0[16]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(prev0_din[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(prev0[17]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(prev0_din[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(prev0[18]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(prev0_din[18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(prev0[19]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(prev0_din[19]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(prev0[20]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(prev0_din[20]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(prev0[21]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(prev0_din[21]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(prev0[22]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(prev0_din[22]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(prev0[23]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(prev0_din[23]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(prev0[24]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(prev0_din[24]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(prev0[25]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(prev0_din[25]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(prev0[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_4 */
module jtopl_sh_5 (
  clk_14m_d,
  cenop_Z,
  prev1_din,
  prev1
)
;
input clk_14m_d;
input cenop_Z;
input [25:0] prev1_din;
output [25:0] prev1;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire [1:0] \bits[9] ;
wire [1:0] \bits[10] ;
wire [1:0] \bits[11] ;
wire [1:0] \bits[12] ;
wire [1:0] \bits[13] ;
wire [1:0] \bits[14] ;
wire [1:0] \bits[15] ;
wire [1:0] \bits[16] ;
wire [1:0] \bits[17] ;
wire [1:0] \bits[18] ;
wire [1:0] \bits[19] ;
wire [1:0] \bits[20] ;
wire [1:0] \bits[21] ;
wire [1:0] \bits[22] ;
wire [1:0] \bits[23] ;
wire [1:0] \bits[24] ;
wire [1:0] \bits[25] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(prev1_din[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(prev1[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(prev1_din[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(prev1[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(prev1_din[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(prev1[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(prev1_din[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(prev1[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(prev1_din[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(prev1[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(prev1_din[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(prev1[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(prev1_din[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(prev1[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(prev1_din[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(prev1[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(prev1_din[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(prev1[9]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(prev1_din[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(prev1[10]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(prev1_din[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(prev1[11]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(prev1_din[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(prev1[12]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(prev1_din[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(prev1[13]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(prev1_din[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(prev1[14]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(prev1_din[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(prev1[15]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(prev1_din[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(prev1[16]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(prev1_din[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(prev1[17]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(prev1_din[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(prev1[18]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(prev1_din[18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(prev1[19]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(prev1_din[19]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(prev1[20]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(prev1_din[20]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(prev1[21]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(prev1_din[21]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(prev1[22]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(prev1_din[22]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(prev1[23]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(prev1_din[23]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(prev1[24]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(prev1_din[24]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(prev1[25]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(prev1_din[25]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(prev1[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_5 */
module jtopl_sh_6 (
  clk_14m_d,
  cenop_Z,
  prev2_din,
  prev2
)
;
input clk_14m_d;
input cenop_Z;
input [25:0] prev2_din;
output [25:0] prev2;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire [1:0] \bits[9] ;
wire [1:0] \bits[10] ;
wire [1:0] \bits[11] ;
wire [1:0] \bits[12] ;
wire [1:0] \bits[13] ;
wire [1:0] \bits[14] ;
wire [1:0] \bits[15] ;
wire [1:0] \bits[16] ;
wire [1:0] \bits[17] ;
wire [1:0] \bits[18] ;
wire [1:0] \bits[19] ;
wire [1:0] \bits[20] ;
wire [1:0] \bits[21] ;
wire [1:0] \bits[22] ;
wire [1:0] \bits[23] ;
wire [1:0] \bits[24] ;
wire [1:0] \bits[25] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(prev2_din[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(prev2[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(prev2_din[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(prev2[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(prev2_din[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(prev2[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(prev2_din[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(prev2[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(prev2_din[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(prev2[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(prev2_din[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(prev2[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(prev2_din[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(prev2[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(prev2_din[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(prev2[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(prev2_din[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(prev2[9]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(prev2_din[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(prev2[10]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(prev2_din[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(prev2[11]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(prev2_din[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(prev2[12]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(prev2_din[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(prev2[13]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(prev2_din[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(prev2[14]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(prev2_din[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(prev2[15]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(prev2_din[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(prev2[16]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(prev2_din[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(prev2[17]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(prev2_din[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(prev2[18]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(prev2_din[18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(prev2[19]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(prev2_din[19]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(prev2[20]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(prev2_din[20]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(prev2[21]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(prev2_din[21]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(prev2[22]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(prev2_din[22]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(prev2[23]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(prev2_din[23]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(prev2[24]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(prev2_din[24]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(prev2[25]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(prev2_din[25]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(prev2[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_6 */
module jtopl_logsin (
  clk_14m_d,
  cenop_Z,
  aux_I,
  logsin_II
)
;
input clk_14m_d;
input cenop_Z;
input [7:0] aux_I;
output [11:0] logsin_II;
wire [31:12] DO;
wire VCC;
wire GND;
  pROM sinelut_sinelut_0_0_s (
    .DO({DO[31:12],logsin_II[11:0]}),
    .CLK(clk_14m_d),
    .CE(cenop_Z),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,aux_I[7:0],GND,GND,VCC,VCC}) 
);
defparam sinelut_sinelut_0_0_s.BIT_WIDTH=16;
defparam sinelut_sinelut_0_0_s.INIT_RAM_00=256'h0002000100010001000100010001000100000000000000000000000000000000;
defparam sinelut_sinelut_0_0_s.INIT_RAM_01=256'h0007000700060006000500050005000400040004000300030003000200020002;
defparam sinelut_sinelut_0_0_s.INIT_RAM_02=256'h0010000F000F000E000D000D000C000C000B000A000A00090009000800080007;
defparam sinelut_sinelut_0_0_s.INIT_RAM_03=256'h001D001C001B001A001900180017001700160015001400140013001200110011;
defparam sinelut_sinelut_0_0_s.INIT_RAM_04=256'h002E002D002B002A0029002800270026002500240023002200210020001F001E;
defparam sinelut_sinelut_0_0_s.INIT_RAM_05=256'h004300420040003F003E003C003B00390038003700350034003300310030002F;
defparam sinelut_sinelut_0_0_s.INIT_RAM_06=256'h005E005C005B005900570055005300520050004E004D004B004A004800460045;
defparam sinelut_sinelut_0_0_s.INIT_RAM_07=256'h007F007D007A00780076007400720070006E006C006A00680066006400620060;
defparam sinelut_sinelut_0_0_s.INIT_RAM_08=256'h00A700A400A1009F009C0099009700940092008F008D008A0088008600830081;
defparam sinelut_sinelut_0_0_s.INIT_RAM_09=256'h00D700D400D100CD00CA00C700C400C100BE00BB00B800B500B200AF00AC00A9;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0A=256'h0114010F010B0107010300FF00FB00F800F400F000EC00E900E500E200DE00DB;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0B=256'h0160015B01550150014B01460141013C01370133012E012901250121011C0118;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0C=256'h01C501BE01B701B001A901A2019B0195018F01880182017C01770171016B0166;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0D=256'h0256024B02400236022C02220218020F020601FD01F501EC01E401DC01D401CD;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0E=256'h034E03390324031102FF02ED02DC02CD02BD02AF02A0029302860279026D0261;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0F=256'h085906C30607058B052E04E404A604710443041A03F503D303B50398037E0365;
defparam sinelut_sinelut_0_0_s.READ_MODE=1'b0;
defparam sinelut_sinelut_0_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_logsin */
module jtopl_exprom (
  clk_14m_d,
  cenop_Z,
  level_II,
  mantissa_III
)
;
input clk_14m_d;
input cenop_Z;
input [7:0] level_II;
output [9:0] mantissa_III;
wire [31:10] DO;
wire VCC;
wire GND;
  pROM explut_jt51_explut_jt51_0_0_s (
    .DO({DO[31:10],mantissa_III[9:0]}),
    .CLK(clk_14m_d),
    .CE(cenop_Z),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,level_II[7:0],GND,GND,VCC,VCC}) 
);
defparam explut_jt51_explut_jt51_0_0_s.BIT_WIDTH=16;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_00=256'h03A903AE03B403B903BF03C403C903CF03D403DA03DF03E403EA03EF03F503FA;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_01=256'h0356035B03600365036A03700375037A037F0384038A038F03940399039F03A4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_02=256'h0306030B03100315031A031F03240329032E03330338033D03420347034C0351;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_03=256'h02BA02BF02C402C802CD02D202D602DB02E002E502E902EE02F302F802FD0302;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_04=256'h02710276027A027F02830288028C02910295029A029E02A302A802AC02B102B5;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_05=256'h022B023002340238023C024102450249024E02520257025B025F02640268026D;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_06=256'h01E801EC01F001F501F901FD020102050209020E02120216021A021E02230227;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_07=256'h01A801AC01B001B401B801BC01C001C401C801CC01D001D401D801DC01E001E4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_08=256'h016B016F01720176017A017E018101850189018D019101950199019C01A001A4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_09=256'h013001340137013B013E014201460149014D015101540158015C016001630167;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0A=256'h00F800FB00FF010201060109010C011001140117011B011E012201250129012C;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0B=256'h00C200C500C800CC00CF00D200D600D900DC00E000E300E700EA00ED00F100F4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0C=256'h008E009100940098009B009E00A100A400A800AB00AE00B100B500B800BB00BE;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0D=256'h005D0060006300660069006C006F007200750078007B007E008200850088008B;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0E=256'h002D0030003300360039003C003F004200450048004B004E005100540057005A;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0F=256'h0000000300060008000B000E0011001400160019001C001F002200250028002A;
defparam explut_jt51_explut_jt51_0_0_s.READ_MODE=1'b0;
defparam explut_jt51_explut_jt51_0_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_exprom */
module jtopl_op (
  clk_14m_d,
  cenop_Z,
  pre_con,
  con_I_3,
  op_Z,
  phase_IV,
  eg_V_Z,
  fb_I,
  group_Z,
  wavsel_I_Z,
  op_out,
  con_out,
  op_result_Z
)
;
input clk_14m_d;
input cenop_Z;
input pre_con;
input con_I_3;
input op_Z;
input [9:0] phase_IV;
input [9:0] eg_V_Z;
input [2:0] fb_I;
input [1:0] group_Z;
input [1:0] wavsel_I_Z;
output op_out;
output con_out;
output [12:0] op_result_Z;
wire n353_3;
wire n361_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n448_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire level_II_11_4;
wire n320_7;
wire n319_7;
wire n318_7;
wire n317_7;
wire n316_7;
wire n315_7;
wire n314_7;
wire n313_7;
wire n312_7;
wire n311_7;
wire prev0_din_25_4;
wire prev1_din_25_4;
wire prev2_din_25_4;
wire n448_4;
wire n448_5;
wire n449_4;
wire n449_5;
wire n450_4;
wire n450_5;
wire n451_4;
wire n451_5;
wire n452_4;
wire n453_4;
wire n454_4;
wire prev_25_12;
wire prev_24_12;
wire prev_23_12;
wire prev_22_12;
wire prev_21_12;
wire prev_20_12;
wire prev_19_12;
wire prev_18_12;
wire prev_17_12;
wire prev_16_12;
wire prev_15_12;
wire prev_14_12;
wire prev_13_12;
wire prev_12_12;
wire prev_11_12;
wire prev_10_12;
wire prev_9_12;
wire prev_8_12;
wire prev_7_12;
wire prev_6_12;
wire prev_5_12;
wire prev_4_12;
wire prev_3_12;
wire prev_2_12;
wire prev_1_12;
wire prev_0_12;
wire n320_8;
wire n320_9;
wire n319_8;
wire n318_8;
wire n317_8;
wire n316_8;
wire n315_8;
wire n314_8;
wire n313_8;
wire n311_8;
wire n448_6;
wire n448_7;
wire n448_8;
wire n449_6;
wire n449_7;
wire n450_6;
wire n450_7;
wire n451_6;
wire n451_7;
wire n320_10;
wire n320_11;
wire n320_12;
wire n320_13;
wire n319_9;
wire n319_10;
wire n318_9;
wire n318_10;
wire n317_9;
wire n316_9;
wire n316_10;
wire n315_9;
wire n315_10;
wire n315_11;
wire n314_9;
wire n313_9;
wire n312_9;
wire n312_10;
wire n448_9;
wire n448_10;
wire n449_8;
wire n449_9;
wire n450_8;
wire n450_9;
wire n451_8;
wire n451_9;
wire n319_11;
wire n319_12;
wire n315_12;
wire n312_12;
wire n455_6;
wire nullify_II;
wire signbit_III;
wire signbit_II;
wire n267_0_SUM;
wire n267_2;
wire n266_0_SUM;
wire n266_2;
wire n265_1;
wire n265_2;
wire n264_1;
wire n264_2;
wire n263_1;
wire n263_2;
wire n262_1;
wire n262_2;
wire n261_1;
wire n261_2;
wire n260_1;
wire n260_2;
wire n259_1;
wire n259_2;
wire n258_1;
wire n258_2;
wire n257_1;
wire n257_2;
wire n256_1;
wire n256_2;
wire n255_1;
wire n255_0_COUT;
wire phase_0_2;
wire phase_1_2;
wire phase_2_2;
wire phase_3_2;
wire phase_4_2;
wire phase_5_2;
wire phase_6_2;
wire phase_7_2;
wire phase_8_2;
wire phase_9_0_COUT;
wire subtresult_0_3;
wire subtresult_1_3;
wire subtresult_2_3;
wire subtresult_3_3;
wire subtresult_4_3;
wire subtresult_5_3;
wire subtresult_6_3;
wire subtresult_7_3;
wire subtresult_8_3;
wire [25:0] prev0_din;
wire [25:0] prev1_din;
wire [25:0] prev2_din;
wire [7:0] aux_I;
wire [25:0] prev;
wire [7:0] level_II;
wire [3:0] exponent_III;
wire [9:0] phase;
wire [10:0] subtresult;
wire [8:0] ctrl_dly;
wire [25:0] prev0;
wire [25:0] prev1;
wire [25:0] prev2;
wire [11:0] logsin_II;
wire [9:0] mantissa_III;
wire VCC;
wire GND;
  LUT3 prev0_din_25_s0 (
    .F(prev0_din[25]),
    .I0(prev0[12]),
    .I1(prev0[25]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_25_s0.INIT=8'hAC;
  LUT3 prev0_din_24_s0 (
    .F(prev0_din[24]),
    .I0(prev0[11]),
    .I1(prev0[24]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_24_s0.INIT=8'hAC;
  LUT3 prev0_din_23_s0 (
    .F(prev0_din[23]),
    .I0(prev0[10]),
    .I1(prev0[23]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_23_s0.INIT=8'hAC;
  LUT3 prev0_din_22_s0 (
    .F(prev0_din[22]),
    .I0(prev0[9]),
    .I1(prev0[22]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_22_s0.INIT=8'hAC;
  LUT3 prev0_din_21_s0 (
    .F(prev0_din[21]),
    .I0(prev0[8]),
    .I1(prev0[21]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_21_s0.INIT=8'hAC;
  LUT3 prev0_din_20_s0 (
    .F(prev0_din[20]),
    .I0(prev0[7]),
    .I1(prev0[20]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_20_s0.INIT=8'hAC;
  LUT3 prev0_din_19_s0 (
    .F(prev0_din[19]),
    .I0(prev0[6]),
    .I1(prev0[19]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_19_s0.INIT=8'hAC;
  LUT3 prev0_din_18_s0 (
    .F(prev0_din[18]),
    .I0(prev0[5]),
    .I1(prev0[18]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_18_s0.INIT=8'hAC;
  LUT3 prev0_din_17_s0 (
    .F(prev0_din[17]),
    .I0(prev0[4]),
    .I1(prev0[17]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_17_s0.INIT=8'hAC;
  LUT3 prev0_din_16_s0 (
    .F(prev0_din[16]),
    .I0(prev0[3]),
    .I1(prev0[16]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_16_s0.INIT=8'hAC;
  LUT3 prev0_din_15_s0 (
    .F(prev0_din[15]),
    .I0(prev0[2]),
    .I1(prev0[15]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_15_s0.INIT=8'hAC;
  LUT3 prev0_din_14_s0 (
    .F(prev0_din[14]),
    .I0(prev0[1]),
    .I1(prev0[14]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_14_s0.INIT=8'hAC;
  LUT3 prev0_din_13_s0 (
    .F(prev0_din[13]),
    .I0(prev0[0]),
    .I1(prev0[13]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_13_s0.INIT=8'hAC;
  LUT3 prev0_din_12_s0 (
    .F(prev0_din[12]),
    .I0(op_result_Z[12]),
    .I1(prev0[12]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_12_s0.INIT=8'hAC;
  LUT3 prev0_din_11_s0 (
    .F(prev0_din[11]),
    .I0(op_result_Z[11]),
    .I1(prev0[11]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_11_s0.INIT=8'hAC;
  LUT3 prev0_din_10_s0 (
    .F(prev0_din[10]),
    .I0(op_result_Z[10]),
    .I1(prev0[10]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_10_s0.INIT=8'hAC;
  LUT3 prev0_din_9_s0 (
    .F(prev0_din[9]),
    .I0(op_result_Z[9]),
    .I1(prev0[9]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_9_s0.INIT=8'hAC;
  LUT3 prev0_din_8_s0 (
    .F(prev0_din[8]),
    .I0(op_result_Z[8]),
    .I1(prev0[8]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_8_s0.INIT=8'hAC;
  LUT3 prev0_din_7_s0 (
    .F(prev0_din[7]),
    .I0(op_result_Z[7]),
    .I1(prev0[7]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_7_s0.INIT=8'hAC;
  LUT3 prev0_din_6_s0 (
    .F(prev0_din[6]),
    .I0(op_result_Z[6]),
    .I1(prev0[6]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_6_s0.INIT=8'hAC;
  LUT3 prev0_din_5_s0 (
    .F(prev0_din[5]),
    .I0(op_result_Z[5]),
    .I1(prev0[5]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_5_s0.INIT=8'hAC;
  LUT3 prev0_din_4_s0 (
    .F(prev0_din[4]),
    .I0(op_result_Z[4]),
    .I1(prev0[4]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_4_s0.INIT=8'hAC;
  LUT3 prev0_din_3_s0 (
    .F(prev0_din[3]),
    .I0(op_result_Z[3]),
    .I1(prev0[3]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_3_s0.INIT=8'hAC;
  LUT3 prev0_din_2_s0 (
    .F(prev0_din[2]),
    .I0(op_result_Z[2]),
    .I1(prev0[2]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_2_s0.INIT=8'hAC;
  LUT3 prev0_din_1_s0 (
    .F(prev0_din[1]),
    .I0(op_result_Z[1]),
    .I1(prev0[1]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_1_s0.INIT=8'hAC;
  LUT3 prev0_din_0_s0 (
    .F(prev0_din[0]),
    .I0(op_result_Z[0]),
    .I1(prev0[0]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_0_s0.INIT=8'hAC;
  LUT3 prev1_din_25_s0 (
    .F(prev1_din[25]),
    .I0(prev1[12]),
    .I1(prev1[25]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_25_s0.INIT=8'hAC;
  LUT3 prev1_din_24_s0 (
    .F(prev1_din[24]),
    .I0(prev1[11]),
    .I1(prev1[24]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_24_s0.INIT=8'hAC;
  LUT3 prev1_din_23_s0 (
    .F(prev1_din[23]),
    .I0(prev1[10]),
    .I1(prev1[23]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_23_s0.INIT=8'hAC;
  LUT3 prev1_din_22_s0 (
    .F(prev1_din[22]),
    .I0(prev1[9]),
    .I1(prev1[22]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_22_s0.INIT=8'hAC;
  LUT3 prev1_din_21_s0 (
    .F(prev1_din[21]),
    .I0(prev1[8]),
    .I1(prev1[21]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_21_s0.INIT=8'hAC;
  LUT3 prev1_din_20_s0 (
    .F(prev1_din[20]),
    .I0(prev1[7]),
    .I1(prev1[20]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_20_s0.INIT=8'hAC;
  LUT3 prev1_din_19_s0 (
    .F(prev1_din[19]),
    .I0(prev1[6]),
    .I1(prev1[19]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_19_s0.INIT=8'hAC;
  LUT3 prev1_din_18_s0 (
    .F(prev1_din[18]),
    .I0(prev1[5]),
    .I1(prev1[18]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_18_s0.INIT=8'hAC;
  LUT3 prev1_din_17_s0 (
    .F(prev1_din[17]),
    .I0(prev1[4]),
    .I1(prev1[17]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_17_s0.INIT=8'hAC;
  LUT3 prev1_din_16_s0 (
    .F(prev1_din[16]),
    .I0(prev1[3]),
    .I1(prev1[16]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_16_s0.INIT=8'hAC;
  LUT3 prev1_din_15_s0 (
    .F(prev1_din[15]),
    .I0(prev1[2]),
    .I1(prev1[15]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_15_s0.INIT=8'hAC;
  LUT3 prev1_din_14_s0 (
    .F(prev1_din[14]),
    .I0(prev1[1]),
    .I1(prev1[14]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_14_s0.INIT=8'hAC;
  LUT3 prev1_din_13_s0 (
    .F(prev1_din[13]),
    .I0(prev1[0]),
    .I1(prev1[13]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_13_s0.INIT=8'hAC;
  LUT3 prev1_din_12_s0 (
    .F(prev1_din[12]),
    .I0(prev1[12]),
    .I1(op_result_Z[12]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_12_s0.INIT=8'hCA;
  LUT3 prev1_din_11_s0 (
    .F(prev1_din[11]),
    .I0(prev1[11]),
    .I1(op_result_Z[11]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_11_s0.INIT=8'hCA;
  LUT3 prev1_din_10_s0 (
    .F(prev1_din[10]),
    .I0(prev1[10]),
    .I1(op_result_Z[10]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_10_s0.INIT=8'hCA;
  LUT3 prev1_din_9_s0 (
    .F(prev1_din[9]),
    .I0(prev1[9]),
    .I1(op_result_Z[9]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_9_s0.INIT=8'hCA;
  LUT3 prev1_din_8_s0 (
    .F(prev1_din[8]),
    .I0(prev1[8]),
    .I1(op_result_Z[8]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_8_s0.INIT=8'hCA;
  LUT3 prev1_din_7_s0 (
    .F(prev1_din[7]),
    .I0(prev1[7]),
    .I1(op_result_Z[7]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_7_s0.INIT=8'hCA;
  LUT3 prev1_din_6_s0 (
    .F(prev1_din[6]),
    .I0(prev1[6]),
    .I1(op_result_Z[6]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_6_s0.INIT=8'hCA;
  LUT3 prev1_din_5_s0 (
    .F(prev1_din[5]),
    .I0(prev1[5]),
    .I1(op_result_Z[5]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_5_s0.INIT=8'hCA;
  LUT3 prev1_din_4_s0 (
    .F(prev1_din[4]),
    .I0(prev1[4]),
    .I1(op_result_Z[4]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_4_s0.INIT=8'hCA;
  LUT3 prev1_din_3_s0 (
    .F(prev1_din[3]),
    .I0(prev1[3]),
    .I1(op_result_Z[3]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_3_s0.INIT=8'hCA;
  LUT3 prev1_din_2_s0 (
    .F(prev1_din[2]),
    .I0(prev1[2]),
    .I1(op_result_Z[2]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_2_s0.INIT=8'hCA;
  LUT3 prev1_din_1_s0 (
    .F(prev1_din[1]),
    .I0(prev1[1]),
    .I1(op_result_Z[1]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_1_s0.INIT=8'hCA;
  LUT3 prev1_din_0_s0 (
    .F(prev1_din[0]),
    .I0(prev1[0]),
    .I1(op_result_Z[0]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_0_s0.INIT=8'hCA;
  LUT3 prev2_din_25_s0 (
    .F(prev2_din[25]),
    .I0(prev2[12]),
    .I1(prev2[25]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_25_s0.INIT=8'hAC;
  LUT3 prev2_din_24_s0 (
    .F(prev2_din[24]),
    .I0(prev2[11]),
    .I1(prev2[24]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_24_s0.INIT=8'hAC;
  LUT3 prev2_din_23_s0 (
    .F(prev2_din[23]),
    .I0(prev2[10]),
    .I1(prev2[23]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_23_s0.INIT=8'hAC;
  LUT3 prev2_din_22_s0 (
    .F(prev2_din[22]),
    .I0(prev2[9]),
    .I1(prev2[22]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_22_s0.INIT=8'hAC;
  LUT3 prev2_din_21_s0 (
    .F(prev2_din[21]),
    .I0(prev2[8]),
    .I1(prev2[21]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_21_s0.INIT=8'hAC;
  LUT3 prev2_din_20_s0 (
    .F(prev2_din[20]),
    .I0(prev2[7]),
    .I1(prev2[20]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_20_s0.INIT=8'hAC;
  LUT3 prev2_din_19_s0 (
    .F(prev2_din[19]),
    .I0(prev2[6]),
    .I1(prev2[19]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_19_s0.INIT=8'hAC;
  LUT3 prev2_din_18_s0 (
    .F(prev2_din[18]),
    .I0(prev2[5]),
    .I1(prev2[18]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_18_s0.INIT=8'hAC;
  LUT3 prev2_din_17_s0 (
    .F(prev2_din[17]),
    .I0(prev2[4]),
    .I1(prev2[17]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_17_s0.INIT=8'hAC;
  LUT3 prev2_din_16_s0 (
    .F(prev2_din[16]),
    .I0(prev2[3]),
    .I1(prev2[16]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_16_s0.INIT=8'hAC;
  LUT3 prev2_din_15_s0 (
    .F(prev2_din[15]),
    .I0(prev2[2]),
    .I1(prev2[15]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_15_s0.INIT=8'hAC;
  LUT3 prev2_din_14_s0 (
    .F(prev2_din[14]),
    .I0(prev2[1]),
    .I1(prev2[14]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_14_s0.INIT=8'hAC;
  LUT3 prev2_din_13_s0 (
    .F(prev2_din[13]),
    .I0(prev2[0]),
    .I1(prev2[13]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_13_s0.INIT=8'hAC;
  LUT3 prev2_din_12_s0 (
    .F(prev2_din[12]),
    .I0(prev2[12]),
    .I1(op_result_Z[12]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_12_s0.INIT=8'hCA;
  LUT3 prev2_din_11_s0 (
    .F(prev2_din[11]),
    .I0(prev2[11]),
    .I1(op_result_Z[11]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_11_s0.INIT=8'hCA;
  LUT3 prev2_din_10_s0 (
    .F(prev2_din[10]),
    .I0(prev2[10]),
    .I1(op_result_Z[10]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_10_s0.INIT=8'hCA;
  LUT3 prev2_din_9_s0 (
    .F(prev2_din[9]),
    .I0(prev2[9]),
    .I1(op_result_Z[9]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_9_s0.INIT=8'hCA;
  LUT3 prev2_din_8_s0 (
    .F(prev2_din[8]),
    .I0(prev2[8]),
    .I1(op_result_Z[8]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_8_s0.INIT=8'hCA;
  LUT3 prev2_din_7_s0 (
    .F(prev2_din[7]),
    .I0(prev2[7]),
    .I1(op_result_Z[7]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_7_s0.INIT=8'hCA;
  LUT3 prev2_din_6_s0 (
    .F(prev2_din[6]),
    .I0(prev2[6]),
    .I1(op_result_Z[6]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_6_s0.INIT=8'hCA;
  LUT3 prev2_din_5_s0 (
    .F(prev2_din[5]),
    .I0(prev2[5]),
    .I1(op_result_Z[5]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_5_s0.INIT=8'hCA;
  LUT3 prev2_din_4_s0 (
    .F(prev2_din[4]),
    .I0(prev2[4]),
    .I1(op_result_Z[4]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_4_s0.INIT=8'hCA;
  LUT3 prev2_din_3_s0 (
    .F(prev2_din[3]),
    .I0(prev2[3]),
    .I1(op_result_Z[3]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_3_s0.INIT=8'hCA;
  LUT3 prev2_din_2_s0 (
    .F(prev2_din[2]),
    .I0(prev2[2]),
    .I1(op_result_Z[2]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_2_s0.INIT=8'hCA;
  LUT3 prev2_din_1_s0 (
    .F(prev2_din[1]),
    .I0(prev2[1]),
    .I1(op_result_Z[1]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_1_s0.INIT=8'hCA;
  LUT3 prev2_din_0_s0 (
    .F(prev2_din[0]),
    .I0(prev2[0]),
    .I1(op_result_Z[0]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_0_s0.INIT=8'hCA;
  LUT3 n353_s0 (
    .F(n353_3),
    .I0(ctrl_dly[7]),
    .I1(ctrl_dly[8]),
    .I2(phase[9]) 
);
defparam n353_s0.INIT=8'h10;
  LUT4 n361_s0 (
    .F(n361_3),
    .I0(phase[8]),
    .I1(phase[9]),
    .I2(ctrl_dly[8]),
    .I3(ctrl_dly[7]) 
);
defparam n361_s0.INIT=16'hAC00;
  LUT2 n397_s0 (
    .F(n397_3),
    .I0(subtresult[10]),
    .I1(subtresult[6]) 
);
defparam n397_s0.INIT=4'hE;
  LUT2 n398_s0 (
    .F(n398_3),
    .I0(subtresult[10]),
    .I1(subtresult[7]) 
);
defparam n398_s0.INIT=4'hE;
  LUT2 n399_s0 (
    .F(n399_3),
    .I0(subtresult[10]),
    .I1(subtresult[8]) 
);
defparam n399_s0.INIT=4'hE;
  LUT2 n400_s0 (
    .F(n400_3),
    .I0(subtresult[10]),
    .I1(subtresult[9]) 
);
defparam n400_s0.INIT=4'hE;
  LUT4 n448_s0 (
    .F(n448_3),
    .I0(n448_4),
    .I1(exponent_III[3]),
    .I2(n448_5),
    .I3(signbit_III) 
);
defparam n448_s0.INIT=16'hF40B;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n449_4),
    .I1(exponent_III[3]),
    .I2(n449_5),
    .I3(signbit_III) 
);
defparam n449_s0.INIT=16'hF807;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(n450_4),
    .I1(exponent_III[3]),
    .I2(n450_5),
    .I3(signbit_III) 
);
defparam n450_s0.INIT=16'hF40B;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(n451_4),
    .I1(exponent_III[3]),
    .I2(n451_5),
    .I3(signbit_III) 
);
defparam n451_s0.INIT=16'hF40B;
  LUT3 n452_s0 (
    .F(n452_3),
    .I0(exponent_III[3]),
    .I1(n452_4),
    .I2(signbit_III) 
);
defparam n452_s0.INIT=8'hE1;
  LUT3 n453_s0 (
    .F(n453_3),
    .I0(exponent_III[3]),
    .I1(n453_4),
    .I2(signbit_III) 
);
defparam n453_s0.INIT=8'hE1;
  LUT3 n454_s0 (
    .F(n454_3),
    .I0(exponent_III[3]),
    .I1(n454_4),
    .I2(signbit_III) 
);
defparam n454_s0.INIT=8'hE1;
  LUT3 n455_s0 (
    .F(n455_3),
    .I0(exponent_III[3]),
    .I1(n455_6),
    .I2(signbit_III) 
);
defparam n455_s0.INIT=8'hE1;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n448_4),
    .I3(signbit_III) 
);
defparam n456_s0.INIT=16'hEF10;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n449_4),
    .I3(signbit_III) 
);
defparam n457_s0.INIT=16'hFE01;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n450_4),
    .I3(signbit_III) 
);
defparam n458_s0.INIT=16'hEF10;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n451_4),
    .I3(signbit_III) 
);
defparam n459_s0.INIT=16'hEF10;
  LUT2 aux_I_0_s2 (
    .F(aux_I[0]),
    .I0(phase[8]),
    .I1(phase[0]) 
);
defparam aux_I_0_s2.INIT=4'h9;
  LUT2 aux_I_1_s2 (
    .F(aux_I[1]),
    .I0(phase[8]),
    .I1(phase[1]) 
);
defparam aux_I_1_s2.INIT=4'h9;
  LUT2 aux_I_2_s2 (
    .F(aux_I[2]),
    .I0(phase[8]),
    .I1(phase[2]) 
);
defparam aux_I_2_s2.INIT=4'h9;
  LUT2 aux_I_3_s2 (
    .F(aux_I[3]),
    .I0(phase[8]),
    .I1(phase[3]) 
);
defparam aux_I_3_s2.INIT=4'h9;
  LUT2 aux_I_4_s2 (
    .F(aux_I[4]),
    .I0(phase[8]),
    .I1(phase[4]) 
);
defparam aux_I_4_s2.INIT=4'h9;
  LUT2 aux_I_5_s2 (
    .F(aux_I[5]),
    .I0(phase[8]),
    .I1(phase[5]) 
);
defparam aux_I_5_s2.INIT=4'h9;
  LUT2 aux_I_6_s2 (
    .F(aux_I[6]),
    .I0(phase[8]),
    .I1(phase[6]) 
);
defparam aux_I_6_s2.INIT=4'h9;
  LUT2 aux_I_7_s2 (
    .F(aux_I[7]),
    .I0(phase[8]),
    .I1(phase[7]) 
);
defparam aux_I_7_s2.INIT=4'h9;
  LUT2 level_II_11_s1 (
    .F(level_II_11_4),
    .I0(cenop_Z),
    .I1(nullify_II) 
);
defparam level_II_11_s1.INIT=4'h8;
  LUT4 prev_25_s7 (
    .F(prev[25]),
    .I0(prev_25_12),
    .I1(prev0[25]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_25_s7.INIT=16'hCAAC;
  LUT4 prev_24_s7 (
    .F(prev[24]),
    .I0(prev_24_12),
    .I1(prev0[24]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_24_s7.INIT=16'hCAAC;
  LUT4 prev_23_s7 (
    .F(prev[23]),
    .I0(prev_23_12),
    .I1(prev0[23]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_23_s7.INIT=16'hCAAC;
  LUT4 prev_22_s7 (
    .F(prev[22]),
    .I0(prev_22_12),
    .I1(prev0[22]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_22_s7.INIT=16'hCAAC;
  LUT4 prev_21_s7 (
    .F(prev[21]),
    .I0(prev_21_12),
    .I1(prev0[21]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_21_s7.INIT=16'hCAAC;
  LUT4 prev_20_s7 (
    .F(prev[20]),
    .I0(prev_20_12),
    .I1(prev0[20]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_20_s7.INIT=16'hCAAC;
  LUT4 prev_19_s7 (
    .F(prev[19]),
    .I0(prev_19_12),
    .I1(prev0[19]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_19_s7.INIT=16'hCAAC;
  LUT4 prev_18_s7 (
    .F(prev[18]),
    .I0(prev_18_12),
    .I1(prev0[18]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_18_s7.INIT=16'hCAAC;
  LUT4 prev_17_s7 (
    .F(prev[17]),
    .I0(prev_17_12),
    .I1(prev0[17]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_17_s7.INIT=16'hCAAC;
  LUT4 prev_16_s7 (
    .F(prev[16]),
    .I0(prev_16_12),
    .I1(prev0[16]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_16_s7.INIT=16'hCAAC;
  LUT4 prev_15_s7 (
    .F(prev[15]),
    .I0(prev_15_12),
    .I1(prev0[15]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_15_s7.INIT=16'hCAAC;
  LUT4 prev_14_s7 (
    .F(prev[14]),
    .I0(prev_14_12),
    .I1(prev0[14]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_14_s7.INIT=16'hCAAC;
  LUT4 prev_13_s7 (
    .F(prev[13]),
    .I0(prev_13_12),
    .I1(prev0[13]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_13_s7.INIT=16'hCAAC;
  LUT4 prev_12_s7 (
    .F(prev[12]),
    .I0(prev_12_12),
    .I1(prev0[12]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_12_s7.INIT=16'hCAAC;
  LUT4 prev_11_s7 (
    .F(prev[11]),
    .I0(prev_11_12),
    .I1(prev0[11]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_11_s7.INIT=16'hCAAC;
  LUT4 prev_10_s7 (
    .F(prev[10]),
    .I0(prev_10_12),
    .I1(prev0[10]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_10_s7.INIT=16'hCAAC;
  LUT4 prev_9_s7 (
    .F(prev[9]),
    .I0(prev_9_12),
    .I1(prev0[9]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_9_s7.INIT=16'hCAAC;
  LUT4 prev_8_s7 (
    .F(prev[8]),
    .I0(prev_8_12),
    .I1(prev0[8]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_8_s7.INIT=16'hCAAC;
  LUT4 prev_7_s7 (
    .F(prev[7]),
    .I0(prev_7_12),
    .I1(prev0[7]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_7_s7.INIT=16'hCAAC;
  LUT4 prev_6_s7 (
    .F(prev[6]),
    .I0(prev_6_12),
    .I1(prev0[6]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_6_s7.INIT=16'hCAAC;
  LUT4 prev_5_s7 (
    .F(prev[5]),
    .I0(prev_5_12),
    .I1(prev0[5]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_5_s7.INIT=16'hCAAC;
  LUT4 prev_4_s7 (
    .F(prev[4]),
    .I0(prev_4_12),
    .I1(prev0[4]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_4_s7.INIT=16'hCAAC;
  LUT4 prev_3_s7 (
    .F(prev[3]),
    .I0(prev_3_12),
    .I1(prev0[3]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_3_s7.INIT=16'hCAAC;
  LUT4 prev_2_s7 (
    .F(prev[2]),
    .I0(prev_2_12),
    .I1(prev0[2]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_2_s7.INIT=16'hCAAC;
  LUT4 prev_1_s7 (
    .F(prev[1]),
    .I0(prev_1_12),
    .I1(prev0[1]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_1_s7.INIT=16'hCAAC;
  LUT4 prev_0_s7 (
    .F(prev[0]),
    .I0(prev_0_12),
    .I1(prev0[0]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_0_s7.INIT=16'hCAAC;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(n320_8),
    .I1(op_result_Z[0]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n320_s2.INIT=16'hC050;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(op_result_Z[1]),
    .I1(n319_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n319_s2.INIT=16'hA0C0;
  LUT4 n318_s2 (
    .F(n318_7),
    .I0(n318_8),
    .I1(op_result_Z[2]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n318_s2.INIT=16'hC0A0;
  LUT4 n317_s2 (
    .F(n317_7),
    .I0(n317_8),
    .I1(op_result_Z[3]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n317_s2.INIT=16'hC050;
  LUT4 n316_s2 (
    .F(n316_7),
    .I0(n316_8),
    .I1(op_result_Z[4]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n316_s2.INIT=16'hC050;
  LUT4 n315_s2 (
    .F(n315_7),
    .I0(op_result_Z[5]),
    .I1(n315_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n315_s2.INIT=16'hA030;
  LUT4 n314_s2 (
    .F(n314_7),
    .I0(op_result_Z[6]),
    .I1(n314_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n314_s2.INIT=16'hA030;
  LUT4 n313_s2 (
    .F(n313_7),
    .I0(n313_8),
    .I1(op_result_Z[7]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n313_s2.INIT=16'hC0A0;
  LUT4 n312_s2 (
    .F(n312_7),
    .I0(op_result_Z[8]),
    .I1(n312_12),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n312_s2.INIT=16'hA030;
  LUT4 n311_s2 (
    .F(n311_7),
    .I0(op_result_Z[9]),
    .I1(n311_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n311_s2.INIT=16'hA030;
  LUT3 level_II_0_s2 (
    .F(level_II[0]),
    .I0(logsin_II[0]),
    .I1(subtresult[10]),
    .I2(nullify_II) 
);
defparam level_II_0_s2.INIT=8'hFE;
  LUT3 level_II_1_s2 (
    .F(level_II[1]),
    .I0(subtresult[10]),
    .I1(logsin_II[1]),
    .I2(nullify_II) 
);
defparam level_II_1_s2.INIT=8'hFE;
  LUT3 level_II_2_s2 (
    .F(level_II[2]),
    .I0(subtresult[10]),
    .I1(subtresult[0]),
    .I2(nullify_II) 
);
defparam level_II_2_s2.INIT=8'hFE;
  LUT3 level_II_3_s2 (
    .F(level_II[3]),
    .I0(subtresult[10]),
    .I1(subtresult[1]),
    .I2(nullify_II) 
);
defparam level_II_3_s2.INIT=8'hFE;
  LUT3 level_II_4_s2 (
    .F(level_II[4]),
    .I0(subtresult[10]),
    .I1(subtresult[2]),
    .I2(nullify_II) 
);
defparam level_II_4_s2.INIT=8'hFE;
  LUT3 level_II_5_s2 (
    .F(level_II[5]),
    .I0(subtresult[10]),
    .I1(subtresult[3]),
    .I2(nullify_II) 
);
defparam level_II_5_s2.INIT=8'hFE;
  LUT3 level_II_6_s2 (
    .F(level_II[6]),
    .I0(subtresult[10]),
    .I1(subtresult[4]),
    .I2(nullify_II) 
);
defparam level_II_6_s2.INIT=8'hFE;
  LUT3 level_II_7_s2 (
    .F(level_II[7]),
    .I0(subtresult[10]),
    .I1(subtresult[5]),
    .I2(nullify_II) 
);
defparam level_II_7_s2.INIT=8'hFE;
  LUT3 prev0_din_25_s1 (
    .F(prev0_din_25_4),
    .I0(ctrl_dly[5]),
    .I1(ctrl_dly[6]),
    .I2(ctrl_dly[4]) 
);
defparam prev0_din_25_s1.INIT=8'h10;
  LUT3 prev1_din_25_s1 (
    .F(prev1_din_25_4),
    .I0(ctrl_dly[6]),
    .I1(ctrl_dly[5]),
    .I2(ctrl_dly[4]) 
);
defparam prev1_din_25_s1.INIT=8'h40;
  LUT3 prev2_din_25_s1 (
    .F(prev2_din_25_4),
    .I0(ctrl_dly[5]),
    .I1(ctrl_dly[4]),
    .I2(ctrl_dly[6]) 
);
defparam prev2_din_25_s1.INIT=8'h40;
  LUT4 n448_s1 (
    .F(n448_4),
    .I0(exponent_III[0]),
    .I1(mantissa_III[9]),
    .I2(n448_6),
    .I3(exponent_III[1]) 
);
defparam n448_s1.INIT=16'hEEF0;
  LUT4 n448_s2 (
    .F(n448_5),
    .I0(n448_7),
    .I1(n448_8),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n448_s2.INIT=16'hFA0C;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(mantissa_III[9]),
    .I1(mantissa_III[8]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n449_s1.INIT=16'hF503;
  LUT4 n449_s2 (
    .F(n449_5),
    .I0(n449_6),
    .I1(n449_7),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n449_s2.INIT=16'hFA0C;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(mantissa_III[9]),
    .I1(exponent_III[0]),
    .I2(exponent_III[1]) 
);
defparam n450_s1.INIT=8'h0E;
  LUT4 n450_s2 (
    .F(n450_5),
    .I0(n450_6),
    .I1(n450_7),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n450_s2.INIT=16'hFA0C;
  LUT2 n451_s1 (
    .F(n451_4),
    .I0(exponent_III[0]),
    .I1(exponent_III[1]) 
);
defparam n451_s1.INIT=4'h1;
  LUT4 n451_s2 (
    .F(n451_5),
    .I0(n451_6),
    .I1(n451_7),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n451_s2.INIT=16'hFA0C;
  LUT3 n452_s1 (
    .F(n452_4),
    .I0(n448_7),
    .I1(n448_4),
    .I2(exponent_III[2]) 
);
defparam n452_s1.INIT=8'h3A;
  LUT3 n453_s1 (
    .F(n453_4),
    .I0(n449_6),
    .I1(n449_4),
    .I2(exponent_III[2]) 
);
defparam n453_s1.INIT=8'hCA;
  LUT3 n454_s1 (
    .F(n454_4),
    .I0(n450_6),
    .I1(n450_4),
    .I2(exponent_III[2]) 
);
defparam n454_s1.INIT=8'h3A;
  LUT3 prev_25_s8 (
    .F(prev_25_12),
    .I0(prev2[25]),
    .I1(prev1[25]),
    .I2(ctrl_dly[5]) 
);
defparam prev_25_s8.INIT=8'hCA;
  LUT3 prev_24_s8 (
    .F(prev_24_12),
    .I0(prev2[24]),
    .I1(prev1[24]),
    .I2(ctrl_dly[5]) 
);
defparam prev_24_s8.INIT=8'hCA;
  LUT3 prev_23_s8 (
    .F(prev_23_12),
    .I0(prev2[23]),
    .I1(prev1[23]),
    .I2(ctrl_dly[5]) 
);
defparam prev_23_s8.INIT=8'hCA;
  LUT3 prev_22_s8 (
    .F(prev_22_12),
    .I0(prev2[22]),
    .I1(prev1[22]),
    .I2(ctrl_dly[5]) 
);
defparam prev_22_s8.INIT=8'hCA;
  LUT3 prev_21_s8 (
    .F(prev_21_12),
    .I0(prev2[21]),
    .I1(prev1[21]),
    .I2(ctrl_dly[5]) 
);
defparam prev_21_s8.INIT=8'hCA;
  LUT3 prev_20_s8 (
    .F(prev_20_12),
    .I0(prev2[20]),
    .I1(prev1[20]),
    .I2(ctrl_dly[5]) 
);
defparam prev_20_s8.INIT=8'hCA;
  LUT3 prev_19_s8 (
    .F(prev_19_12),
    .I0(prev2[19]),
    .I1(prev1[19]),
    .I2(ctrl_dly[5]) 
);
defparam prev_19_s8.INIT=8'hCA;
  LUT3 prev_18_s8 (
    .F(prev_18_12),
    .I0(prev2[18]),
    .I1(prev1[18]),
    .I2(ctrl_dly[5]) 
);
defparam prev_18_s8.INIT=8'hCA;
  LUT3 prev_17_s8 (
    .F(prev_17_12),
    .I0(prev2[17]),
    .I1(prev1[17]),
    .I2(ctrl_dly[5]) 
);
defparam prev_17_s8.INIT=8'hCA;
  LUT3 prev_16_s8 (
    .F(prev_16_12),
    .I0(prev2[16]),
    .I1(prev1[16]),
    .I2(ctrl_dly[5]) 
);
defparam prev_16_s8.INIT=8'hCA;
  LUT3 prev_15_s8 (
    .F(prev_15_12),
    .I0(prev2[15]),
    .I1(prev1[15]),
    .I2(ctrl_dly[5]) 
);
defparam prev_15_s8.INIT=8'hCA;
  LUT3 prev_14_s8 (
    .F(prev_14_12),
    .I0(prev2[14]),
    .I1(prev1[14]),
    .I2(ctrl_dly[5]) 
);
defparam prev_14_s8.INIT=8'hCA;
  LUT3 prev_13_s8 (
    .F(prev_13_12),
    .I0(prev2[13]),
    .I1(prev1[13]),
    .I2(ctrl_dly[5]) 
);
defparam prev_13_s8.INIT=8'hCA;
  LUT3 prev_12_s8 (
    .F(prev_12_12),
    .I0(prev2[12]),
    .I1(prev1[12]),
    .I2(ctrl_dly[5]) 
);
defparam prev_12_s8.INIT=8'hCA;
  LUT3 prev_11_s8 (
    .F(prev_11_12),
    .I0(prev2[11]),
    .I1(prev1[11]),
    .I2(ctrl_dly[5]) 
);
defparam prev_11_s8.INIT=8'hCA;
  LUT3 prev_10_s8 (
    .F(prev_10_12),
    .I0(prev2[10]),
    .I1(prev1[10]),
    .I2(ctrl_dly[5]) 
);
defparam prev_10_s8.INIT=8'hCA;
  LUT3 prev_9_s8 (
    .F(prev_9_12),
    .I0(prev2[9]),
    .I1(prev1[9]),
    .I2(ctrl_dly[5]) 
);
defparam prev_9_s8.INIT=8'hCA;
  LUT3 prev_8_s8 (
    .F(prev_8_12),
    .I0(prev2[8]),
    .I1(prev1[8]),
    .I2(ctrl_dly[5]) 
);
defparam prev_8_s8.INIT=8'hCA;
  LUT3 prev_7_s8 (
    .F(prev_7_12),
    .I0(prev2[7]),
    .I1(prev1[7]),
    .I2(ctrl_dly[5]) 
);
defparam prev_7_s8.INIT=8'hCA;
  LUT3 prev_6_s8 (
    .F(prev_6_12),
    .I0(prev2[6]),
    .I1(prev1[6]),
    .I2(ctrl_dly[5]) 
);
defparam prev_6_s8.INIT=8'hCA;
  LUT3 prev_5_s8 (
    .F(prev_5_12),
    .I0(prev2[5]),
    .I1(prev1[5]),
    .I2(ctrl_dly[5]) 
);
defparam prev_5_s8.INIT=8'hCA;
  LUT3 prev_4_s8 (
    .F(prev_4_12),
    .I0(prev2[4]),
    .I1(prev1[4]),
    .I2(ctrl_dly[5]) 
);
defparam prev_4_s8.INIT=8'hCA;
  LUT3 prev_3_s8 (
    .F(prev_3_12),
    .I0(prev2[3]),
    .I1(prev1[3]),
    .I2(ctrl_dly[5]) 
);
defparam prev_3_s8.INIT=8'hCA;
  LUT3 prev_2_s8 (
    .F(prev_2_12),
    .I0(prev2[2]),
    .I1(prev1[2]),
    .I2(ctrl_dly[5]) 
);
defparam prev_2_s8.INIT=8'hCA;
  LUT3 prev_1_s8 (
    .F(prev_1_12),
    .I0(prev2[1]),
    .I1(prev1[1]),
    .I2(ctrl_dly[5]) 
);
defparam prev_1_s8.INIT=8'hCA;
  LUT3 prev_0_s8 (
    .F(prev_0_12),
    .I0(prev2[0]),
    .I1(prev1[0]),
    .I2(ctrl_dly[5]) 
);
defparam prev_0_s8.INIT=8'hCA;
  LUT4 n320_s3 (
    .F(n320_8),
    .I0(n320_10),
    .I1(n320_11),
    .I2(ctrl_dly[2]),
    .I3(n320_12) 
);
defparam n320_s3.INIT=16'hC0AF;
  LUT3 n320_s4 (
    .F(n320_9),
    .I0(ctrl_dly[3]),
    .I1(n320_13),
    .I2(ctrl_dly[4]) 
);
defparam n320_s4.INIT=8'h53;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(n319_9),
    .I1(n319_10),
    .I2(ctrl_dly[1]) 
);
defparam n319_s3.INIT=8'h35;
  LUT4 n318_s3 (
    .F(n318_8),
    .I0(n320_11),
    .I1(n318_9),
    .I2(ctrl_dly[1]),
    .I3(n318_10) 
);
defparam n318_s3.INIT=16'h5F30;
  LUT3 n317_s3 (
    .F(n317_8),
    .I0(n319_9),
    .I1(n317_9),
    .I2(ctrl_dly[1]) 
);
defparam n317_s3.INIT=8'hAC;
  LUT4 n316_s3 (
    .F(n316_8),
    .I0(n316_9),
    .I1(n318_9),
    .I2(ctrl_dly[2]),
    .I3(n316_10) 
);
defparam n316_s3.INIT=16'hAFC0;
  LUT4 n315_s3 (
    .F(n315_8),
    .I0(n315_9),
    .I1(n315_10),
    .I2(ctrl_dly[2]),
    .I3(n315_11) 
);
defparam n315_s3.INIT=16'hC0AF;
  LUT3 n314_s3 (
    .F(n314_8),
    .I0(n314_9),
    .I1(n255_1),
    .I2(ctrl_dly[2]) 
);
defparam n314_s3.INIT=8'hA3;
  LUT4 n313_s3 (
    .F(n313_8),
    .I0(n315_10),
    .I1(n313_9),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[1]) 
);
defparam n313_s3.INIT=16'h5333;
  LUT4 n311_s3 (
    .F(n311_8),
    .I0(n256_1),
    .I1(n255_1),
    .I2(ctrl_dly[0]),
    .I3(n312_10) 
);
defparam n311_s3.INIT=16'h5333;
  LUT3 n448_s3 (
    .F(n448_6),
    .I0(mantissa_III[7]),
    .I1(mantissa_III[8]),
    .I2(exponent_III[0]) 
);
defparam n448_s3.INIT=8'hCA;
  LUT4 n448_s4 (
    .F(n448_7),
    .I0(mantissa_III[6]),
    .I1(mantissa_III[5]),
    .I2(exponent_III[1]),
    .I3(n448_9) 
);
defparam n448_s4.INIT=16'h305F;
  LUT4 n448_s5 (
    .F(n448_8),
    .I0(exponent_III[1]),
    .I1(mantissa_III[1]),
    .I2(n448_10),
    .I3(exponent_III[0]) 
);
defparam n448_s5.INIT=16'hF077;
  LUT4 n449_s3 (
    .F(n449_6),
    .I0(mantissa_III[7]),
    .I1(mantissa_III[6]),
    .I2(exponent_III[1]),
    .I3(n449_8) 
);
defparam n449_s3.INIT=16'h305F;
  LUT3 n449_s4 (
    .F(n449_7),
    .I0(n448_10),
    .I1(n449_9),
    .I2(exponent_III[0]) 
);
defparam n449_s4.INIT=8'hCA;
  LUT4 n450_s3 (
    .F(n450_6),
    .I0(mantissa_III[8]),
    .I1(mantissa_III[7]),
    .I2(exponent_III[1]),
    .I3(n450_8) 
);
defparam n450_s3.INIT=16'h305F;
  LUT3 n450_s4 (
    .F(n450_7),
    .I0(n449_9),
    .I1(n450_9),
    .I2(exponent_III[0]) 
);
defparam n450_s4.INIT=8'h3A;
  LUT4 n451_s3 (
    .F(n451_6),
    .I0(mantissa_III[9]),
    .I1(mantissa_III[8]),
    .I2(exponent_III[1]),
    .I3(n451_8) 
);
defparam n451_s3.INIT=16'h305F;
  LUT4 n451_s4 (
    .F(n451_7),
    .I0(mantissa_III[4]),
    .I1(mantissa_III[5]),
    .I2(exponent_III[1]),
    .I3(n451_9) 
);
defparam n451_s4.INIT=16'h305F;
  LUT3 n320_s5 (
    .F(n320_10),
    .I0(n265_1),
    .I1(n264_1),
    .I2(ctrl_dly[0]) 
);
defparam n320_s5.INIT=8'h53;
  LUT3 n320_s6 (
    .F(n320_11),
    .I0(n263_1),
    .I1(n262_1),
    .I2(ctrl_dly[0]) 
);
defparam n320_s6.INIT=8'h53;
  LUT4 n320_s7 (
    .F(n320_12),
    .I0(n318_9),
    .I1(n316_9),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[1]) 
);
defparam n320_s7.INIT=16'h03F5;
  LUT3 n320_s8 (
    .F(n320_13),
    .I0(ctrl_dly[0]),
    .I1(ctrl_dly[1]),
    .I2(ctrl_dly[2]) 
);
defparam n320_s8.INIT=8'h01;
  LUT3 n319_s4 (
    .F(n319_9),
    .I0(n315_10),
    .I1(n319_11),
    .I2(ctrl_dly[2]) 
);
defparam n319_s4.INIT=8'hCA;
  LUT3 n319_s5 (
    .F(n319_10),
    .I0(n315_9),
    .I1(n319_12),
    .I2(ctrl_dly[2]) 
);
defparam n319_s5.INIT=8'hCA;
  LUT3 n318_s4 (
    .F(n318_9),
    .I0(n259_1),
    .I1(n258_1),
    .I2(ctrl_dly[0]) 
);
defparam n318_s4.INIT=8'h53;
  LUT4 n318_s5 (
    .F(n318_10),
    .I0(n316_9),
    .I1(n312_9),
    .I2(ctrl_dly[1]),
    .I3(ctrl_dly[2]) 
);
defparam n318_s5.INIT=16'hF503;
  LUT3 n317_s4 (
    .F(n317_9),
    .I0(n315_9),
    .I1(n256_1),
    .I2(ctrl_dly[2]) 
);
defparam n317_s4.INIT=8'hA3;
  LUT3 n316_s4 (
    .F(n316_9),
    .I0(n261_1),
    .I1(n260_1),
    .I2(ctrl_dly[0]) 
);
defparam n316_s4.INIT=8'h53;
  LUT4 n316_s5 (
    .F(n316_10),
    .I0(n312_9),
    .I1(n255_1),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[1]) 
);
defparam n316_s5.INIT=16'hFA03;
  LUT3 n315_s4 (
    .F(n315_9),
    .I0(n260_1),
    .I1(n259_1),
    .I2(ctrl_dly[0]) 
);
defparam n315_s4.INIT=8'h53;
  LUT3 n315_s5 (
    .F(n315_10),
    .I0(n258_1),
    .I1(n257_1),
    .I2(ctrl_dly[0]) 
);
defparam n315_s5.INIT=8'h53;
  LUT4 n315_s6 (
    .F(n315_11),
    .I0(n255_1),
    .I1(n315_12),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[1]) 
);
defparam n315_s6.INIT=16'h03FA;
  LUT3 n314_s4 (
    .F(n314_9),
    .I0(n312_9),
    .I1(n318_9),
    .I2(ctrl_dly[1]) 
);
defparam n314_s4.INIT=8'hCA;
  LUT4 n313_s4 (
    .F(n313_9),
    .I0(n256_1),
    .I1(n255_1),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[0]) 
);
defparam n313_s4.INIT=16'h5333;
  LUT3 n312_s4 (
    .F(n312_9),
    .I0(n257_1),
    .I1(n256_1),
    .I2(ctrl_dly[0]) 
);
defparam n312_s4.INIT=8'h53;
  LUT2 n312_s5 (
    .F(n312_10),
    .I0(ctrl_dly[1]),
    .I1(ctrl_dly[2]) 
);
defparam n312_s5.INIT=4'h8;
  LUT4 n448_s6 (
    .F(n448_9),
    .I0(mantissa_III[3]),
    .I1(mantissa_III[4]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n448_s6.INIT=16'h0CFA;
  LUT3 n448_s7 (
    .F(n448_10),
    .I0(mantissa_III[2]),
    .I1(mantissa_III[0]),
    .I2(exponent_III[1]) 
);
defparam n448_s7.INIT=8'h53;
  LUT4 n449_s5 (
    .F(n449_8),
    .I0(mantissa_III[4]),
    .I1(mantissa_III[5]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n449_s5.INIT=16'h0CFA;
  LUT3 n449_s6 (
    .F(n449_9),
    .I0(mantissa_III[3]),
    .I1(mantissa_III[1]),
    .I2(exponent_III[1]) 
);
defparam n449_s6.INIT=8'h53;
  LUT4 n450_s5 (
    .F(n450_8),
    .I0(mantissa_III[5]),
    .I1(mantissa_III[6]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n450_s5.INIT=16'h0CFA;
  LUT3 n450_s6 (
    .F(n450_9),
    .I0(mantissa_III[4]),
    .I1(mantissa_III[2]),
    .I2(exponent_III[1]) 
);
defparam n450_s6.INIT=8'hAC;
  LUT4 n451_s5 (
    .F(n451_8),
    .I0(mantissa_III[6]),
    .I1(mantissa_III[7]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n451_s5.INIT=16'h0CFA;
  LUT4 n451_s6 (
    .F(n451_9),
    .I0(mantissa_III[3]),
    .I1(mantissa_III[2]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n451_s6.INIT=16'hFA0C;
  LUT3 n319_s6 (
    .F(n319_11),
    .I0(n262_1),
    .I1(n261_1),
    .I2(ctrl_dly[0]) 
);
defparam n319_s6.INIT=8'h53;
  LUT3 n319_s7 (
    .F(n319_12),
    .I0(n264_1),
    .I1(n263_1),
    .I2(ctrl_dly[0]) 
);
defparam n319_s7.INIT=8'h53;
  LUT3 n315_s7 (
    .F(n315_12),
    .I0(n256_1),
    .I1(n255_1),
    .I2(ctrl_dly[0]) 
);
defparam n315_s7.INIT=8'h53;
  LUT4 n312_s6 (
    .F(n312_12),
    .I0(n312_9),
    .I1(n255_1),
    .I2(ctrl_dly[1]),
    .I3(ctrl_dly[2]) 
);
defparam n312_s6.INIT=16'hA333;
  LUT4 n455_s2 (
    .F(n455_6),
    .I0(n451_6),
    .I1(exponent_III[0]),
    .I2(exponent_III[1]),
    .I3(exponent_III[2]) 
);
defparam n455_s2.INIT=16'hFCAA;
  DFFRE nullify_II_s0 (
    .Q(nullify_II),
    .D(n361_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_3_s0 (
    .Q(exponent_III[3]),
    .D(n400_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_2_s0 (
    .Q(exponent_III[2]),
    .D(n399_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_1_s0 (
    .Q(exponent_III[1]),
    .D(n398_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_0_s0 (
    .Q(exponent_III[0]),
    .D(n397_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFRE signbit_III_s0 (
    .Q(signbit_III),
    .D(signbit_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_12_s0 (
    .Q(op_result_Z[12]),
    .D(signbit_III),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_11_s0 (
    .Q(op_result_Z[11]),
    .D(n459_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_10_s0 (
    .Q(op_result_Z[10]),
    .D(n458_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_9_s0 (
    .Q(op_result_Z[9]),
    .D(n457_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_8_s0 (
    .Q(op_result_Z[8]),
    .D(n456_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_7_s0 (
    .Q(op_result_Z[7]),
    .D(n455_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_6_s0 (
    .Q(op_result_Z[6]),
    .D(n454_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_5_s0 (
    .Q(op_result_Z[5]),
    .D(n453_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_4_s0 (
    .Q(op_result_Z[4]),
    .D(n452_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_3_s0 (
    .Q(op_result_Z[3]),
    .D(n451_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_2_s0 (
    .Q(op_result_Z[2]),
    .D(n450_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_1_s0 (
    .Q(op_result_Z[1]),
    .D(n449_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_0_s0 (
    .Q(op_result_Z[0]),
    .D(n448_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE signbit_II_s0 (
    .Q(signbit_II),
    .D(n353_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  ALU n267_s (
    .SUM(n267_0_SUM),
    .COUT(n267_2),
    .I0(prev[13]),
    .I1(prev[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n267_s.ALU_MODE=0;
  ALU n266_s (
    .SUM(n266_0_SUM),
    .COUT(n266_2),
    .I0(prev[14]),
    .I1(prev[1]),
    .I3(GND),
    .CIN(n267_2) 
);
defparam n266_s.ALU_MODE=0;
  ALU n265_s (
    .SUM(n265_1),
    .COUT(n265_2),
    .I0(prev[15]),
    .I1(prev[2]),
    .I3(GND),
    .CIN(n266_2) 
);
defparam n265_s.ALU_MODE=0;
  ALU n264_s (
    .SUM(n264_1),
    .COUT(n264_2),
    .I0(prev[16]),
    .I1(prev[3]),
    .I3(GND),
    .CIN(n265_2) 
);
defparam n264_s.ALU_MODE=0;
  ALU n263_s (
    .SUM(n263_1),
    .COUT(n263_2),
    .I0(prev[17]),
    .I1(prev[4]),
    .I3(GND),
    .CIN(n264_2) 
);
defparam n263_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_1),
    .COUT(n262_2),
    .I0(prev[18]),
    .I1(prev[5]),
    .I3(GND),
    .CIN(n263_2) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_1),
    .COUT(n261_2),
    .I0(prev[19]),
    .I1(prev[6]),
    .I3(GND),
    .CIN(n262_2) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_1),
    .COUT(n260_2),
    .I0(prev[20]),
    .I1(prev[7]),
    .I3(GND),
    .CIN(n261_2) 
);
defparam n260_s.ALU_MODE=0;
  ALU n259_s (
    .SUM(n259_1),
    .COUT(n259_2),
    .I0(prev[21]),
    .I1(prev[8]),
    .I3(GND),
    .CIN(n260_2) 
);
defparam n259_s.ALU_MODE=0;
  ALU n258_s (
    .SUM(n258_1),
    .COUT(n258_2),
    .I0(prev[22]),
    .I1(prev[9]),
    .I3(GND),
    .CIN(n259_2) 
);
defparam n258_s.ALU_MODE=0;
  ALU n257_s (
    .SUM(n257_1),
    .COUT(n257_2),
    .I0(prev[23]),
    .I1(prev[10]),
    .I3(GND),
    .CIN(n258_2) 
);
defparam n257_s.ALU_MODE=0;
  ALU n256_s (
    .SUM(n256_1),
    .COUT(n256_2),
    .I0(prev[24]),
    .I1(prev[11]),
    .I3(GND),
    .CIN(n257_2) 
);
defparam n256_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_1),
    .COUT(n255_0_COUT),
    .I0(prev[25]),
    .I1(prev[12]),
    .I3(GND),
    .CIN(n256_2) 
);
defparam n255_s.ALU_MODE=0;
  ALU phase_0_s (
    .SUM(phase[0]),
    .COUT(phase_0_2),
    .I0(n320_7),
    .I1(phase_IV[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam phase_0_s.ALU_MODE=0;
  ALU phase_1_s (
    .SUM(phase[1]),
    .COUT(phase_1_2),
    .I0(n319_7),
    .I1(phase_IV[1]),
    .I3(GND),
    .CIN(phase_0_2) 
);
defparam phase_1_s.ALU_MODE=0;
  ALU phase_2_s (
    .SUM(phase[2]),
    .COUT(phase_2_2),
    .I0(n318_7),
    .I1(phase_IV[2]),
    .I3(GND),
    .CIN(phase_1_2) 
);
defparam phase_2_s.ALU_MODE=0;
  ALU phase_3_s (
    .SUM(phase[3]),
    .COUT(phase_3_2),
    .I0(n317_7),
    .I1(phase_IV[3]),
    .I3(GND),
    .CIN(phase_2_2) 
);
defparam phase_3_s.ALU_MODE=0;
  ALU phase_4_s (
    .SUM(phase[4]),
    .COUT(phase_4_2),
    .I0(n316_7),
    .I1(phase_IV[4]),
    .I3(GND),
    .CIN(phase_3_2) 
);
defparam phase_4_s.ALU_MODE=0;
  ALU phase_5_s (
    .SUM(phase[5]),
    .COUT(phase_5_2),
    .I0(n315_7),
    .I1(phase_IV[5]),
    .I3(GND),
    .CIN(phase_4_2) 
);
defparam phase_5_s.ALU_MODE=0;
  ALU phase_6_s (
    .SUM(phase[6]),
    .COUT(phase_6_2),
    .I0(n314_7),
    .I1(phase_IV[6]),
    .I3(GND),
    .CIN(phase_5_2) 
);
defparam phase_6_s.ALU_MODE=0;
  ALU phase_7_s (
    .SUM(phase[7]),
    .COUT(phase_7_2),
    .I0(n313_7),
    .I1(phase_IV[7]),
    .I3(GND),
    .CIN(phase_6_2) 
);
defparam phase_7_s.ALU_MODE=0;
  ALU phase_8_s (
    .SUM(phase[8]),
    .COUT(phase_8_2),
    .I0(n312_7),
    .I1(phase_IV[8]),
    .I3(GND),
    .CIN(phase_7_2) 
);
defparam phase_8_s.ALU_MODE=0;
  ALU phase_9_s (
    .SUM(phase[9]),
    .COUT(phase_9_0_COUT),
    .I0(n311_7),
    .I1(phase_IV[9]),
    .I3(GND),
    .CIN(phase_8_2) 
);
defparam phase_9_s.ALU_MODE=0;
  ALU subtresult_0_s (
    .SUM(subtresult[0]),
    .COUT(subtresult_0_3),
    .I0(eg_V_Z[0]),
    .I1(logsin_II[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam subtresult_0_s.ALU_MODE=0;
  ALU subtresult_1_s (
    .SUM(subtresult[1]),
    .COUT(subtresult_1_3),
    .I0(eg_V_Z[1]),
    .I1(logsin_II[3]),
    .I3(GND),
    .CIN(subtresult_0_3) 
);
defparam subtresult_1_s.ALU_MODE=0;
  ALU subtresult_2_s (
    .SUM(subtresult[2]),
    .COUT(subtresult_2_3),
    .I0(eg_V_Z[2]),
    .I1(logsin_II[4]),
    .I3(GND),
    .CIN(subtresult_1_3) 
);
defparam subtresult_2_s.ALU_MODE=0;
  ALU subtresult_3_s (
    .SUM(subtresult[3]),
    .COUT(subtresult_3_3),
    .I0(eg_V_Z[3]),
    .I1(logsin_II[5]),
    .I3(GND),
    .CIN(subtresult_2_3) 
);
defparam subtresult_3_s.ALU_MODE=0;
  ALU subtresult_4_s (
    .SUM(subtresult[4]),
    .COUT(subtresult_4_3),
    .I0(eg_V_Z[4]),
    .I1(logsin_II[6]),
    .I3(GND),
    .CIN(subtresult_3_3) 
);
defparam subtresult_4_s.ALU_MODE=0;
  ALU subtresult_5_s (
    .SUM(subtresult[5]),
    .COUT(subtresult_5_3),
    .I0(eg_V_Z[5]),
    .I1(logsin_II[7]),
    .I3(GND),
    .CIN(subtresult_4_3) 
);
defparam subtresult_5_s.ALU_MODE=0;
  ALU subtresult_6_s (
    .SUM(subtresult[6]),
    .COUT(subtresult_6_3),
    .I0(eg_V_Z[6]),
    .I1(logsin_II[8]),
    .I3(GND),
    .CIN(subtresult_5_3) 
);
defparam subtresult_6_s.ALU_MODE=0;
  ALU subtresult_7_s (
    .SUM(subtresult[7]),
    .COUT(subtresult_7_3),
    .I0(eg_V_Z[7]),
    .I1(logsin_II[9]),
    .I3(GND),
    .CIN(subtresult_6_3) 
);
defparam subtresult_7_s.ALU_MODE=0;
  ALU subtresult_8_s (
    .SUM(subtresult[8]),
    .COUT(subtresult_8_3),
    .I0(eg_V_Z[8]),
    .I1(logsin_II[10]),
    .I3(GND),
    .CIN(subtresult_7_3) 
);
defparam subtresult_8_s.ALU_MODE=0;
  ALU subtresult_9_s (
    .SUM(subtresult[9]),
    .COUT(subtresult[10]),
    .I0(eg_V_Z[9]),
    .I1(logsin_II[11]),
    .I3(GND),
    .CIN(subtresult_8_3) 
);
defparam subtresult_9_s.ALU_MODE=0;
  jtopl_sh_2 u_delay (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .pre_con(pre_con),
    .con_I_3(con_I_3),
    .op_Z(op_Z),
    .fb_I(fb_I[2:0]),
    .group_Z(group_Z[1:0]),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .ctrl_dly(ctrl_dly[8:0])
);
  jtopl_sh_3 u_condly (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .ctrl_dly(ctrl_dly[4:3]),
    .op_out(op_out),
    .con_out(con_out)
);
  jtopl_sh_4 u_csr0 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .prev0_din(prev0_din[25:0]),
    .prev0(prev0[25:0])
);
  jtopl_sh_5 u_csr1 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .prev1_din(prev1_din[25:0]),
    .prev1(prev1[25:0])
);
  jtopl_sh_6 u_csr2 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .prev2_din(prev2_din[25:0]),
    .prev2(prev2[25:0])
);
  jtopl_logsin u_logsin (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .aux_I(aux_I[7:0]),
    .logsin_II(logsin_II[11:0])
);
  jtopl_exprom u_exprom (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .level_II(level_II[7:0]),
    .mantissa_III(mantissa_III[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_op */
module jtopl_single_acc (
  clk_14m_d,
  cenop_Z,
  n6_7,
  w_sound_en0,
  op_out,
  con_out,
  rhy_en_Z,
  op_result_Z,
  slot_Z,
  w_sound_out0
)
;
input clk_14m_d;
input cenop_Z;
input n6_7;
input w_sound_en0;
input op_out;
input con_out;
input rhy_en_Z;
input [12:0] op_result_Z;
input [7:2] slot_Z;
output [15:0] w_sound_out0;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire n47_3;
wire n48_3;
wire n49_3;
wire n50_3;
wire n51_3;
wire n52_3;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n65_4;
wire n66_4;
wire n67_4;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n73_4;
wire n74_4;
wire current_0_7;
wire current_0_8;
wire current_0_9;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire [16:0] current;
wire [16:0] acc;
wire VCC;
wire GND;
  LUT3 n41_s0 (
    .F(n41_3),
    .I0(n24_1),
    .I1(current[16]),
    .I2(w_sound_en0) 
);
defparam n41_s0.INIT=8'hCA;
  LUT3 n42_s0 (
    .F(n42_3),
    .I0(n25_1),
    .I1(current[16]),
    .I2(w_sound_en0) 
);
defparam n42_s0.INIT=8'hCA;
  LUT3 n43_s0 (
    .F(n43_3),
    .I0(n26_1),
    .I1(current[16]),
    .I2(w_sound_en0) 
);
defparam n43_s0.INIT=8'hCA;
  LUT3 n44_s0 (
    .F(n44_3),
    .I0(n27_1),
    .I1(current[16]),
    .I2(w_sound_en0) 
);
defparam n44_s0.INIT=8'hCA;
  LUT3 n45_s0 (
    .F(n45_3),
    .I0(n28_1),
    .I1(current[12]),
    .I2(w_sound_en0) 
);
defparam n45_s0.INIT=8'hCA;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(n29_1),
    .I1(current[11]),
    .I2(w_sound_en0) 
);
defparam n46_s0.INIT=8'hCA;
  LUT3 n47_s0 (
    .F(n47_3),
    .I0(n30_1),
    .I1(current[10]),
    .I2(w_sound_en0) 
);
defparam n47_s0.INIT=8'hCA;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(n31_1),
    .I1(current[9]),
    .I2(w_sound_en0) 
);
defparam n48_s0.INIT=8'hCA;
  LUT3 n49_s0 (
    .F(n49_3),
    .I0(n32_1),
    .I1(current[8]),
    .I2(w_sound_en0) 
);
defparam n49_s0.INIT=8'hCA;
  LUT3 n50_s0 (
    .F(n50_3),
    .I0(n33_1),
    .I1(current[7]),
    .I2(w_sound_en0) 
);
defparam n50_s0.INIT=8'hCA;
  LUT3 n51_s0 (
    .F(n51_3),
    .I0(n34_1),
    .I1(current[6]),
    .I2(w_sound_en0) 
);
defparam n51_s0.INIT=8'hCA;
  LUT3 n52_s0 (
    .F(n52_3),
    .I0(n35_1),
    .I1(current[5]),
    .I2(w_sound_en0) 
);
defparam n52_s0.INIT=8'hCA;
  LUT3 n53_s0 (
    .F(n53_3),
    .I0(n36_1),
    .I1(current[4]),
    .I2(w_sound_en0) 
);
defparam n53_s0.INIT=8'hCA;
  LUT3 n54_s0 (
    .F(n54_3),
    .I0(n37_1),
    .I1(current[3]),
    .I2(w_sound_en0) 
);
defparam n54_s0.INIT=8'hCA;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(n38_1),
    .I1(current[2]),
    .I2(w_sound_en0) 
);
defparam n55_s0.INIT=8'hCA;
  LUT3 n56_s0 (
    .F(n56_3),
    .I0(n39_1),
    .I1(current[1]),
    .I2(w_sound_en0) 
);
defparam n56_s0.INIT=8'hCA;
  LUT3 n57_s0 (
    .F(n57_3),
    .I0(n40_1),
    .I1(current[0]),
    .I2(w_sound_en0) 
);
defparam n57_s0.INIT=8'hCA;
  LUT3 n60_s1 (
    .F(n60_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[14]) 
);
defparam n60_s1.INIT=8'hD4;
  LUT3 n61_s1 (
    .F(n61_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[13]) 
);
defparam n61_s1.INIT=8'hD4;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[12]) 
);
defparam n62_s1.INIT=8'hD4;
  LUT3 n63_s1 (
    .F(n63_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[11]) 
);
defparam n63_s1.INIT=8'hD4;
  LUT3 n64_s1 (
    .F(n64_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[10]) 
);
defparam n64_s1.INIT=8'hD4;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[9]) 
);
defparam n65_s1.INIT=8'hD4;
  LUT3 n66_s1 (
    .F(n66_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[8]) 
);
defparam n66_s1.INIT=8'hD4;
  LUT3 n67_s1 (
    .F(n67_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[7]) 
);
defparam n67_s1.INIT=8'hD4;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[6]) 
);
defparam n68_s1.INIT=8'hD4;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[5]) 
);
defparam n69_s1.INIT=8'hD4;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[4]) 
);
defparam n70_s1.INIT=8'hD4;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[3]) 
);
defparam n71_s1.INIT=8'hD4;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[2]) 
);
defparam n72_s1.INIT=8'hD4;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[1]) 
);
defparam n73_s1.INIT=8'hD4;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[0]) 
);
defparam n74_s1.INIT=8'hD4;
  LUT4 current_1_s1 (
    .F(current[1]),
    .I0(op_result_Z[0]),
    .I1(op_result_Z[1]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_1_s1.INIT=16'h0A0C;
  LUT4 current_2_s1 (
    .F(current[2]),
    .I0(op_result_Z[1]),
    .I1(op_result_Z[2]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_2_s1.INIT=16'h0A0C;
  LUT4 current_3_s1 (
    .F(current[3]),
    .I0(op_result_Z[2]),
    .I1(op_result_Z[3]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_3_s1.INIT=16'h0A0C;
  LUT4 current_4_s1 (
    .F(current[4]),
    .I0(op_result_Z[3]),
    .I1(op_result_Z[4]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_4_s1.INIT=16'h0A0C;
  LUT4 current_5_s1 (
    .F(current[5]),
    .I0(op_result_Z[4]),
    .I1(op_result_Z[5]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_5_s1.INIT=16'h0A0C;
  LUT4 current_6_s1 (
    .F(current[6]),
    .I0(op_result_Z[5]),
    .I1(op_result_Z[6]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_6_s1.INIT=16'h0A0C;
  LUT4 current_7_s1 (
    .F(current[7]),
    .I0(op_result_Z[6]),
    .I1(op_result_Z[7]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_7_s1.INIT=16'h0A0C;
  LUT4 current_8_s1 (
    .F(current[8]),
    .I0(op_result_Z[7]),
    .I1(op_result_Z[8]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_8_s1.INIT=16'h0A0C;
  LUT4 current_9_s1 (
    .F(current[9]),
    .I0(op_result_Z[8]),
    .I1(op_result_Z[9]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_9_s1.INIT=16'h0A0C;
  LUT4 current_10_s1 (
    .F(current[10]),
    .I0(op_result_Z[9]),
    .I1(op_result_Z[10]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_10_s1.INIT=16'h0A0C;
  LUT4 current_11_s1 (
    .F(current[11]),
    .I0(op_result_Z[10]),
    .I1(op_result_Z[11]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_11_s1.INIT=16'h0A0C;
  LUT4 current_12_s1 (
    .F(current[12]),
    .I0(op_result_Z[11]),
    .I1(op_result_Z[12]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_12_s1.INIT=16'h0A0C;
  LUT2 current_0_s2 (
    .F(current_0_7),
    .I0(op_out),
    .I1(con_out) 
);
defparam current_0_s2.INIT=4'h1;
  LUT4 current_0_s3 (
    .F(current_0_8),
    .I0(slot_Z[2]),
    .I1(slot_Z[7]),
    .I2(current_0_9),
    .I3(rhy_en_Z) 
);
defparam current_0_s3.INIT=16'hEF00;
  LUT4 current_0_s4 (
    .F(current_0_9),
    .I0(slot_Z[3]),
    .I1(slot_Z[4]),
    .I2(slot_Z[5]),
    .I3(slot_Z[6]) 
);
defparam current_0_s4.INIT=16'h0001;
  LUT3 current_16_s2 (
    .F(current[16]),
    .I0(op_out),
    .I1(con_out),
    .I2(op_result_Z[12]) 
);
defparam current_16_s2.INIT=8'hE0;
  LUT4 current_0_s5 (
    .F(current[0]),
    .I0(op_out),
    .I1(con_out),
    .I2(current_0_8),
    .I3(op_result_Z[0]) 
);
defparam current_0_s5.INIT=16'h0E00;
  DFFRE acc_15_s0 (
    .Q(acc[15]),
    .D(n42_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_14_s0 (
    .Q(acc[14]),
    .D(n43_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_13_s0 (
    .Q(acc[13]),
    .D(n44_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_12_s0 (
    .Q(acc[12]),
    .D(n45_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_11_s0 (
    .Q(acc[11]),
    .D(n46_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_10_s0 (
    .Q(acc[10]),
    .D(n47_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_9_s0 (
    .Q(acc[9]),
    .D(n48_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_8_s0 (
    .Q(acc[8]),
    .D(n49_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_7_s0 (
    .Q(acc[7]),
    .D(n50_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_6_s0 (
    .Q(acc[6]),
    .D(n51_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_5_s0 (
    .Q(acc[5]),
    .D(n52_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_4_s0 (
    .Q(acc[4]),
    .D(n53_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_3_s0 (
    .Q(acc[3]),
    .D(n54_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_2_s0 (
    .Q(acc[2]),
    .D(n55_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_1_s0 (
    .Q(acc[1]),
    .D(n56_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_0_s0 (
    .Q(acc[0]),
    .D(n57_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE snd_15_s0 (
    .Q(w_sound_out0[15]),
    .D(acc[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_14_s0 (
    .Q(w_sound_out0[14]),
    .D(n60_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_13_s0 (
    .Q(w_sound_out0[13]),
    .D(n61_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_12_s0 (
    .Q(w_sound_out0[12]),
    .D(n62_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_11_s0 (
    .Q(w_sound_out0[11]),
    .D(n63_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_10_s0 (
    .Q(w_sound_out0[10]),
    .D(n64_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_9_s0 (
    .Q(w_sound_out0[9]),
    .D(n65_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_8_s0 (
    .Q(w_sound_out0[8]),
    .D(n66_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_7_s0 (
    .Q(w_sound_out0[7]),
    .D(n67_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_6_s0 (
    .Q(w_sound_out0[6]),
    .D(n68_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_5_s0 (
    .Q(w_sound_out0[5]),
    .D(n69_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_4_s0 (
    .Q(w_sound_out0[4]),
    .D(n70_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_3_s0 (
    .Q(w_sound_out0[3]),
    .D(n71_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_2_s0 (
    .Q(w_sound_out0[2]),
    .D(n72_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_1_s0 (
    .Q(w_sound_out0[1]),
    .D(n73_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_0_s0 (
    .Q(w_sound_out0[0]),
    .D(n74_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE acc_16_s0 (
    .Q(acc[16]),
    .D(n41_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(current[0]),
    .I1(acc[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(current[1]),
    .I1(acc[1]),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(current[2]),
    .I1(acc[2]),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(current[3]),
    .I1(acc[3]),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(current[4]),
    .I1(acc[4]),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(current[5]),
    .I1(acc[5]),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(current[6]),
    .I1(acc[6]),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(current[7]),
    .I1(acc[7]),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(current[8]),
    .I1(acc[8]),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(current[9]),
    .I1(acc[9]),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(current[10]),
    .I1(acc[10]),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(current[11]),
    .I1(acc[11]),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(current[12]),
    .I1(acc[12]),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(current[16]),
    .I1(acc[13]),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(current[16]),
    .I1(acc[14]),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(current[16]),
    .I1(acc[15]),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(current[16]),
    .I1(acc[16]),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_single_acc */
module jtopl_acc (
  clk_14m_d,
  cenop_Z,
  n6_7,
  w_sound_en0,
  op_out,
  con_out,
  rhy_en_Z,
  op_result_Z,
  slot_Z,
  w_sound_out0
)
;
input clk_14m_d;
input cenop_Z;
input n6_7;
input w_sound_en0;
input op_out;
input con_out;
input rhy_en_Z;
input [12:0] op_result_Z;
input [7:2] slot_Z;
output [15:0] w_sound_out0;
wire VCC;
wire GND;
  jtopl_single_acc u_acc_0 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .n6_7(n6_7),
    .w_sound_en0(w_sound_en0),
    .op_out(op_out),
    .con_out(con_out),
    .rhy_en_Z(rhy_en_Z),
    .op_result_Z(op_result_Z[12:0]),
    .slot_Z(slot_Z[7:2]),
    .w_sound_out0(w_sound_out0[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_acc */
module jtopl (
  n227_5,
  bus_write,
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  n13_5,
  n6_9,
  din_mx_0_4,
  n40_5,
  bus_address,
  bus_wdata,
  write_4,
  write_6,
  flagen_A_Z,
  flagen_B_Z,
  n250_5,
  n251_5,
  cenop_Z,
  cenop_29,
  w_sound_en0,
  pre_A,
  pre_B,
  cnt,
  w_sound_out0
)
;
input n227_5;
input bus_write;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input n13_5;
input n6_9;
input din_mx_0_4;
input n40_5;
input [7:0] bus_address;
input [7:0] bus_wdata;
output write_4;
output write_6;
output flagen_A_Z;
output flagen_B_Z;
output n250_5;
output n251_5;
output cenop_Z;
output cenop_29;
output w_sound_en0;
output pre_A;
output pre_B;
output [1:0] cnt;
output [15:0] w_sound_out0;
wire write_7;
wire write;
wire rhy_en_Z;
wire am_dep_Z;
wire vib_dep_Z;
wire load_A_Z;
wire load_B_Z;
wire clr_flag_A_Z;
wire clr_flag_B_Z;
wire keyon_I_Z;
wire con_I_3;
wire op_Z;
wire pre_con;
wire rhyon_csr;
wire rhy_oen_Z;
wire pre_keyon;
wire ksr_II;
wire viben_I;
wire amen_IV;
wire n6_7;
wire pg_rst_II_Z;
wire op_out;
wire con_out;
wire [7:0] value_B_Z;
wire [7:0] value_A_Z;
wire [1:0] wavsel_I_Z;
wire [1:0] group_Z;
wire [17:2] slot_Z;
wire [2:0] block_I;
wire [9:0] fnum_I;
wire [2:0] fb_I;
wire [3:0] rrate_I;
wire [3:0] sl_I;
wire [3:0] drate_I;
wire [3:0] arate_I;
wire [5:0] tl_IV;
wire [1:0] ksl_IV;
wire [3:0] mul_II;
wire [29:29] shift_out;
wire [2:0] vib_cnt;
wire [3:0] trem_Z;
wire [3:1] keycode_II_Z;
wire [9:0] phase_IV;
wire [9:0] eg_V_Z;
wire [12:0] op_result_Z;
wire VCC;
wire GND;
  LUT3 write_s1 (
    .F(write_4),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(bus_address[3]) 
);
defparam write_s1.INIT=8'h01;
  LUT4 write_s3 (
    .F(write_6),
    .I0(bus_address[4]),
    .I1(bus_address[5]),
    .I2(write_7),
    .I3(n227_5) 
);
defparam write_s3.INIT=16'h1000;
  LUT2 write_s4 (
    .F(write_7),
    .I0(bus_address[6]),
    .I1(bus_address[7]) 
);
defparam write_s4.INIT=4'h8;
  LUT3 write_s5 (
    .F(write),
    .I0(write_4),
    .I1(bus_write),
    .I2(write_6) 
);
defparam write_s5.INIT=8'h80;
  jtopl_mmr u_mmr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .write(write),
    .write_4(write_4),
    .bus_write(bus_write),
    .write_6(write_6),
    .ff_enable(ff_enable),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .din_mx_0_4(din_mx_0_4),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address(bus_address[0]),
    .rhy_en_Z(rhy_en_Z),
    .am_dep_Z(am_dep_Z),
    .vib_dep_Z(vib_dep_Z),
    .load_A_Z(load_A_Z),
    .load_B_Z(load_B_Z),
    .flagen_A_Z(flagen_A_Z),
    .flagen_B_Z(flagen_B_Z),
    .clr_flag_A_Z(clr_flag_A_Z),
    .clr_flag_B_Z(clr_flag_B_Z),
    .n250_5(n250_5),
    .n251_5(n251_5),
    .cenop_Z(cenop_Z),
    .cenop_29(cenop_29),
    .keyon_I_Z(keyon_I_Z),
    .con_I_3(con_I_3),
    .w_sound_en0(w_sound_en0),
    .op_Z(op_Z),
    .pre_con(pre_con),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .pre_keyon(pre_keyon),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .value_B_Z(value_B_Z[7:0]),
    .value_A_Z(value_A_Z[7:0]),
    .cnt(cnt[1:0]),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .group_Z(group_Z[1:0]),
    .slot_Z_2(slot_Z[2]),
    .slot_Z_3(slot_Z[3]),
    .slot_Z_4(slot_Z[4]),
    .slot_Z_5(slot_Z[5]),
    .slot_Z_6(slot_Z[6]),
    .slot_Z_7(slot_Z[7]),
    .slot_Z_8(slot_Z[8]),
    .slot_Z_13(slot_Z[13]),
    .slot_Z_14(slot_Z[14]),
    .slot_Z_17(slot_Z[17]),
    .block_I(block_I[2:0]),
    .fnum_I(fnum_I[9:0]),
    .fb_I(fb_I[2:0]),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out(shift_out[29])
);
  jtopl_timers u_timers (
    .load_A_Z(load_A_Z),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .clr_flag_A_Z(clr_flag_A_Z),
    .cenop_Z(cenop_Z),
    .w_sound_en0(w_sound_en0),
    .load_B_Z(load_B_Z),
    .clr_flag_B_Z(clr_flag_B_Z),
    .value_A_Z(value_A_Z[7:0]),
    .value_B_Z(value_B_Z[7:0]),
    .pre_A(pre_A),
    .n6_7(n6_7),
    .pre_B(pre_B)
);
  jtopl_lfo u_lfo (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .cenop_Z(cenop_Z),
    .n6_7(n6_7),
    .w_sound_en0(w_sound_en0),
    .slot_Z_8(slot_Z[8]),
    .slot_Z_17(slot_Z[17]),
    .vib_cnt(vib_cnt[2:0]),
    .trem_Z(trem_Z[3:0])
);
  jtopl_pg u_pg (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .audio_mclk_d(audio_mclk_d),
    .n40_5(n40_5),
    .din_mx_0_4(din_mx_0_4),
    .pg_rst_II_Z(pg_rst_II_Z),
    .rhy_en_Z(rhy_en_Z),
    .w_sound_en0(w_sound_en0),
    .viben_I(viben_I),
    .vib_dep_Z(vib_dep_Z),
    .block_I(block_I[2:0]),
    .slot_Z_13(slot_Z[13]),
    .slot_Z_14(slot_Z[14]),
    .slot_Z_17(slot_Z[17]),
    .mul_II(mul_II[3:0]),
    .fnum_I(fnum_I[9:0]),
    .vib_cnt(vib_cnt[2:0]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .phase_IV(phase_IV[9:0])
);
  jtopl_eg u_eg (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .pre_keyon(pre_keyon),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .audio_mclk_d(audio_mclk_d),
    .n6_7(n6_7),
    .w_sound_en0(w_sound_en0),
    .din_mx_0_4(din_mx_0_4),
    .keyon_I_Z(keyon_I_Z),
    .ksr_II(ksr_II),
    .am_dep_Z(am_dep_Z),
    .amen_IV(amen_IV),
    .fnum_I(fnum_I[9:6]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .rrate_I(rrate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .shift_out(shift_out[29]),
    .tl_IV(tl_IV[5:0]),
    .trem_Z(trem_Z[3:0]),
    .ksl_IV(ksl_IV[1:0]),
    .pg_rst_II_Z(pg_rst_II_Z),
    .eg_V_Z(eg_V_Z[9:0])
);
  jtopl_op u_op (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .pre_con(pre_con),
    .con_I_3(con_I_3),
    .op_Z(op_Z),
    .phase_IV(phase_IV[9:0]),
    .eg_V_Z(eg_V_Z[9:0]),
    .fb_I(fb_I[2:0]),
    .group_Z(group_Z[1:0]),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .op_out(op_out),
    .con_out(con_out),
    .op_result_Z(op_result_Z[12:0])
);
  jtopl_acc u_acc (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .n6_7(n6_7),
    .w_sound_en0(w_sound_en0),
    .op_out(op_out),
    .con_out(con_out),
    .rhy_en_Z(rhy_en_Z),
    .op_result_Z(op_result_Z[12:0]),
    .slot_Z(slot_Z[7:2]),
    .w_sound_out0(w_sound_out0[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl */
module jtopl2 (
  n227_5,
  bus_write,
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  n13_5,
  n6_9,
  din_mx_0_4,
  n40_5,
  bus_address,
  bus_wdata,
  write_4,
  write_6,
  flagen_A_Z,
  flagen_B_Z,
  n250_5,
  n251_5,
  cenop_Z,
  cenop_29,
  w_sound_en0,
  pre_A,
  pre_B,
  cnt,
  w_sound_out0
)
;
input n227_5;
input bus_write;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input n13_5;
input n6_9;
input din_mx_0_4;
input n40_5;
input [7:0] bus_address;
input [7:0] bus_wdata;
output write_4;
output write_6;
output flagen_A_Z;
output flagen_B_Z;
output n250_5;
output n251_5;
output cenop_Z;
output cenop_29;
output w_sound_en0;
output pre_A;
output pre_B;
output [1:0] cnt;
output [15:0] w_sound_out0;
wire VCC;
wire GND;
  jtopl u_base (
    .n227_5(n227_5),
    .bus_write(bus_write),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .din_mx_0_4(din_mx_0_4),
    .n40_5(n40_5),
    .bus_address(bus_address[7:0]),
    .bus_wdata(bus_wdata[7:0]),
    .write_4(write_4),
    .write_6(write_6),
    .flagen_A_Z(flagen_A_Z),
    .flagen_B_Z(flagen_B_Z),
    .n250_5(n250_5),
    .n251_5(n251_5),
    .cenop_Z(cenop_Z),
    .cenop_29(cenop_29),
    .w_sound_en0(w_sound_en0),
    .pre_A(pre_A),
    .pre_B(pre_B),
    .cnt(cnt[1:0]),
    .w_sound_out0(w_sound_out0[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl2 */
module jtopl_div_0 (
  cnt,
  n13_5,
  n6_9
)
;
input [1:0] cnt;
output n13_5;
output n6_9;
wire VCC;
wire GND;
  LUT2 n13_s1 (
    .F(n13_5),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n13_s1.INIT=4'h8;
  LUT2 n6_s3 (
    .F(n6_9),
    .I0(cnt[0]),
    .I1(cnt[1]) 
);
defparam n6_s3.INIT=4'h6;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_div_0 */
module jtopl_slot_cnt_0 (
  clk_14m_d,
  cenop_Z,
  zero,
  op_Z,
  subslot_Z,
  group_Z,
  slot_Z_2,
  slot_Z_3,
  slot_Z_4,
  slot_Z_5,
  slot_Z_6,
  slot_Z_7,
  slot_Z_8,
  slot_Z_11,
  slot_Z_12,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17
)
;
input clk_14m_d;
input cenop_Z;
output zero;
output op_Z;
output [2:0] subslot_Z;
output [1:0] group_Z;
output slot_Z_2;
output slot_Z_3;
output slot_Z_4;
output slot_Z_5;
output slot_Z_6;
output slot_Z_7;
output slot_Z_8;
output slot_Z_11;
output slot_Z_12;
output slot_Z_13;
output slot_Z_14;
output slot_Z_17;
wire n28_3;
wire n51_4;
wire n22_7;
wire n47_16;
wire n9_7;
wire n8_5;
wire n20_5;
wire n28_4;
wire n29_6;
wire n21_10;
wire n10_10;
wire [16:1] slot_Z_0;
wire VCC;
wire GND;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(n28_4),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[2]) 
);
defparam n28_s0.INIT=8'h40;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(subslot_Z[1]),
    .I1(subslot_Z[0]),
    .I2(cenop_Z),
    .I3(subslot_Z[2]) 
);
defparam n51_s1.INIT=16'h4000;
  LUT3 n22_s2 (
    .F(n22_7),
    .I0(group_Z[0]),
    .I1(group_Z[1]),
    .I2(n51_4) 
);
defparam n22_s2.INIT=8'h40;
  LUT3 n47_s9 (
    .F(n47_16),
    .I0(subslot_Z[1]),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[2]) 
);
defparam n47_s9.INIT=8'h3A;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(subslot_Z[0]),
    .I1(subslot_Z[1]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s2 (
    .F(n8_5),
    .I0(subslot_Z[0]),
    .I1(subslot_Z[1]),
    .I2(subslot_Z[2]) 
);
defparam n8_s2.INIT=8'h78;
  LUT2 n20_s2 (
    .F(n20_5),
    .I0(group_Z[0]),
    .I1(group_Z[1]) 
);
defparam n20_s2.INIT=4'h6;
  LUT3 n28_s1 (
    .F(n28_4),
    .I0(group_Z[0]),
    .I1(group_Z[1]),
    .I2(subslot_Z[1]) 
);
defparam n28_s1.INIT=8'hE3;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(cenop_Z),
    .I1(n28_4),
    .I2(subslot_Z[0]),
    .I3(subslot_Z[2]) 
);
defparam n29_s2.INIT=16'h2000;
  DFFRE subslot_1_s0 (
    .Q(subslot_Z[1]),
    .D(n9_7),
    .CLK(clk_14m_d),
    .RESET(n51_4),
    .CE(cenop_Z) 
);
  DFFRE subslot_0_s0 (
    .Q(subslot_Z[0]),
    .D(n10_10),
    .CLK(clk_14m_d),
    .RESET(n51_4),
    .CE(cenop_Z) 
);
  DFFRE group_1_s0 (
    .Q(group_Z[1]),
    .D(n20_5),
    .CLK(clk_14m_d),
    .RESET(n22_7),
    .CE(n51_4) 
);
  DFFRE group_0_s0 (
    .Q(group_Z[0]),
    .D(n21_10),
    .CLK(clk_14m_d),
    .RESET(n22_7),
    .CE(n51_4) 
);
  DFFRE slot_17_s0 (
    .Q(slot_Z_17),
    .D(slot_Z_0[16]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_16_s0 (
    .Q(slot_Z_0[16]),
    .D(slot_Z_0[15]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_15_s0 (
    .Q(slot_Z_0[15]),
    .D(slot_Z_14),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_14_s0 (
    .Q(slot_Z_14),
    .D(slot_Z_13),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_13_s0 (
    .Q(slot_Z_13),
    .D(slot_Z_12),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_12_s0 (
    .Q(slot_Z_12),
    .D(slot_Z_11),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_11_s0 (
    .Q(slot_Z_11),
    .D(slot_Z_0[10]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_10_s0 (
    .Q(slot_Z_0[10]),
    .D(slot_Z_0[9]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_9_s0 (
    .Q(slot_Z_0[9]),
    .D(slot_Z_8),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_8_s0 (
    .Q(slot_Z_8),
    .D(slot_Z_7),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_7_s0 (
    .Q(slot_Z_7),
    .D(slot_Z_6),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_6_s0 (
    .Q(slot_Z_6),
    .D(slot_Z_5),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_5_s0 (
    .Q(slot_Z_5),
    .D(slot_Z_4),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_4_s0 (
    .Q(slot_Z_4),
    .D(slot_Z_3),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_3_s0 (
    .Q(slot_Z_3),
    .D(slot_Z_2),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_2_s0 (
    .Q(slot_Z_2),
    .D(slot_Z_0[1]),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_1_s0 (
    .Q(slot_Z_0[1]),
    .D(zero),
    .CLK(clk_14m_d),
    .RESET(n29_6),
    .CE(cenop_Z) 
);
  DFFRE slot_0_s0 (
    .Q(zero),
    .D(n28_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_s0 (
    .Q(op_Z),
    .D(n47_16),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE subslot_2_s0 (
    .Q(subslot_Z[2]),
    .D(n8_5),
    .CLK(clk_14m_d),
    .RESET(n51_4),
    .CE(cenop_Z) 
);
  INV n21_s5 (
    .O(n21_10),
    .I(group_Z[0]) 
);
  INV n10_s5 (
    .O(n10_10),
    .I(subslot_Z[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_slot_cnt_0 */
module jtopl_sh_rst_5 (
  clk_14m_d,
  cenop_Z,
  audio_mclk_d,
  regop_in,
  ksr_II,
  viben_I,
  amen_IV,
  din_mx_0_4,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out_29,
  shift_out_32,
  shift_out_33
)
;
input clk_14m_d;
input cenop_Z;
input audio_mclk_d;
input [33:0] regop_in;
output ksr_II;
output viben_I;
output amen_IV;
output din_mx_0_4;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output shift_out_29;
output shift_out_32;
output shift_out_33;
wire [16:0] \bits[0] ;
wire [16:0] \bits[1] ;
wire [16:0] \bits[2] ;
wire [16:0] \bits[3] ;
wire [16:0] \bits[4] ;
wire [16:0] \bits[5] ;
wire [16:0] \bits[6] ;
wire [16:0] \bits[7] ;
wire [16:0] \bits[8] ;
wire [16:0] \bits[9] ;
wire [16:0] \bits[10] ;
wire [16:0] \bits[11] ;
wire [16:0] \bits[12] ;
wire [16:0] \bits[13] ;
wire [16:0] \bits[14] ;
wire [16:0] \bits[15] ;
wire [16:0] \bits[16] ;
wire [16:0] \bits[17] ;
wire [16:0] \bits[18] ;
wire [16:0] \bits[19] ;
wire [16:0] \bits[20] ;
wire [16:0] \bits[21] ;
wire [16:0] \bits[22] ;
wire [16:0] \bits[23] ;
wire [16:0] \bits[24] ;
wire [16:0] \bits[25] ;
wire [16:0] \bits[26] ;
wire [16:0] \bits[27] ;
wire [16:0] \bits[28] ;
wire [16:0] \bits[29] ;
wire [16:0] \bits[30] ;
wire [16:0] \bits[31] ;
wire [16:0] \bits[32] ;
wire [16:0] \bits[33] ;
wire VCC;
wire GND;
  LUT2 din_mx_0_s1 (
    .F(din_mx_0_4),
    .I0(audio_mclk_d),
    .I1(cenop_Z) 
);
defparam din_mx_0_s1.INIT=4'h8;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(regop_in[0]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_17_s0  (
    .Q(rrate_I[1]),
    .D(\bits[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_16_s0  (
    .Q(\bits[1] [16]),
    .D(\bits[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_15_s0  (
    .Q(\bits[1] [15]),
    .D(\bits[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(\bits[1] [14]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(regop_in[1]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_17_s0  (
    .Q(rrate_I[2]),
    .D(\bits[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_16_s0  (
    .Q(\bits[2] [16]),
    .D(\bits[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_15_s0  (
    .Q(\bits[2] [15]),
    .D(\bits[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(\bits[2] [14]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(regop_in[2]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_17_s0  (
    .Q(rrate_I[3]),
    .D(\bits[3] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_16_s0  (
    .Q(\bits[3] [16]),
    .D(\bits[3] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_15_s0  (
    .Q(\bits[3] [15]),
    .D(\bits[3] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_14_s0  (
    .Q(\bits[3] [14]),
    .D(\bits[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_13_s0  (
    .Q(\bits[3] [13]),
    .D(\bits[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_12_s0  (
    .Q(\bits[3] [12]),
    .D(\bits[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_11_s0  (
    .Q(\bits[3] [11]),
    .D(\bits[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_10_s0  (
    .Q(\bits[3] [10]),
    .D(\bits[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_9_s0  (
    .Q(\bits[3] [9]),
    .D(\bits[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_8_s0  (
    .Q(\bits[3] [8]),
    .D(\bits[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_7_s0  (
    .Q(\bits[3] [7]),
    .D(\bits[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_6_s0  (
    .Q(\bits[3] [6]),
    .D(\bits[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_5_s0  (
    .Q(\bits[3] [5]),
    .D(\bits[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_4_s0  (
    .Q(\bits[3] [4]),
    .D(\bits[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_3_s0  (
    .Q(\bits[3] [3]),
    .D(\bits[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(\bits[3] [2]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(regop_in[3]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_17_s0  (
    .Q(sl_I[0]),
    .D(\bits[4] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_16_s0  (
    .Q(\bits[4] [16]),
    .D(\bits[4] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_15_s0  (
    .Q(\bits[4] [15]),
    .D(\bits[4] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_14_s0  (
    .Q(\bits[4] [14]),
    .D(\bits[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_13_s0  (
    .Q(\bits[4] [13]),
    .D(\bits[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_12_s0  (
    .Q(\bits[4] [12]),
    .D(\bits[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_11_s0  (
    .Q(\bits[4] [11]),
    .D(\bits[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_10_s0  (
    .Q(\bits[4] [10]),
    .D(\bits[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_9_s0  (
    .Q(\bits[4] [9]),
    .D(\bits[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_8_s0  (
    .Q(\bits[4] [8]),
    .D(\bits[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_7_s0  (
    .Q(\bits[4] [7]),
    .D(\bits[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_6_s0  (
    .Q(\bits[4] [6]),
    .D(\bits[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_5_s0  (
    .Q(\bits[4] [5]),
    .D(\bits[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_4_s0  (
    .Q(\bits[4] [4]),
    .D(\bits[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_3_s0  (
    .Q(\bits[4] [3]),
    .D(\bits[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(\bits[4] [2]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(regop_in[4]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_17_s0  (
    .Q(sl_I[1]),
    .D(\bits[5] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_16_s0  (
    .Q(\bits[5] [16]),
    .D(\bits[5] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_15_s0  (
    .Q(\bits[5] [15]),
    .D(\bits[5] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_14_s0  (
    .Q(\bits[5] [14]),
    .D(\bits[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_13_s0  (
    .Q(\bits[5] [13]),
    .D(\bits[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_12_s0  (
    .Q(\bits[5] [12]),
    .D(\bits[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_11_s0  (
    .Q(\bits[5] [11]),
    .D(\bits[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_10_s0  (
    .Q(\bits[5] [10]),
    .D(\bits[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_9_s0  (
    .Q(\bits[5] [9]),
    .D(\bits[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_8_s0  (
    .Q(\bits[5] [8]),
    .D(\bits[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_7_s0  (
    .Q(\bits[5] [7]),
    .D(\bits[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_6_s0  (
    .Q(\bits[5] [6]),
    .D(\bits[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_5_s0  (
    .Q(\bits[5] [5]),
    .D(\bits[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_4_s0  (
    .Q(\bits[5] [4]),
    .D(\bits[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_3_s0  (
    .Q(\bits[5] [3]),
    .D(\bits[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(\bits[5] [2]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(regop_in[5]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_17_s0  (
    .Q(sl_I[2]),
    .D(\bits[6] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_16_s0  (
    .Q(\bits[6] [16]),
    .D(\bits[6] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_15_s0  (
    .Q(\bits[6] [15]),
    .D(\bits[6] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_14_s0  (
    .Q(\bits[6] [14]),
    .D(\bits[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_13_s0  (
    .Q(\bits[6] [13]),
    .D(\bits[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_12_s0  (
    .Q(\bits[6] [12]),
    .D(\bits[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_11_s0  (
    .Q(\bits[6] [11]),
    .D(\bits[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_10_s0  (
    .Q(\bits[6] [10]),
    .D(\bits[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_9_s0  (
    .Q(\bits[6] [9]),
    .D(\bits[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_8_s0  (
    .Q(\bits[6] [8]),
    .D(\bits[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_7_s0  (
    .Q(\bits[6] [7]),
    .D(\bits[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_6_s0  (
    .Q(\bits[6] [6]),
    .D(\bits[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_5_s0  (
    .Q(\bits[6] [5]),
    .D(\bits[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_4_s0  (
    .Q(\bits[6] [4]),
    .D(\bits[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_3_s0  (
    .Q(\bits[6] [3]),
    .D(\bits[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(\bits[6] [2]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(regop_in[6]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_17_s0  (
    .Q(sl_I[3]),
    .D(\bits[7] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_16_s0  (
    .Q(\bits[7] [16]),
    .D(\bits[7] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_15_s0  (
    .Q(\bits[7] [15]),
    .D(\bits[7] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_14_s0  (
    .Q(\bits[7] [14]),
    .D(\bits[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_13_s0  (
    .Q(\bits[7] [13]),
    .D(\bits[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_12_s0  (
    .Q(\bits[7] [12]),
    .D(\bits[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_11_s0  (
    .Q(\bits[7] [11]),
    .D(\bits[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_10_s0  (
    .Q(\bits[7] [10]),
    .D(\bits[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_9_s0  (
    .Q(\bits[7] [9]),
    .D(\bits[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_8_s0  (
    .Q(\bits[7] [8]),
    .D(\bits[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_7_s0  (
    .Q(\bits[7] [7]),
    .D(\bits[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_6_s0  (
    .Q(\bits[7] [6]),
    .D(\bits[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_5_s0  (
    .Q(\bits[7] [5]),
    .D(\bits[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_4_s0  (
    .Q(\bits[7] [4]),
    .D(\bits[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_3_s0  (
    .Q(\bits[7] [3]),
    .D(\bits[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(\bits[7] [2]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(regop_in[7]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_17_s0  (
    .Q(drate_I[0]),
    .D(\bits[8] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_16_s0  (
    .Q(\bits[8] [16]),
    .D(\bits[8] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_15_s0  (
    .Q(\bits[8] [15]),
    .D(\bits[8] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_14_s0  (
    .Q(\bits[8] [14]),
    .D(\bits[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_13_s0  (
    .Q(\bits[8] [13]),
    .D(\bits[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_12_s0  (
    .Q(\bits[8] [12]),
    .D(\bits[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_11_s0  (
    .Q(\bits[8] [11]),
    .D(\bits[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_10_s0  (
    .Q(\bits[8] [10]),
    .D(\bits[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_9_s0  (
    .Q(\bits[8] [9]),
    .D(\bits[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_8_s0  (
    .Q(\bits[8] [8]),
    .D(\bits[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_7_s0  (
    .Q(\bits[8] [7]),
    .D(\bits[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_6_s0  (
    .Q(\bits[8] [6]),
    .D(\bits[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_5_s0  (
    .Q(\bits[8] [5]),
    .D(\bits[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_4_s0  (
    .Q(\bits[8] [4]),
    .D(\bits[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_3_s0  (
    .Q(\bits[8] [3]),
    .D(\bits[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(\bits[8] [2]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(regop_in[8]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_17_s0  (
    .Q(drate_I[1]),
    .D(\bits[9] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_16_s0  (
    .Q(\bits[9] [16]),
    .D(\bits[9] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_15_s0  (
    .Q(\bits[9] [15]),
    .D(\bits[9] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_14_s0  (
    .Q(\bits[9] [14]),
    .D(\bits[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_13_s0  (
    .Q(\bits[9] [13]),
    .D(\bits[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_12_s0  (
    .Q(\bits[9] [12]),
    .D(\bits[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_11_s0  (
    .Q(\bits[9] [11]),
    .D(\bits[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_10_s0  (
    .Q(\bits[9] [10]),
    .D(\bits[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_9_s0  (
    .Q(\bits[9] [9]),
    .D(\bits[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_8_s0  (
    .Q(\bits[9] [8]),
    .D(\bits[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_7_s0  (
    .Q(\bits[9] [7]),
    .D(\bits[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_6_s0  (
    .Q(\bits[9] [6]),
    .D(\bits[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_5_s0  (
    .Q(\bits[9] [5]),
    .D(\bits[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_4_s0  (
    .Q(\bits[9] [4]),
    .D(\bits[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_3_s0  (
    .Q(\bits[9] [3]),
    .D(\bits[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(\bits[9] [2]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(regop_in[9]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_17_s0  (
    .Q(drate_I[2]),
    .D(\bits[10] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_16_s0  (
    .Q(\bits[10] [16]),
    .D(\bits[10] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_15_s0  (
    .Q(\bits[10] [15]),
    .D(\bits[10] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_14_s0  (
    .Q(\bits[10] [14]),
    .D(\bits[10] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_13_s0  (
    .Q(\bits[10] [13]),
    .D(\bits[10] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_12_s0  (
    .Q(\bits[10] [12]),
    .D(\bits[10] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_11_s0  (
    .Q(\bits[10] [11]),
    .D(\bits[10] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_10_s0  (
    .Q(\bits[10] [10]),
    .D(\bits[10] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_9_s0  (
    .Q(\bits[10] [9]),
    .D(\bits[10] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_8_s0  (
    .Q(\bits[10] [8]),
    .D(\bits[10] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_7_s0  (
    .Q(\bits[10] [7]),
    .D(\bits[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_6_s0  (
    .Q(\bits[10] [6]),
    .D(\bits[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_5_s0  (
    .Q(\bits[10] [5]),
    .D(\bits[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_4_s0  (
    .Q(\bits[10] [4]),
    .D(\bits[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_3_s0  (
    .Q(\bits[10] [3]),
    .D(\bits[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(\bits[10] [2]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(regop_in[10]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_17_s0  (
    .Q(drate_I[3]),
    .D(\bits[11] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_16_s0  (
    .Q(\bits[11] [16]),
    .D(\bits[11] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_15_s0  (
    .Q(\bits[11] [15]),
    .D(\bits[11] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_14_s0  (
    .Q(\bits[11] [14]),
    .D(\bits[11] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_13_s0  (
    .Q(\bits[11] [13]),
    .D(\bits[11] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_12_s0  (
    .Q(\bits[11] [12]),
    .D(\bits[11] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_11_s0  (
    .Q(\bits[11] [11]),
    .D(\bits[11] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_10_s0  (
    .Q(\bits[11] [10]),
    .D(\bits[11] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_9_s0  (
    .Q(\bits[11] [9]),
    .D(\bits[11] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_8_s0  (
    .Q(\bits[11] [8]),
    .D(\bits[11] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_7_s0  (
    .Q(\bits[11] [7]),
    .D(\bits[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_6_s0  (
    .Q(\bits[11] [6]),
    .D(\bits[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_5_s0  (
    .Q(\bits[11] [5]),
    .D(\bits[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_4_s0  (
    .Q(\bits[11] [4]),
    .D(\bits[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_3_s0  (
    .Q(\bits[11] [3]),
    .D(\bits[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(\bits[11] [2]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(regop_in[11]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_17_s0  (
    .Q(arate_I[0]),
    .D(\bits[12] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_16_s0  (
    .Q(\bits[12] [16]),
    .D(\bits[12] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_15_s0  (
    .Q(\bits[12] [15]),
    .D(\bits[12] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_14_s0  (
    .Q(\bits[12] [14]),
    .D(\bits[12] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_13_s0  (
    .Q(\bits[12] [13]),
    .D(\bits[12] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_12_s0  (
    .Q(\bits[12] [12]),
    .D(\bits[12] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_11_s0  (
    .Q(\bits[12] [11]),
    .D(\bits[12] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_10_s0  (
    .Q(\bits[12] [10]),
    .D(\bits[12] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_9_s0  (
    .Q(\bits[12] [9]),
    .D(\bits[12] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_8_s0  (
    .Q(\bits[12] [8]),
    .D(\bits[12] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_7_s0  (
    .Q(\bits[12] [7]),
    .D(\bits[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_6_s0  (
    .Q(\bits[12] [6]),
    .D(\bits[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_5_s0  (
    .Q(\bits[12] [5]),
    .D(\bits[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_4_s0  (
    .Q(\bits[12] [4]),
    .D(\bits[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_3_s0  (
    .Q(\bits[12] [3]),
    .D(\bits[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(\bits[12] [2]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(regop_in[12]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_17_s0  (
    .Q(arate_I[1]),
    .D(\bits[13] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_16_s0  (
    .Q(\bits[13] [16]),
    .D(\bits[13] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_15_s0  (
    .Q(\bits[13] [15]),
    .D(\bits[13] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_14_s0  (
    .Q(\bits[13] [14]),
    .D(\bits[13] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_13_s0  (
    .Q(\bits[13] [13]),
    .D(\bits[13] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_12_s0  (
    .Q(\bits[13] [12]),
    .D(\bits[13] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_11_s0  (
    .Q(\bits[13] [11]),
    .D(\bits[13] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_10_s0  (
    .Q(\bits[13] [10]),
    .D(\bits[13] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_9_s0  (
    .Q(\bits[13] [9]),
    .D(\bits[13] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_8_s0  (
    .Q(\bits[13] [8]),
    .D(\bits[13] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_7_s0  (
    .Q(\bits[13] [7]),
    .D(\bits[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_6_s0  (
    .Q(\bits[13] [6]),
    .D(\bits[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_5_s0  (
    .Q(\bits[13] [5]),
    .D(\bits[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_4_s0  (
    .Q(\bits[13] [4]),
    .D(\bits[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_3_s0  (
    .Q(\bits[13] [3]),
    .D(\bits[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(\bits[13] [2]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(regop_in[13]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_17_s0  (
    .Q(arate_I[2]),
    .D(\bits[14] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_16_s0  (
    .Q(\bits[14] [16]),
    .D(\bits[14] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_15_s0  (
    .Q(\bits[14] [15]),
    .D(\bits[14] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_14_s0  (
    .Q(\bits[14] [14]),
    .D(\bits[14] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_13_s0  (
    .Q(\bits[14] [13]),
    .D(\bits[14] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_12_s0  (
    .Q(\bits[14] [12]),
    .D(\bits[14] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_11_s0  (
    .Q(\bits[14] [11]),
    .D(\bits[14] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_10_s0  (
    .Q(\bits[14] [10]),
    .D(\bits[14] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_9_s0  (
    .Q(\bits[14] [9]),
    .D(\bits[14] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_8_s0  (
    .Q(\bits[14] [8]),
    .D(\bits[14] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_7_s0  (
    .Q(\bits[14] [7]),
    .D(\bits[14] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_6_s0  (
    .Q(\bits[14] [6]),
    .D(\bits[14] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_5_s0  (
    .Q(\bits[14] [5]),
    .D(\bits[14] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_4_s0  (
    .Q(\bits[14] [4]),
    .D(\bits[14] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_3_s0  (
    .Q(\bits[14] [3]),
    .D(\bits[14] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(\bits[14] [2]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(regop_in[14]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_17_s0  (
    .Q(arate_I[3]),
    .D(\bits[15] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_16_s0  (
    .Q(\bits[15] [16]),
    .D(\bits[15] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_15_s0  (
    .Q(\bits[15] [15]),
    .D(\bits[15] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_14_s0  (
    .Q(\bits[15] [14]),
    .D(\bits[15] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_13_s0  (
    .Q(\bits[15] [13]),
    .D(\bits[15] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_12_s0  (
    .Q(\bits[15] [12]),
    .D(\bits[15] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_11_s0  (
    .Q(\bits[15] [11]),
    .D(\bits[15] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_10_s0  (
    .Q(\bits[15] [10]),
    .D(\bits[15] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_9_s0  (
    .Q(\bits[15] [9]),
    .D(\bits[15] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_8_s0  (
    .Q(\bits[15] [8]),
    .D(\bits[15] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_7_s0  (
    .Q(\bits[15] [7]),
    .D(\bits[15] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_6_s0  (
    .Q(\bits[15] [6]),
    .D(\bits[15] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_5_s0  (
    .Q(\bits[15] [5]),
    .D(\bits[15] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_4_s0  (
    .Q(\bits[15] [4]),
    .D(\bits[15] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_3_s0  (
    .Q(\bits[15] [3]),
    .D(\bits[15] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(\bits[15] [2]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(regop_in[15]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_17_s0  (
    .Q(tl_IV[0]),
    .D(\bits[16] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_16_s0  (
    .Q(\bits[16] [16]),
    .D(\bits[16] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_15_s0  (
    .Q(\bits[16] [15]),
    .D(\bits[16] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_14_s0  (
    .Q(\bits[16] [14]),
    .D(\bits[16] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_13_s0  (
    .Q(\bits[16] [13]),
    .D(\bits[16] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_12_s0  (
    .Q(\bits[16] [12]),
    .D(\bits[16] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_11_s0  (
    .Q(\bits[16] [11]),
    .D(\bits[16] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_10_s0  (
    .Q(\bits[16] [10]),
    .D(\bits[16] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_9_s0  (
    .Q(\bits[16] [9]),
    .D(\bits[16] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_8_s0  (
    .Q(\bits[16] [8]),
    .D(\bits[16] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_7_s0  (
    .Q(\bits[16] [7]),
    .D(\bits[16] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_6_s0  (
    .Q(\bits[16] [6]),
    .D(\bits[16] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_5_s0  (
    .Q(\bits[16] [5]),
    .D(\bits[16] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_4_s0  (
    .Q(\bits[16] [4]),
    .D(\bits[16] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_3_s0  (
    .Q(\bits[16] [3]),
    .D(\bits[16] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(\bits[16] [2]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(regop_in[16]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_17_s0  (
    .Q(tl_IV[1]),
    .D(\bits[17] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_16_s0  (
    .Q(\bits[17] [16]),
    .D(\bits[17] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_15_s0  (
    .Q(\bits[17] [15]),
    .D(\bits[17] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_14_s0  (
    .Q(\bits[17] [14]),
    .D(\bits[17] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_13_s0  (
    .Q(\bits[17] [13]),
    .D(\bits[17] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_12_s0  (
    .Q(\bits[17] [12]),
    .D(\bits[17] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_11_s0  (
    .Q(\bits[17] [11]),
    .D(\bits[17] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_10_s0  (
    .Q(\bits[17] [10]),
    .D(\bits[17] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_9_s0  (
    .Q(\bits[17] [9]),
    .D(\bits[17] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_8_s0  (
    .Q(\bits[17] [8]),
    .D(\bits[17] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_7_s0  (
    .Q(\bits[17] [7]),
    .D(\bits[17] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_6_s0  (
    .Q(\bits[17] [6]),
    .D(\bits[17] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_5_s0  (
    .Q(\bits[17] [5]),
    .D(\bits[17] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_4_s0  (
    .Q(\bits[17] [4]),
    .D(\bits[17] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_3_s0  (
    .Q(\bits[17] [3]),
    .D(\bits[17] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(\bits[17] [2]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(regop_in[17]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_17_s0  (
    .Q(tl_IV[2]),
    .D(\bits[18] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_16_s0  (
    .Q(\bits[18] [16]),
    .D(\bits[18] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_15_s0  (
    .Q(\bits[18] [15]),
    .D(\bits[18] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_14_s0  (
    .Q(\bits[18] [14]),
    .D(\bits[18] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_13_s0  (
    .Q(\bits[18] [13]),
    .D(\bits[18] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_12_s0  (
    .Q(\bits[18] [12]),
    .D(\bits[18] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_11_s0  (
    .Q(\bits[18] [11]),
    .D(\bits[18] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_10_s0  (
    .Q(\bits[18] [10]),
    .D(\bits[18] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_9_s0  (
    .Q(\bits[18] [9]),
    .D(\bits[18] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_8_s0  (
    .Q(\bits[18] [8]),
    .D(\bits[18] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_7_s0  (
    .Q(\bits[18] [7]),
    .D(\bits[18] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_6_s0  (
    .Q(\bits[18] [6]),
    .D(\bits[18] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_5_s0  (
    .Q(\bits[18] [5]),
    .D(\bits[18] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_4_s0  (
    .Q(\bits[18] [4]),
    .D(\bits[18] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_3_s0  (
    .Q(\bits[18] [3]),
    .D(\bits[18] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(\bits[18] [2]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(regop_in[18]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_17_s0  (
    .Q(tl_IV[3]),
    .D(\bits[19] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_16_s0  (
    .Q(\bits[19] [16]),
    .D(\bits[19] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_15_s0  (
    .Q(\bits[19] [15]),
    .D(\bits[19] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_14_s0  (
    .Q(\bits[19] [14]),
    .D(\bits[19] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_13_s0  (
    .Q(\bits[19] [13]),
    .D(\bits[19] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_12_s0  (
    .Q(\bits[19] [12]),
    .D(\bits[19] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_11_s0  (
    .Q(\bits[19] [11]),
    .D(\bits[19] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_10_s0  (
    .Q(\bits[19] [10]),
    .D(\bits[19] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_9_s0  (
    .Q(\bits[19] [9]),
    .D(\bits[19] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_8_s0  (
    .Q(\bits[19] [8]),
    .D(\bits[19] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_7_s0  (
    .Q(\bits[19] [7]),
    .D(\bits[19] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_6_s0  (
    .Q(\bits[19] [6]),
    .D(\bits[19] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_5_s0  (
    .Q(\bits[19] [5]),
    .D(\bits[19] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_4_s0  (
    .Q(\bits[19] [4]),
    .D(\bits[19] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_3_s0  (
    .Q(\bits[19] [3]),
    .D(\bits[19] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(\bits[19] [2]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(regop_in[19]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_17_s0  (
    .Q(tl_IV[4]),
    .D(\bits[20] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_16_s0  (
    .Q(\bits[20] [16]),
    .D(\bits[20] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_15_s0  (
    .Q(\bits[20] [15]),
    .D(\bits[20] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_14_s0  (
    .Q(\bits[20] [14]),
    .D(\bits[20] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_13_s0  (
    .Q(\bits[20] [13]),
    .D(\bits[20] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_12_s0  (
    .Q(\bits[20] [12]),
    .D(\bits[20] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_11_s0  (
    .Q(\bits[20] [11]),
    .D(\bits[20] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_10_s0  (
    .Q(\bits[20] [10]),
    .D(\bits[20] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_9_s0  (
    .Q(\bits[20] [9]),
    .D(\bits[20] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_8_s0  (
    .Q(\bits[20] [8]),
    .D(\bits[20] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_7_s0  (
    .Q(\bits[20] [7]),
    .D(\bits[20] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_6_s0  (
    .Q(\bits[20] [6]),
    .D(\bits[20] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_5_s0  (
    .Q(\bits[20] [5]),
    .D(\bits[20] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_4_s0  (
    .Q(\bits[20] [4]),
    .D(\bits[20] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_3_s0  (
    .Q(\bits[20] [3]),
    .D(\bits[20] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(\bits[20] [2]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(regop_in[20]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_17_s0  (
    .Q(tl_IV[5]),
    .D(\bits[21] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_16_s0  (
    .Q(\bits[21] [16]),
    .D(\bits[21] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_15_s0  (
    .Q(\bits[21] [15]),
    .D(\bits[21] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_14_s0  (
    .Q(\bits[21] [14]),
    .D(\bits[21] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_13_s0  (
    .Q(\bits[21] [13]),
    .D(\bits[21] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_12_s0  (
    .Q(\bits[21] [12]),
    .D(\bits[21] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_11_s0  (
    .Q(\bits[21] [11]),
    .D(\bits[21] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_10_s0  (
    .Q(\bits[21] [10]),
    .D(\bits[21] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_9_s0  (
    .Q(\bits[21] [9]),
    .D(\bits[21] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_8_s0  (
    .Q(\bits[21] [8]),
    .D(\bits[21] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_7_s0  (
    .Q(\bits[21] [7]),
    .D(\bits[21] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_6_s0  (
    .Q(\bits[21] [6]),
    .D(\bits[21] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_5_s0  (
    .Q(\bits[21] [5]),
    .D(\bits[21] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_4_s0  (
    .Q(\bits[21] [4]),
    .D(\bits[21] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_3_s0  (
    .Q(\bits[21] [3]),
    .D(\bits[21] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(\bits[21] [2]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(regop_in[21]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_17_s0  (
    .Q(ksl_IV[0]),
    .D(\bits[22] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_16_s0  (
    .Q(\bits[22] [16]),
    .D(\bits[22] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_15_s0  (
    .Q(\bits[22] [15]),
    .D(\bits[22] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_14_s0  (
    .Q(\bits[22] [14]),
    .D(\bits[22] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_13_s0  (
    .Q(\bits[22] [13]),
    .D(\bits[22] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_12_s0  (
    .Q(\bits[22] [12]),
    .D(\bits[22] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_11_s0  (
    .Q(\bits[22] [11]),
    .D(\bits[22] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_10_s0  (
    .Q(\bits[22] [10]),
    .D(\bits[22] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_9_s0  (
    .Q(\bits[22] [9]),
    .D(\bits[22] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_8_s0  (
    .Q(\bits[22] [8]),
    .D(\bits[22] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_7_s0  (
    .Q(\bits[22] [7]),
    .D(\bits[22] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_6_s0  (
    .Q(\bits[22] [6]),
    .D(\bits[22] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_5_s0  (
    .Q(\bits[22] [5]),
    .D(\bits[22] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_4_s0  (
    .Q(\bits[22] [4]),
    .D(\bits[22] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_3_s0  (
    .Q(\bits[22] [3]),
    .D(\bits[22] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(\bits[22] [2]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(regop_in[22]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_17_s0  (
    .Q(ksl_IV[1]),
    .D(\bits[23] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_16_s0  (
    .Q(\bits[23] [16]),
    .D(\bits[23] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_15_s0  (
    .Q(\bits[23] [15]),
    .D(\bits[23] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_14_s0  (
    .Q(\bits[23] [14]),
    .D(\bits[23] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_13_s0  (
    .Q(\bits[23] [13]),
    .D(\bits[23] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_12_s0  (
    .Q(\bits[23] [12]),
    .D(\bits[23] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_11_s0  (
    .Q(\bits[23] [11]),
    .D(\bits[23] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_10_s0  (
    .Q(\bits[23] [10]),
    .D(\bits[23] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_9_s0  (
    .Q(\bits[23] [9]),
    .D(\bits[23] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_8_s0  (
    .Q(\bits[23] [8]),
    .D(\bits[23] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_7_s0  (
    .Q(\bits[23] [7]),
    .D(\bits[23] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_6_s0  (
    .Q(\bits[23] [6]),
    .D(\bits[23] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_5_s0  (
    .Q(\bits[23] [5]),
    .D(\bits[23] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_4_s0  (
    .Q(\bits[23] [4]),
    .D(\bits[23] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_3_s0  (
    .Q(\bits[23] [3]),
    .D(\bits[23] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(\bits[23] [2]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(regop_in[23]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_17_s0  (
    .Q(mul_II[0]),
    .D(\bits[24] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_16_s0  (
    .Q(\bits[24] [16]),
    .D(\bits[24] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_15_s0  (
    .Q(\bits[24] [15]),
    .D(\bits[24] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_14_s0  (
    .Q(\bits[24] [14]),
    .D(\bits[24] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_13_s0  (
    .Q(\bits[24] [13]),
    .D(\bits[24] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_12_s0  (
    .Q(\bits[24] [12]),
    .D(\bits[24] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_11_s0  (
    .Q(\bits[24] [11]),
    .D(\bits[24] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_10_s0  (
    .Q(\bits[24] [10]),
    .D(\bits[24] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_9_s0  (
    .Q(\bits[24] [9]),
    .D(\bits[24] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_8_s0  (
    .Q(\bits[24] [8]),
    .D(\bits[24] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_7_s0  (
    .Q(\bits[24] [7]),
    .D(\bits[24] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_6_s0  (
    .Q(\bits[24] [6]),
    .D(\bits[24] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_5_s0  (
    .Q(\bits[24] [5]),
    .D(\bits[24] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_4_s0  (
    .Q(\bits[24] [4]),
    .D(\bits[24] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_3_s0  (
    .Q(\bits[24] [3]),
    .D(\bits[24] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(\bits[24] [2]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(regop_in[24]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_17_s0  (
    .Q(mul_II[1]),
    .D(\bits[25] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_16_s0  (
    .Q(\bits[25] [16]),
    .D(\bits[25] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_15_s0  (
    .Q(\bits[25] [15]),
    .D(\bits[25] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_14_s0  (
    .Q(\bits[25] [14]),
    .D(\bits[25] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_13_s0  (
    .Q(\bits[25] [13]),
    .D(\bits[25] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_12_s0  (
    .Q(\bits[25] [12]),
    .D(\bits[25] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_11_s0  (
    .Q(\bits[25] [11]),
    .D(\bits[25] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_10_s0  (
    .Q(\bits[25] [10]),
    .D(\bits[25] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_9_s0  (
    .Q(\bits[25] [9]),
    .D(\bits[25] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_8_s0  (
    .Q(\bits[25] [8]),
    .D(\bits[25] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_7_s0  (
    .Q(\bits[25] [7]),
    .D(\bits[25] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_6_s0  (
    .Q(\bits[25] [6]),
    .D(\bits[25] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_5_s0  (
    .Q(\bits[25] [5]),
    .D(\bits[25] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_4_s0  (
    .Q(\bits[25] [4]),
    .D(\bits[25] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_3_s0  (
    .Q(\bits[25] [3]),
    .D(\bits[25] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(\bits[25] [2]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(regop_in[25]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_17_s0  (
    .Q(mul_II[2]),
    .D(\bits[26] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_16_s0  (
    .Q(\bits[26] [16]),
    .D(\bits[26] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_15_s0  (
    .Q(\bits[26] [15]),
    .D(\bits[26] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_14_s0  (
    .Q(\bits[26] [14]),
    .D(\bits[26] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_13_s0  (
    .Q(\bits[26] [13]),
    .D(\bits[26] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_12_s0  (
    .Q(\bits[26] [12]),
    .D(\bits[26] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_11_s0  (
    .Q(\bits[26] [11]),
    .D(\bits[26] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_10_s0  (
    .Q(\bits[26] [10]),
    .D(\bits[26] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_9_s0  (
    .Q(\bits[26] [9]),
    .D(\bits[26] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_8_s0  (
    .Q(\bits[26] [8]),
    .D(\bits[26] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_7_s0  (
    .Q(\bits[26] [7]),
    .D(\bits[26] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_6_s0  (
    .Q(\bits[26] [6]),
    .D(\bits[26] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_5_s0  (
    .Q(\bits[26] [5]),
    .D(\bits[26] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_4_s0  (
    .Q(\bits[26] [4]),
    .D(\bits[26] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_3_s0  (
    .Q(\bits[26] [3]),
    .D(\bits[26] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_2_s0  (
    .Q(\bits[26] [2]),
    .D(\bits[26] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_1_s0  (
    .Q(\bits[26] [1]),
    .D(\bits[26] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[26]_0_s0  (
    .Q(\bits[26] [0]),
    .D(regop_in[26]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_17_s0  (
    .Q(mul_II[3]),
    .D(\bits[27] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_16_s0  (
    .Q(\bits[27] [16]),
    .D(\bits[27] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_15_s0  (
    .Q(\bits[27] [15]),
    .D(\bits[27] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_14_s0  (
    .Q(\bits[27] [14]),
    .D(\bits[27] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_13_s0  (
    .Q(\bits[27] [13]),
    .D(\bits[27] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_12_s0  (
    .Q(\bits[27] [12]),
    .D(\bits[27] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_11_s0  (
    .Q(\bits[27] [11]),
    .D(\bits[27] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_10_s0  (
    .Q(\bits[27] [10]),
    .D(\bits[27] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_9_s0  (
    .Q(\bits[27] [9]),
    .D(\bits[27] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_8_s0  (
    .Q(\bits[27] [8]),
    .D(\bits[27] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_7_s0  (
    .Q(\bits[27] [7]),
    .D(\bits[27] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_6_s0  (
    .Q(\bits[27] [6]),
    .D(\bits[27] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_5_s0  (
    .Q(\bits[27] [5]),
    .D(\bits[27] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_4_s0  (
    .Q(\bits[27] [4]),
    .D(\bits[27] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_3_s0  (
    .Q(\bits[27] [3]),
    .D(\bits[27] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_2_s0  (
    .Q(\bits[27] [2]),
    .D(\bits[27] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_1_s0  (
    .Q(\bits[27] [1]),
    .D(\bits[27] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[27]_0_s0  (
    .Q(\bits[27] [0]),
    .D(regop_in[27]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_17_s0  (
    .Q(ksr_II),
    .D(\bits[28] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_16_s0  (
    .Q(\bits[28] [16]),
    .D(\bits[28] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_15_s0  (
    .Q(\bits[28] [15]),
    .D(\bits[28] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_14_s0  (
    .Q(\bits[28] [14]),
    .D(\bits[28] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_13_s0  (
    .Q(\bits[28] [13]),
    .D(\bits[28] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_12_s0  (
    .Q(\bits[28] [12]),
    .D(\bits[28] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_11_s0  (
    .Q(\bits[28] [11]),
    .D(\bits[28] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_10_s0  (
    .Q(\bits[28] [10]),
    .D(\bits[28] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_9_s0  (
    .Q(\bits[28] [9]),
    .D(\bits[28] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_8_s0  (
    .Q(\bits[28] [8]),
    .D(\bits[28] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_7_s0  (
    .Q(\bits[28] [7]),
    .D(\bits[28] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_6_s0  (
    .Q(\bits[28] [6]),
    .D(\bits[28] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_5_s0  (
    .Q(\bits[28] [5]),
    .D(\bits[28] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_4_s0  (
    .Q(\bits[28] [4]),
    .D(\bits[28] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_3_s0  (
    .Q(\bits[28] [3]),
    .D(\bits[28] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_2_s0  (
    .Q(\bits[28] [2]),
    .D(\bits[28] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_1_s0  (
    .Q(\bits[28] [1]),
    .D(\bits[28] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[28]_0_s0  (
    .Q(\bits[28] [0]),
    .D(regop_in[28]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_17_s0  (
    .Q(shift_out_29),
    .D(\bits[29] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_16_s0  (
    .Q(\bits[29] [16]),
    .D(\bits[29] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_15_s0  (
    .Q(\bits[29] [15]),
    .D(\bits[29] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_14_s0  (
    .Q(\bits[29] [14]),
    .D(\bits[29] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_13_s0  (
    .Q(\bits[29] [13]),
    .D(\bits[29] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_12_s0  (
    .Q(\bits[29] [12]),
    .D(\bits[29] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_11_s0  (
    .Q(\bits[29] [11]),
    .D(\bits[29] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_10_s0  (
    .Q(\bits[29] [10]),
    .D(\bits[29] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_9_s0  (
    .Q(\bits[29] [9]),
    .D(\bits[29] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_8_s0  (
    .Q(\bits[29] [8]),
    .D(\bits[29] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_7_s0  (
    .Q(\bits[29] [7]),
    .D(\bits[29] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_6_s0  (
    .Q(\bits[29] [6]),
    .D(\bits[29] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_5_s0  (
    .Q(\bits[29] [5]),
    .D(\bits[29] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_4_s0  (
    .Q(\bits[29] [4]),
    .D(\bits[29] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_3_s0  (
    .Q(\bits[29] [3]),
    .D(\bits[29] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_2_s0  (
    .Q(\bits[29] [2]),
    .D(\bits[29] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_1_s0  (
    .Q(\bits[29] [1]),
    .D(\bits[29] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[29]_0_s0  (
    .Q(\bits[29] [0]),
    .D(regop_in[29]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_17_s0  (
    .Q(viben_I),
    .D(\bits[30] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_16_s0  (
    .Q(\bits[30] [16]),
    .D(\bits[30] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_15_s0  (
    .Q(\bits[30] [15]),
    .D(\bits[30] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_14_s0  (
    .Q(\bits[30] [14]),
    .D(\bits[30] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_13_s0  (
    .Q(\bits[30] [13]),
    .D(\bits[30] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_12_s0  (
    .Q(\bits[30] [12]),
    .D(\bits[30] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_11_s0  (
    .Q(\bits[30] [11]),
    .D(\bits[30] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_10_s0  (
    .Q(\bits[30] [10]),
    .D(\bits[30] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_9_s0  (
    .Q(\bits[30] [9]),
    .D(\bits[30] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_8_s0  (
    .Q(\bits[30] [8]),
    .D(\bits[30] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_7_s0  (
    .Q(\bits[30] [7]),
    .D(\bits[30] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_6_s0  (
    .Q(\bits[30] [6]),
    .D(\bits[30] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_5_s0  (
    .Q(\bits[30] [5]),
    .D(\bits[30] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_4_s0  (
    .Q(\bits[30] [4]),
    .D(\bits[30] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_3_s0  (
    .Q(\bits[30] [3]),
    .D(\bits[30] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_2_s0  (
    .Q(\bits[30] [2]),
    .D(\bits[30] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_1_s0  (
    .Q(\bits[30] [1]),
    .D(\bits[30] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[30]_0_s0  (
    .Q(\bits[30] [0]),
    .D(regop_in[30]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_17_s0  (
    .Q(amen_IV),
    .D(\bits[31] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_16_s0  (
    .Q(\bits[31] [16]),
    .D(\bits[31] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_15_s0  (
    .Q(\bits[31] [15]),
    .D(\bits[31] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_14_s0  (
    .Q(\bits[31] [14]),
    .D(\bits[31] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_13_s0  (
    .Q(\bits[31] [13]),
    .D(\bits[31] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_12_s0  (
    .Q(\bits[31] [12]),
    .D(\bits[31] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_11_s0  (
    .Q(\bits[31] [11]),
    .D(\bits[31] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_10_s0  (
    .Q(\bits[31] [10]),
    .D(\bits[31] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_9_s0  (
    .Q(\bits[31] [9]),
    .D(\bits[31] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_8_s0  (
    .Q(\bits[31] [8]),
    .D(\bits[31] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_7_s0  (
    .Q(\bits[31] [7]),
    .D(\bits[31] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_6_s0  (
    .Q(\bits[31] [6]),
    .D(\bits[31] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_5_s0  (
    .Q(\bits[31] [5]),
    .D(\bits[31] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_4_s0  (
    .Q(\bits[31] [4]),
    .D(\bits[31] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_3_s0  (
    .Q(\bits[31] [3]),
    .D(\bits[31] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_2_s0  (
    .Q(\bits[31] [2]),
    .D(\bits[31] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_1_s0  (
    .Q(\bits[31] [1]),
    .D(\bits[31] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[31]_0_s0  (
    .Q(\bits[31] [0]),
    .D(regop_in[31]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_17_s0  (
    .Q(shift_out_32),
    .D(\bits[32] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_16_s0  (
    .Q(\bits[32] [16]),
    .D(\bits[32] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_15_s0  (
    .Q(\bits[32] [15]),
    .D(\bits[32] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_14_s0  (
    .Q(\bits[32] [14]),
    .D(\bits[32] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_13_s0  (
    .Q(\bits[32] [13]),
    .D(\bits[32] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_12_s0  (
    .Q(\bits[32] [12]),
    .D(\bits[32] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_11_s0  (
    .Q(\bits[32] [11]),
    .D(\bits[32] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_10_s0  (
    .Q(\bits[32] [10]),
    .D(\bits[32] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_9_s0  (
    .Q(\bits[32] [9]),
    .D(\bits[32] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_8_s0  (
    .Q(\bits[32] [8]),
    .D(\bits[32] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_7_s0  (
    .Q(\bits[32] [7]),
    .D(\bits[32] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_6_s0  (
    .Q(\bits[32] [6]),
    .D(\bits[32] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_5_s0  (
    .Q(\bits[32] [5]),
    .D(\bits[32] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_4_s0  (
    .Q(\bits[32] [4]),
    .D(\bits[32] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_3_s0  (
    .Q(\bits[32] [3]),
    .D(\bits[32] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_2_s0  (
    .Q(\bits[32] [2]),
    .D(\bits[32] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_1_s0  (
    .Q(\bits[32] [1]),
    .D(\bits[32] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[32]_0_s0  (
    .Q(\bits[32] [0]),
    .D(regop_in[32]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_17_s0  (
    .Q(shift_out_33),
    .D(\bits[33] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_16_s0  (
    .Q(\bits[33] [16]),
    .D(\bits[33] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_15_s0  (
    .Q(\bits[33] [15]),
    .D(\bits[33] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_14_s0  (
    .Q(\bits[33] [14]),
    .D(\bits[33] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_13_s0  (
    .Q(\bits[33] [13]),
    .D(\bits[33] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_12_s0  (
    .Q(\bits[33] [12]),
    .D(\bits[33] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_11_s0  (
    .Q(\bits[33] [11]),
    .D(\bits[33] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_10_s0  (
    .Q(\bits[33] [10]),
    .D(\bits[33] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_9_s0  (
    .Q(\bits[33] [9]),
    .D(\bits[33] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_8_s0  (
    .Q(\bits[33] [8]),
    .D(\bits[33] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_7_s0  (
    .Q(\bits[33] [7]),
    .D(\bits[33] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_6_s0  (
    .Q(\bits[33] [6]),
    .D(\bits[33] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_5_s0  (
    .Q(\bits[33] [5]),
    .D(\bits[33] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_4_s0  (
    .Q(\bits[33] [4]),
    .D(\bits[33] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_3_s0  (
    .Q(\bits[33] [3]),
    .D(\bits[33] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_2_s0  (
    .Q(\bits[33] [2]),
    .D(\bits[33] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_1_s0  (
    .Q(\bits[33] [1]),
    .D(\bits[33] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[33]_0_s0  (
    .Q(\bits[33] [0]),
    .D(regop_in[33]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(rrate_I[0]),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_5 */
module jtopl_csr_0 (
  up_mult,
  update_op_IV,
  update_op_II,
  up_ksl_tl,
  update_op_I,
  up_wav,
  up_ar_dr,
  up_sl_rr,
  clk_14m_d,
  cenop_Z,
  audio_mclk_d,
  din_copy,
  ksr_II,
  viben_I,
  amen_IV,
  din_mx_0_4,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out_29,
  shift_out_32,
  shift_out_33
)
;
input up_mult;
input update_op_IV;
input update_op_II;
input up_ksl_tl;
input update_op_I;
input up_wav;
input up_ar_dr;
input up_sl_rr;
input clk_14m_d;
input cenop_Z;
input audio_mclk_d;
input [7:0] din_copy;
output ksr_II;
output viben_I;
output amen_IV;
output din_mx_0_4;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output shift_out_29;
output shift_out_32;
output shift_out_33;
wire [33:0] regop_in;
wire VCC;
wire GND;
  LUT4 regop_in_31_s0 (
    .F(regop_in[31]),
    .I0(din_copy[7]),
    .I1(amen_IV),
    .I2(up_mult),
    .I3(update_op_IV) 
);
defparam regop_in_31_s0.INIT=16'hACCC;
  LUT4 regop_in_28_s0 (
    .F(regop_in[28]),
    .I0(din_copy[4]),
    .I1(ksr_II),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_28_s0.INIT=16'hACCC;
  LUT4 regop_in_27_s0 (
    .F(regop_in[27]),
    .I0(din_copy[3]),
    .I1(mul_II[3]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_27_s0.INIT=16'hACCC;
  LUT4 regop_in_26_s0 (
    .F(regop_in[26]),
    .I0(din_copy[2]),
    .I1(mul_II[2]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_26_s0.INIT=16'hACCC;
  LUT4 regop_in_25_s0 (
    .F(regop_in[25]),
    .I0(din_copy[1]),
    .I1(mul_II[1]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_25_s0.INIT=16'hACCC;
  LUT4 regop_in_24_s0 (
    .F(regop_in[24]),
    .I0(din_copy[0]),
    .I1(mul_II[0]),
    .I2(up_mult),
    .I3(update_op_II) 
);
defparam regop_in_24_s0.INIT=16'hACCC;
  LUT4 regop_in_23_s0 (
    .F(regop_in[23]),
    .I0(din_copy[7]),
    .I1(ksl_IV[1]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_23_s0.INIT=16'hACCC;
  LUT4 regop_in_22_s0 (
    .F(regop_in[22]),
    .I0(din_copy[6]),
    .I1(ksl_IV[0]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_22_s0.INIT=16'hACCC;
  LUT4 regop_in_21_s0 (
    .F(regop_in[21]),
    .I0(din_copy[5]),
    .I1(tl_IV[5]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_21_s0.INIT=16'hACCC;
  LUT4 regop_in_20_s0 (
    .F(regop_in[20]),
    .I0(din_copy[4]),
    .I1(tl_IV[4]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_20_s0.INIT=16'hACCC;
  LUT4 regop_in_19_s0 (
    .F(regop_in[19]),
    .I0(din_copy[3]),
    .I1(tl_IV[3]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_19_s0.INIT=16'hACCC;
  LUT4 regop_in_18_s0 (
    .F(regop_in[18]),
    .I0(din_copy[2]),
    .I1(tl_IV[2]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_18_s0.INIT=16'hACCC;
  LUT4 regop_in_17_s0 (
    .F(regop_in[17]),
    .I0(din_copy[1]),
    .I1(tl_IV[1]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_17_s0.INIT=16'hACCC;
  LUT4 regop_in_16_s0 (
    .F(regop_in[16]),
    .I0(din_copy[0]),
    .I1(tl_IV[0]),
    .I2(update_op_IV),
    .I3(up_ksl_tl) 
);
defparam regop_in_16_s0.INIT=16'hACCC;
  LUT4 regop_in_29_s1 (
    .F(regop_in[29]),
    .I0(din_copy[5]),
    .I1(shift_out_29),
    .I2(up_mult),
    .I3(update_op_I) 
);
defparam regop_in_29_s1.INIT=16'hACCC;
  LUT4 regop_in_30_s2 (
    .F(regop_in[30]),
    .I0(din_copy[6]),
    .I1(viben_I),
    .I2(up_mult),
    .I3(update_op_I) 
);
defparam regop_in_30_s2.INIT=16'hACCC;
  LUT4 regop_in_32_s1 (
    .F(regop_in[32]),
    .I0(din_copy[0]),
    .I1(shift_out_32),
    .I2(up_wav),
    .I3(update_op_I) 
);
defparam regop_in_32_s1.INIT=16'hACCC;
  LUT4 regop_in_33_s2 (
    .F(regop_in[33]),
    .I0(din_copy[1]),
    .I1(shift_out_33),
    .I2(up_wav),
    .I3(update_op_I) 
);
defparam regop_in_33_s2.INIT=16'hACCC;
  LUT4 regop_in_8_s1 (
    .F(regop_in[8]),
    .I0(drate_I[0]),
    .I1(din_copy[0]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_8_s1.INIT=16'hCAAA;
  LUT4 regop_in_9_s1 (
    .F(regop_in[9]),
    .I0(drate_I[1]),
    .I1(din_copy[1]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_9_s1.INIT=16'hCAAA;
  LUT4 regop_in_10_s1 (
    .F(regop_in[10]),
    .I0(drate_I[2]),
    .I1(din_copy[2]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_10_s1.INIT=16'hCAAA;
  LUT4 regop_in_11_s1 (
    .F(regop_in[11]),
    .I0(drate_I[3]),
    .I1(din_copy[3]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_11_s1.INIT=16'hCAAA;
  LUT4 regop_in_12_s1 (
    .F(regop_in[12]),
    .I0(arate_I[0]),
    .I1(din_copy[4]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_12_s1.INIT=16'hCAAA;
  LUT4 regop_in_13_s1 (
    .F(regop_in[13]),
    .I0(arate_I[1]),
    .I1(din_copy[5]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_13_s1.INIT=16'hCAAA;
  LUT4 regop_in_14_s1 (
    .F(regop_in[14]),
    .I0(arate_I[2]),
    .I1(din_copy[6]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_14_s1.INIT=16'hCAAA;
  LUT4 regop_in_15_s2 (
    .F(regop_in[15]),
    .I0(arate_I[3]),
    .I1(din_copy[7]),
    .I2(up_ar_dr),
    .I3(update_op_I) 
);
defparam regop_in_15_s2.INIT=16'hCAAA;
  LUT4 regop_in_0_s1 (
    .F(regop_in[0]),
    .I0(rrate_I[0]),
    .I1(din_copy[0]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_0_s1.INIT=16'hCAAA;
  LUT4 regop_in_1_s1 (
    .F(regop_in[1]),
    .I0(rrate_I[1]),
    .I1(din_copy[1]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_1_s1.INIT=16'hCAAA;
  LUT4 regop_in_2_s1 (
    .F(regop_in[2]),
    .I0(rrate_I[2]),
    .I1(din_copy[2]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_2_s1.INIT=16'hCAAA;
  LUT4 regop_in_3_s1 (
    .F(regop_in[3]),
    .I0(rrate_I[3]),
    .I1(din_copy[3]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_3_s1.INIT=16'hCAAA;
  LUT4 regop_in_4_s1 (
    .F(regop_in[4]),
    .I0(sl_I[0]),
    .I1(din_copy[4]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_4_s1.INIT=16'hCAAA;
  LUT4 regop_in_5_s1 (
    .F(regop_in[5]),
    .I0(sl_I[1]),
    .I1(din_copy[5]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_5_s1.INIT=16'hCAAA;
  LUT4 regop_in_6_s1 (
    .F(regop_in[6]),
    .I0(sl_I[2]),
    .I1(din_copy[6]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_6_s1.INIT=16'hCAAA;
  LUT4 regop_in_7_s2 (
    .F(regop_in[7]),
    .I0(sl_I[3]),
    .I1(din_copy[7]),
    .I2(up_sl_rr),
    .I3(update_op_I) 
);
defparam regop_in_7_s2.INIT=16'hCAAA;
  jtopl_sh_rst_5 u_regch (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .audio_mclk_d(audio_mclk_d),
    .regop_in(regop_in[33:0]),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .din_mx_0_4(din_mx_0_4),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out_29(shift_out_29),
    .shift_out_32(shift_out_32),
    .shift_out_33(shift_out_33)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_csr_0 */
module jtopl_reg_ch_0 (
  clk_14m_d,
  audio_mclk_d,
  cenop_Z,
  up_fnumhi,
  up_fnumlo,
  up_fbcon,
  rhy_en_Z,
  din_copy,
  rhy_kon,
  slot_Z_11,
  slot_Z_17,
  sel_ch,
  subslot_Z,
  group_Z,
  pre_con,
  rhyon_csr,
  rhy_oen_Z,
  pre_keyon,
  block_I,
  fnum_I,
  fb_I
)
;
input clk_14m_d;
input audio_mclk_d;
input cenop_Z;
input up_fnumhi;
input up_fnumlo;
input up_fbcon;
input rhy_en_Z;
input [7:0] din_copy;
input [4:0] rhy_kon;
input slot_Z_11;
input slot_Z_17;
input [3:0] sel_ch;
input [2:0] subslot_Z;
input [1:0] group_Z;
output pre_con;
output rhyon_csr;
output rhy_oen_Z;
output pre_keyon;
output [2:0] block_I;
output [9:0] fnum_I;
output [2:0] fb_I;
wire \reg_fb_RAMOUT_7_G[3]_33 ;
wire \reg_fb_RAMOUT_7_G[3]_34 ;
wire \reg_fb_RAMOUT_7_G[3]_35 ;
wire \reg_fb_RAMOUT_7_G[3]_36 ;
wire \reg_fb_RAMOUT_7_G[3]_37 ;
wire \reg_fb_RAMOUT_7_G[3]_38 ;
wire \reg_fb_RAMOUT_7_G[3]_39 ;
wire \reg_fb_RAMOUT_7_G[3]_40 ;
wire \reg_fb_RAMOUT_22_G[3]_33 ;
wire \reg_fb_RAMOUT_22_G[3]_34 ;
wire \reg_fb_RAMOUT_22_G[3]_35 ;
wire \reg_fb_RAMOUT_22_G[3]_36 ;
wire \reg_fb_RAMOUT_22_G[3]_37 ;
wire \reg_fb_RAMOUT_22_G[3]_38 ;
wire \reg_fb_RAMOUT_22_G[3]_39 ;
wire \reg_fb_RAMOUT_22_G[3]_40 ;
wire \reg_fb_RAMOUT_37_G[3]_33 ;
wire \reg_fb_RAMOUT_37_G[3]_34 ;
wire \reg_fb_RAMOUT_37_G[3]_35 ;
wire \reg_fb_RAMOUT_37_G[3]_36 ;
wire \reg_fb_RAMOUT_37_G[3]_37 ;
wire \reg_fb_RAMOUT_37_G[3]_38 ;
wire \reg_fb_RAMOUT_37_G[3]_39 ;
wire \reg_fb_RAMOUT_37_G[3]_40 ;
wire n10_78;
wire n10_79;
wire n10_80;
wire n10_81;
wire n11_78;
wire n11_79;
wire n11_80;
wire n11_81;
wire n12_78;
wire n12_79;
wire n12_80;
wire n12_81;
wire n13_78;
wire n13_79;
wire n13_80;
wire n13_81;
wire n14_78;
wire n14_79;
wire n14_80;
wire n14_81;
wire n15_78;
wire n15_79;
wire n15_80;
wire n15_81;
wire n16_78;
wire n16_79;
wire n16_80;
wire n16_81;
wire n17_78;
wire n17_79;
wire n17_80;
wire n17_81;
wire n18_78;
wire n18_79;
wire n18_80;
wire n18_81;
wire n19_78;
wire n19_79;
wire n19_80;
wire n19_81;
wire n20_78;
wire n20_79;
wire n20_80;
wire n20_81;
wire n21_78;
wire n21_79;
wire n21_80;
wire n21_81;
wire n22_78;
wire n22_79;
wire n22_80;
wire n22_81;
wire n23_78;
wire n23_79;
wire n23_80;
wire n23_81;
wire n27_78;
wire n27_79;
wire n27_80;
wire n27_81;
wire n1021_3;
wire n1023_3;
wire n1030_3;
wire n1032_3;
wire n1040_3;
wire n1042_3;
wire n1050_3;
wire n1052_3;
wire n1060_3;
wire n1062_3;
wire n1070_3;
wire n1072_3;
wire n1080_3;
wire n1082_3;
wire n1090_3;
wire n1092_3;
wire n1100_3;
wire n1102_3;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1152_3;
wire n1153_3;
wire n1154_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire rhy_oen_4;
wire reg_fb_157;
wire reg_fb_159;
wire reg_fb_161;
wire reg_fb_163;
wire reg_fb_165;
wire reg_fb_167;
wire reg_fb_169;
wire reg_fb_171;
wire reg_fb_173;
wire reg_fb_175;
wire reg_fb_177;
wire reg_fb_179;
wire reg_fb_181;
wire reg_fb_183;
wire reg_fb_185;
wire reg_fb_187;
wire n698_7;
wire n10_89;
wire n11_89;
wire n12_89;
wire n13_89;
wire n14_89;
wire n15_89;
wire n16_89;
wire n17_89;
wire n18_89;
wire n19_89;
wire n20_89;
wire n21_89;
wire n22_89;
wire n23_89;
wire n27_89;
wire n1021_4;
wire n1030_4;
wire n1040_4;
wire n1050_4;
wire n1060_4;
wire n1070_4;
wire n1080_4;
wire n1090_4;
wire n1100_4;
wire reg_fb_188;
wire reg_fb_189;
wire reg_fb_190;
wire reg_fb_191;
wire cur_2_126;
wire cur_1_124;
wire cur_0_117;
wire reg_fb_192;
wire \reg_fb_reg_fb_RAMREG_0_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_0_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_0_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_1_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_1_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_1_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_2_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_2_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_2_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_3_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_3_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_3_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_4_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_4_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_4_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_5_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_5_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_5_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_6_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_6_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_6_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_7_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_7_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_7_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_8_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_8_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_8_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_9_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_9_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_9_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_10_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_10_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_10_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_11_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_11_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_11_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_12_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_12_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_12_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_13_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_13_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_13_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_14_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_14_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_14_G[2]_4 ;
wire \reg_fb_reg_fb_RAMREG_15_G[0]_4 ;
wire \reg_fb_reg_fb_RAMREG_15_G[1]_4 ;
wire \reg_fb_reg_fb_RAMREG_15_G[2]_4 ;
wire \reg_fb_RAMOUT_7_G[3]_42 ;
wire \reg_fb_RAMOUT_7_G[3]_44 ;
wire \reg_fb_RAMOUT_7_G[3]_46 ;
wire \reg_fb_RAMOUT_7_G[3]_48 ;
wire \reg_fb_RAMOUT_22_G[3]_42 ;
wire \reg_fb_RAMOUT_22_G[3]_44 ;
wire \reg_fb_RAMOUT_22_G[3]_46 ;
wire \reg_fb_RAMOUT_22_G[3]_48 ;
wire \reg_fb_RAMOUT_37_G[3]_42 ;
wire \reg_fb_RAMOUT_37_G[3]_44 ;
wire \reg_fb_RAMOUT_37_G[3]_46 ;
wire \reg_fb_RAMOUT_37_G[3]_48 ;
wire n10_83;
wire n10_85;
wire n11_83;
wire n11_85;
wire n12_83;
wire n12_85;
wire n13_83;
wire n13_85;
wire n14_83;
wire n14_85;
wire n15_83;
wire n15_85;
wire n16_83;
wire n16_85;
wire n17_83;
wire n17_85;
wire n18_83;
wire n18_85;
wire n19_83;
wire n19_85;
wire n20_83;
wire n20_85;
wire n21_83;
wire n21_85;
wire n22_83;
wire n22_85;
wire n23_83;
wire n23_85;
wire n27_83;
wire n27_85;
wire \reg_fb_RAMOUT_7_G[3]_50 ;
wire \reg_fb_RAMOUT_7_G[3]_52 ;
wire \reg_fb_RAMOUT_22_G[3]_50 ;
wire \reg_fb_RAMOUT_22_G[3]_52 ;
wire \reg_fb_RAMOUT_37_G[3]_50 ;
wire \reg_fb_RAMOUT_37_G[3]_52 ;
wire n10_87;
wire n11_87;
wire n12_87;
wire n13_87;
wire n14_87;
wire n15_87;
wire n16_87;
wire n17_87;
wire n18_87;
wire n19_87;
wire n20_87;
wire n21_87;
wire n22_87;
wire n23_87;
wire n27_87;
wire \reg_fb_RAMOUT_0_G[0]_6 ;
wire \reg_fb_RAMOUT_15_G[0]_6 ;
wire \reg_fb_RAMOUT_30_G[0]_6 ;
wire [3:0] cur;
wire [8:0] reg_keyon;
wire [8:0] reg_con;
wire [2:0] \reg_block[8] ;
wire [2:0] \reg_block[7] ;
wire [2:0] \reg_block[6] ;
wire [2:0] \reg_block[5] ;
wire [2:0] \reg_block[4] ;
wire [2:0] \reg_block[3] ;
wire [2:0] \reg_block[2] ;
wire [2:0] \reg_block[1] ;
wire [2:0] \reg_block[0] ;
wire [9:0] \reg_fnum[8] ;
wire [9:0] \reg_fnum[7] ;
wire [9:0] \reg_fnum[6] ;
wire [9:0] \reg_fnum[5] ;
wire [9:0] \reg_fnum[4] ;
wire [9:0] \reg_fnum[3] ;
wire [9:0] \reg_fnum[2] ;
wire [9:0] \reg_fnum[1] ;
wire [9:0] \reg_fnum[0] ;
wire [4:0] rhy_csr;
wire VCC;
wire GND;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s7  (
    .F(\reg_fb_RAMOUT_7_G[3]_33 ),
    .I0(\reg_fb_reg_fb_RAMREG_0_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_8_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s7 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s8  (
    .F(\reg_fb_RAMOUT_7_G[3]_34 ),
    .I0(\reg_fb_reg_fb_RAMREG_4_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_12_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s8 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s9  (
    .F(\reg_fb_RAMOUT_7_G[3]_35 ),
    .I0(\reg_fb_reg_fb_RAMREG_2_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_10_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s9 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s10  (
    .F(\reg_fb_RAMOUT_7_G[3]_36 ),
    .I0(\reg_fb_reg_fb_RAMREG_6_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_14_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s10 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s11  (
    .F(\reg_fb_RAMOUT_7_G[3]_37 ),
    .I0(\reg_fb_reg_fb_RAMREG_1_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_9_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s11 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s12  (
    .F(\reg_fb_RAMOUT_7_G[3]_38 ),
    .I0(\reg_fb_reg_fb_RAMREG_5_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_13_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s12 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s13  (
    .F(\reg_fb_RAMOUT_7_G[3]_39 ),
    .I0(\reg_fb_reg_fb_RAMREG_3_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_11_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s13 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_0_G[0]_s14  (
    .F(\reg_fb_RAMOUT_7_G[3]_40 ),
    .I0(\reg_fb_reg_fb_RAMREG_7_G[0]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_15_G[0]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_0_G[0]_s14 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s7  (
    .F(\reg_fb_RAMOUT_22_G[3]_33 ),
    .I0(\reg_fb_reg_fb_RAMREG_0_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_8_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s7 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s8  (
    .F(\reg_fb_RAMOUT_22_G[3]_34 ),
    .I0(\reg_fb_reg_fb_RAMREG_4_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_12_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s8 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s9  (
    .F(\reg_fb_RAMOUT_22_G[3]_35 ),
    .I0(\reg_fb_reg_fb_RAMREG_2_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_10_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s9 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s10  (
    .F(\reg_fb_RAMOUT_22_G[3]_36 ),
    .I0(\reg_fb_reg_fb_RAMREG_6_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_14_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s10 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s11  (
    .F(\reg_fb_RAMOUT_22_G[3]_37 ),
    .I0(\reg_fb_reg_fb_RAMREG_1_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_9_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s11 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s12  (
    .F(\reg_fb_RAMOUT_22_G[3]_38 ),
    .I0(\reg_fb_reg_fb_RAMREG_5_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_13_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s12 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s13  (
    .F(\reg_fb_RAMOUT_22_G[3]_39 ),
    .I0(\reg_fb_reg_fb_RAMREG_3_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_11_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s13 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_15_G[0]_s14  (
    .F(\reg_fb_RAMOUT_22_G[3]_40 ),
    .I0(\reg_fb_reg_fb_RAMREG_7_G[1]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_15_G[1]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_15_G[0]_s14 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s7  (
    .F(\reg_fb_RAMOUT_37_G[3]_33 ),
    .I0(\reg_fb_reg_fb_RAMREG_0_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_8_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s7 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s8  (
    .F(\reg_fb_RAMOUT_37_G[3]_34 ),
    .I0(\reg_fb_reg_fb_RAMREG_4_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_12_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s8 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s9  (
    .F(\reg_fb_RAMOUT_37_G[3]_35 ),
    .I0(\reg_fb_reg_fb_RAMREG_2_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_10_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s9 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s10  (
    .F(\reg_fb_RAMOUT_37_G[3]_36 ),
    .I0(\reg_fb_reg_fb_RAMREG_6_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_14_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s10 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s11  (
    .F(\reg_fb_RAMOUT_37_G[3]_37 ),
    .I0(\reg_fb_reg_fb_RAMREG_1_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_9_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s11 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s12  (
    .F(\reg_fb_RAMOUT_37_G[3]_38 ),
    .I0(\reg_fb_reg_fb_RAMREG_5_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_13_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s12 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s13  (
    .F(\reg_fb_RAMOUT_37_G[3]_39 ),
    .I0(\reg_fb_reg_fb_RAMREG_3_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_11_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s13 .INIT=8'hCA;
  LUT3 \reg_fb_RAMOUT_30_G[0]_s14  (
    .F(\reg_fb_RAMOUT_37_G[3]_40 ),
    .I0(\reg_fb_reg_fb_RAMREG_7_G[2]_4 ),
    .I1(\reg_fb_reg_fb_RAMREG_15_G[2]_4 ),
    .I2(cur[3]) 
);
defparam \reg_fb_RAMOUT_30_G[0]_s14 .INIT=8'hCA;
  LUT3 n10_s67 (
    .F(n10_78),
    .I0(reg_keyon[0]),
    .I1(reg_keyon[1]),
    .I2(cur[0]) 
);
defparam n10_s67.INIT=8'hCA;
  LUT3 n10_s68 (
    .F(n10_79),
    .I0(reg_keyon[2]),
    .I1(reg_keyon[3]),
    .I2(cur[0]) 
);
defparam n10_s68.INIT=8'hCA;
  LUT3 n10_s69 (
    .F(n10_80),
    .I0(reg_keyon[4]),
    .I1(reg_keyon[5]),
    .I2(cur[0]) 
);
defparam n10_s69.INIT=8'hCA;
  LUT3 n10_s70 (
    .F(n10_81),
    .I0(reg_keyon[6]),
    .I1(reg_keyon[7]),
    .I2(cur[0]) 
);
defparam n10_s70.INIT=8'hCA;
  LUT3 n11_s67 (
    .F(n11_78),
    .I0(\reg_block[0] [2]),
    .I1(\reg_block[1] [2]),
    .I2(cur[0]) 
);
defparam n11_s67.INIT=8'hCA;
  LUT3 n11_s68 (
    .F(n11_79),
    .I0(\reg_block[2] [2]),
    .I1(\reg_block[3] [2]),
    .I2(cur[0]) 
);
defparam n11_s68.INIT=8'hCA;
  LUT3 n11_s69 (
    .F(n11_80),
    .I0(\reg_block[4] [2]),
    .I1(\reg_block[5] [2]),
    .I2(cur[0]) 
);
defparam n11_s69.INIT=8'hCA;
  LUT3 n11_s70 (
    .F(n11_81),
    .I0(\reg_block[6] [2]),
    .I1(\reg_block[7] [2]),
    .I2(cur[0]) 
);
defparam n11_s70.INIT=8'hCA;
  LUT3 n12_s67 (
    .F(n12_78),
    .I0(\reg_block[0] [1]),
    .I1(\reg_block[1] [1]),
    .I2(cur[0]) 
);
defparam n12_s67.INIT=8'hCA;
  LUT3 n12_s68 (
    .F(n12_79),
    .I0(\reg_block[2] [1]),
    .I1(\reg_block[3] [1]),
    .I2(cur[0]) 
);
defparam n12_s68.INIT=8'hCA;
  LUT3 n12_s69 (
    .F(n12_80),
    .I0(\reg_block[4] [1]),
    .I1(\reg_block[5] [1]),
    .I2(cur[0]) 
);
defparam n12_s69.INIT=8'hCA;
  LUT3 n12_s70 (
    .F(n12_81),
    .I0(\reg_block[6] [1]),
    .I1(\reg_block[7] [1]),
    .I2(cur[0]) 
);
defparam n12_s70.INIT=8'hCA;
  LUT3 n13_s67 (
    .F(n13_78),
    .I0(\reg_block[0] [0]),
    .I1(\reg_block[1] [0]),
    .I2(cur[0]) 
);
defparam n13_s67.INIT=8'hCA;
  LUT3 n13_s68 (
    .F(n13_79),
    .I0(\reg_block[2] [0]),
    .I1(\reg_block[3] [0]),
    .I2(cur[0]) 
);
defparam n13_s68.INIT=8'hCA;
  LUT3 n13_s69 (
    .F(n13_80),
    .I0(\reg_block[4] [0]),
    .I1(\reg_block[5] [0]),
    .I2(cur[0]) 
);
defparam n13_s69.INIT=8'hCA;
  LUT3 n13_s70 (
    .F(n13_81),
    .I0(\reg_block[6] [0]),
    .I1(\reg_block[7] [0]),
    .I2(cur[0]) 
);
defparam n13_s70.INIT=8'hCA;
  LUT3 n14_s67 (
    .F(n14_78),
    .I0(\reg_fnum[0] [9]),
    .I1(\reg_fnum[1] [9]),
    .I2(cur[0]) 
);
defparam n14_s67.INIT=8'hCA;
  LUT3 n14_s68 (
    .F(n14_79),
    .I0(\reg_fnum[2] [9]),
    .I1(\reg_fnum[3] [9]),
    .I2(cur[0]) 
);
defparam n14_s68.INIT=8'hCA;
  LUT3 n14_s69 (
    .F(n14_80),
    .I0(\reg_fnum[4] [9]),
    .I1(\reg_fnum[5] [9]),
    .I2(cur[0]) 
);
defparam n14_s69.INIT=8'hCA;
  LUT3 n14_s70 (
    .F(n14_81),
    .I0(\reg_fnum[6] [9]),
    .I1(\reg_fnum[7] [9]),
    .I2(cur[0]) 
);
defparam n14_s70.INIT=8'hCA;
  LUT3 n15_s67 (
    .F(n15_78),
    .I0(\reg_fnum[0] [8]),
    .I1(\reg_fnum[1] [8]),
    .I2(cur[0]) 
);
defparam n15_s67.INIT=8'hCA;
  LUT3 n15_s68 (
    .F(n15_79),
    .I0(\reg_fnum[2] [8]),
    .I1(\reg_fnum[3] [8]),
    .I2(cur[0]) 
);
defparam n15_s68.INIT=8'hCA;
  LUT3 n15_s69 (
    .F(n15_80),
    .I0(\reg_fnum[4] [8]),
    .I1(\reg_fnum[5] [8]),
    .I2(cur[0]) 
);
defparam n15_s69.INIT=8'hCA;
  LUT3 n15_s70 (
    .F(n15_81),
    .I0(\reg_fnum[6] [8]),
    .I1(\reg_fnum[7] [8]),
    .I2(cur[0]) 
);
defparam n15_s70.INIT=8'hCA;
  LUT3 n16_s67 (
    .F(n16_78),
    .I0(\reg_fnum[0] [7]),
    .I1(\reg_fnum[1] [7]),
    .I2(cur[0]) 
);
defparam n16_s67.INIT=8'hCA;
  LUT3 n16_s68 (
    .F(n16_79),
    .I0(\reg_fnum[2] [7]),
    .I1(\reg_fnum[3] [7]),
    .I2(cur[0]) 
);
defparam n16_s68.INIT=8'hCA;
  LUT3 n16_s69 (
    .F(n16_80),
    .I0(\reg_fnum[4] [7]),
    .I1(\reg_fnum[5] [7]),
    .I2(cur[0]) 
);
defparam n16_s69.INIT=8'hCA;
  LUT3 n16_s70 (
    .F(n16_81),
    .I0(\reg_fnum[6] [7]),
    .I1(\reg_fnum[7] [7]),
    .I2(cur[0]) 
);
defparam n16_s70.INIT=8'hCA;
  LUT3 n17_s67 (
    .F(n17_78),
    .I0(\reg_fnum[0] [6]),
    .I1(\reg_fnum[1] [6]),
    .I2(cur[0]) 
);
defparam n17_s67.INIT=8'hCA;
  LUT3 n17_s68 (
    .F(n17_79),
    .I0(\reg_fnum[2] [6]),
    .I1(\reg_fnum[3] [6]),
    .I2(cur[0]) 
);
defparam n17_s68.INIT=8'hCA;
  LUT3 n17_s69 (
    .F(n17_80),
    .I0(\reg_fnum[4] [6]),
    .I1(\reg_fnum[5] [6]),
    .I2(cur[0]) 
);
defparam n17_s69.INIT=8'hCA;
  LUT3 n17_s70 (
    .F(n17_81),
    .I0(\reg_fnum[6] [6]),
    .I1(\reg_fnum[7] [6]),
    .I2(cur[0]) 
);
defparam n17_s70.INIT=8'hCA;
  LUT3 n18_s67 (
    .F(n18_78),
    .I0(\reg_fnum[0] [5]),
    .I1(\reg_fnum[1] [5]),
    .I2(cur[0]) 
);
defparam n18_s67.INIT=8'hCA;
  LUT3 n18_s68 (
    .F(n18_79),
    .I0(\reg_fnum[2] [5]),
    .I1(\reg_fnum[3] [5]),
    .I2(cur[0]) 
);
defparam n18_s68.INIT=8'hCA;
  LUT3 n18_s69 (
    .F(n18_80),
    .I0(\reg_fnum[4] [5]),
    .I1(\reg_fnum[5] [5]),
    .I2(cur[0]) 
);
defparam n18_s69.INIT=8'hCA;
  LUT3 n18_s70 (
    .F(n18_81),
    .I0(\reg_fnum[6] [5]),
    .I1(\reg_fnum[7] [5]),
    .I2(cur[0]) 
);
defparam n18_s70.INIT=8'hCA;
  LUT3 n19_s67 (
    .F(n19_78),
    .I0(\reg_fnum[0] [4]),
    .I1(\reg_fnum[1] [4]),
    .I2(cur[0]) 
);
defparam n19_s67.INIT=8'hCA;
  LUT3 n19_s68 (
    .F(n19_79),
    .I0(\reg_fnum[2] [4]),
    .I1(\reg_fnum[3] [4]),
    .I2(cur[0]) 
);
defparam n19_s68.INIT=8'hCA;
  LUT3 n19_s69 (
    .F(n19_80),
    .I0(\reg_fnum[4] [4]),
    .I1(\reg_fnum[5] [4]),
    .I2(cur[0]) 
);
defparam n19_s69.INIT=8'hCA;
  LUT3 n19_s70 (
    .F(n19_81),
    .I0(\reg_fnum[6] [4]),
    .I1(\reg_fnum[7] [4]),
    .I2(cur[0]) 
);
defparam n19_s70.INIT=8'hCA;
  LUT3 n20_s67 (
    .F(n20_78),
    .I0(\reg_fnum[0] [3]),
    .I1(\reg_fnum[1] [3]),
    .I2(cur[0]) 
);
defparam n20_s67.INIT=8'hCA;
  LUT3 n20_s68 (
    .F(n20_79),
    .I0(\reg_fnum[2] [3]),
    .I1(\reg_fnum[3] [3]),
    .I2(cur[0]) 
);
defparam n20_s68.INIT=8'hCA;
  LUT3 n20_s69 (
    .F(n20_80),
    .I0(\reg_fnum[4] [3]),
    .I1(\reg_fnum[5] [3]),
    .I2(cur[0]) 
);
defparam n20_s69.INIT=8'hCA;
  LUT3 n20_s70 (
    .F(n20_81),
    .I0(\reg_fnum[6] [3]),
    .I1(\reg_fnum[7] [3]),
    .I2(cur[0]) 
);
defparam n20_s70.INIT=8'hCA;
  LUT3 n21_s67 (
    .F(n21_78),
    .I0(\reg_fnum[0] [2]),
    .I1(\reg_fnum[1] [2]),
    .I2(cur[0]) 
);
defparam n21_s67.INIT=8'hCA;
  LUT3 n21_s68 (
    .F(n21_79),
    .I0(\reg_fnum[2] [2]),
    .I1(\reg_fnum[3] [2]),
    .I2(cur[0]) 
);
defparam n21_s68.INIT=8'hCA;
  LUT3 n21_s69 (
    .F(n21_80),
    .I0(\reg_fnum[4] [2]),
    .I1(\reg_fnum[5] [2]),
    .I2(cur[0]) 
);
defparam n21_s69.INIT=8'hCA;
  LUT3 n21_s70 (
    .F(n21_81),
    .I0(\reg_fnum[6] [2]),
    .I1(\reg_fnum[7] [2]),
    .I2(cur[0]) 
);
defparam n21_s70.INIT=8'hCA;
  LUT3 n22_s67 (
    .F(n22_78),
    .I0(\reg_fnum[0] [1]),
    .I1(\reg_fnum[1] [1]),
    .I2(cur[0]) 
);
defparam n22_s67.INIT=8'hCA;
  LUT3 n22_s68 (
    .F(n22_79),
    .I0(\reg_fnum[2] [1]),
    .I1(\reg_fnum[3] [1]),
    .I2(cur[0]) 
);
defparam n22_s68.INIT=8'hCA;
  LUT3 n22_s69 (
    .F(n22_80),
    .I0(\reg_fnum[4] [1]),
    .I1(\reg_fnum[5] [1]),
    .I2(cur[0]) 
);
defparam n22_s69.INIT=8'hCA;
  LUT3 n22_s70 (
    .F(n22_81),
    .I0(\reg_fnum[6] [1]),
    .I1(\reg_fnum[7] [1]),
    .I2(cur[0]) 
);
defparam n22_s70.INIT=8'hCA;
  LUT3 n23_s67 (
    .F(n23_78),
    .I0(\reg_fnum[0] [0]),
    .I1(\reg_fnum[1] [0]),
    .I2(cur[0]) 
);
defparam n23_s67.INIT=8'hCA;
  LUT3 n23_s68 (
    .F(n23_79),
    .I0(\reg_fnum[2] [0]),
    .I1(\reg_fnum[3] [0]),
    .I2(cur[0]) 
);
defparam n23_s68.INIT=8'hCA;
  LUT3 n23_s69 (
    .F(n23_80),
    .I0(\reg_fnum[4] [0]),
    .I1(\reg_fnum[5] [0]),
    .I2(cur[0]) 
);
defparam n23_s69.INIT=8'hCA;
  LUT3 n23_s70 (
    .F(n23_81),
    .I0(\reg_fnum[6] [0]),
    .I1(\reg_fnum[7] [0]),
    .I2(cur[0]) 
);
defparam n23_s70.INIT=8'hCA;
  LUT3 n27_s67 (
    .F(n27_78),
    .I0(reg_con[0]),
    .I1(reg_con[1]),
    .I2(cur[0]) 
);
defparam n27_s67.INIT=8'hCA;
  LUT3 n27_s68 (
    .F(n27_79),
    .I0(reg_con[2]),
    .I1(reg_con[3]),
    .I2(cur[0]) 
);
defparam n27_s68.INIT=8'hCA;
  LUT3 n27_s69 (
    .F(n27_80),
    .I0(reg_con[4]),
    .I1(reg_con[5]),
    .I2(cur[0]) 
);
defparam n27_s69.INIT=8'hCA;
  LUT3 n27_s70 (
    .F(n27_81),
    .I0(reg_con[6]),
    .I1(reg_con[7]),
    .I2(cur[0]) 
);
defparam n27_s70.INIT=8'hCA;
  LUT3 n1021_s0 (
    .F(n1021_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1021_4) 
);
defparam n1021_s0.INIT=8'h80;
  LUT3 n1023_s0 (
    .F(n1023_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1021_4) 
);
defparam n1023_s0.INIT=8'h80;
  LUT3 n1030_s0 (
    .F(n1030_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1030_4) 
);
defparam n1030_s0.INIT=8'h80;
  LUT3 n1032_s0 (
    .F(n1032_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1030_4) 
);
defparam n1032_s0.INIT=8'h80;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1040_4) 
);
defparam n1040_s0.INIT=8'h80;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1040_4) 
);
defparam n1042_s0.INIT=8'h80;
  LUT3 n1050_s0 (
    .F(n1050_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1050_4) 
);
defparam n1050_s0.INIT=8'h80;
  LUT3 n1052_s0 (
    .F(n1052_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1050_4) 
);
defparam n1052_s0.INIT=8'h80;
  LUT3 n1060_s0 (
    .F(n1060_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1060_4) 
);
defparam n1060_s0.INIT=8'h80;
  LUT3 n1062_s0 (
    .F(n1062_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1060_4) 
);
defparam n1062_s0.INIT=8'h80;
  LUT3 n1070_s0 (
    .F(n1070_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1070_4) 
);
defparam n1070_s0.INIT=8'h80;
  LUT3 n1072_s0 (
    .F(n1072_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1070_4) 
);
defparam n1072_s0.INIT=8'h80;
  LUT3 n1080_s0 (
    .F(n1080_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1080_4) 
);
defparam n1080_s0.INIT=8'h80;
  LUT3 n1082_s0 (
    .F(n1082_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1080_4) 
);
defparam n1082_s0.INIT=8'h80;
  LUT3 n1090_s0 (
    .F(n1090_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1090_4) 
);
defparam n1090_s0.INIT=8'h80;
  LUT3 n1092_s0 (
    .F(n1092_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1090_4) 
);
defparam n1092_s0.INIT=8'h80;
  LUT3 n1100_s0 (
    .F(n1100_3),
    .I0(cenop_Z),
    .I1(up_fnumhi),
    .I2(n1100_4) 
);
defparam n1100_s0.INIT=8'h80;
  LUT3 n1102_s0 (
    .F(n1102_3),
    .I0(cenop_Z),
    .I1(up_fnumlo),
    .I2(n1100_4) 
);
defparam n1102_s0.INIT=8'h80;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1021_4) 
);
defparam n1146_s0.INIT=8'h80;
  LUT3 n1147_s0 (
    .F(n1147_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1030_4) 
);
defparam n1147_s0.INIT=8'h80;
  LUT3 n1148_s0 (
    .F(n1148_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1040_4) 
);
defparam n1148_s0.INIT=8'h80;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1050_4) 
);
defparam n1149_s0.INIT=8'h80;
  LUT3 n1150_s0 (
    .F(n1150_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1060_4) 
);
defparam n1150_s0.INIT=8'h80;
  LUT3 n1151_s0 (
    .F(n1151_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1070_4) 
);
defparam n1151_s0.INIT=8'h80;
  LUT3 n1152_s0 (
    .F(n1152_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1080_4) 
);
defparam n1152_s0.INIT=8'h80;
  LUT3 n1153_s0 (
    .F(n1153_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1090_4) 
);
defparam n1153_s0.INIT=8'h80;
  LUT3 n1154_s0 (
    .F(n1154_3),
    .I0(cenop_Z),
    .I1(up_fbcon),
    .I2(n1100_4) 
);
defparam n1154_s0.INIT=8'h80;
  LUT3 n699_s0 (
    .F(n699_3),
    .I0(rhy_kon[4]),
    .I1(rhy_csr[4]),
    .I2(slot_Z_17) 
);
defparam n699_s0.INIT=8'hAC;
  LUT3 n700_s0 (
    .F(n700_3),
    .I0(rhy_csr[3]),
    .I1(rhy_kon[0]),
    .I2(slot_Z_17) 
);
defparam n700_s0.INIT=8'hCA;
  LUT3 n701_s0 (
    .F(n701_3),
    .I0(rhy_csr[2]),
    .I1(rhy_kon[2]),
    .I2(slot_Z_17) 
);
defparam n701_s0.INIT=8'hCA;
  LUT3 n702_s0 (
    .F(n702_3),
    .I0(rhy_csr[1]),
    .I1(rhy_kon[4]),
    .I2(slot_Z_17) 
);
defparam n702_s0.INIT=8'hCA;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(rhy_csr[0]),
    .I1(rhy_kon[3]),
    .I2(slot_Z_17) 
);
defparam n703_s0.INIT=8'hCA;
  LUT3 n704_s0 (
    .F(n704_3),
    .I0(rhy_kon[1]),
    .I1(rhyon_csr),
    .I2(slot_Z_17) 
);
defparam n704_s0.INIT=8'hAC;
  LUT3 rhy_oen_s2 (
    .F(rhy_oen_4),
    .I0(slot_Z_11),
    .I1(slot_Z_17),
    .I2(cenop_Z) 
);
defparam rhy_oen_s2.INIT=8'hE0;
  LUT4 reg_fb_s155 (
    .F(reg_fb_157),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1100_4) 
);
defparam reg_fb_s155.INIT=16'h4000;
  LUT4 reg_fb_s156 (
    .F(reg_fb_159),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1090_4) 
);
defparam reg_fb_s156.INIT=16'h4000;
  LUT4 reg_fb_s157 (
    .F(reg_fb_161),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1080_4) 
);
defparam reg_fb_s157.INIT=16'h4000;
  LUT4 reg_fb_s158 (
    .F(reg_fb_163),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1070_4) 
);
defparam reg_fb_s158.INIT=16'h4000;
  LUT4 reg_fb_s159 (
    .F(reg_fb_165),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1060_4) 
);
defparam reg_fb_s159.INIT=16'h4000;
  LUT4 reg_fb_s160 (
    .F(reg_fb_167),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1050_4) 
);
defparam reg_fb_s160.INIT=16'h4000;
  LUT4 reg_fb_s161 (
    .F(reg_fb_169),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1040_4) 
);
defparam reg_fb_s161.INIT=16'h4000;
  LUT4 reg_fb_s162 (
    .F(reg_fb_171),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1030_4) 
);
defparam reg_fb_s162.INIT=16'h4000;
  LUT4 reg_fb_s163 (
    .F(reg_fb_173),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(up_fbcon),
    .I3(n1021_4) 
);
defparam reg_fb_s163.INIT=16'h4000;
  LUT4 reg_fb_s164 (
    .F(reg_fb_175),
    .I0(audio_mclk_d),
    .I1(reg_fb_188),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s164.INIT=16'h4000;
  LUT4 reg_fb_s165 (
    .F(reg_fb_177),
    .I0(audio_mclk_d),
    .I1(reg_fb_189),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s165.INIT=16'h4000;
  LUT4 reg_fb_s166 (
    .F(reg_fb_179),
    .I0(audio_mclk_d),
    .I1(reg_fb_190),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s166.INIT=16'h4000;
  LUT3 reg_fb_s167 (
    .F(reg_fb_181),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s167.INIT=8'h10;
  LUT3 reg_fb_s168 (
    .F(reg_fb_183),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s168.INIT=8'h40;
  LUT3 reg_fb_s169 (
    .F(reg_fb_185),
    .I0(sel_ch[0]),
    .I1(sel_ch[1]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s169.INIT=8'h40;
  LUT3 reg_fb_s170 (
    .F(reg_fb_187),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(reg_fb_191) 
);
defparam reg_fb_s170.INIT=8'h80;
  LUT4 cur_2_s63 (
    .F(cur[2]),
    .I0(subslot_Z[2]),
    .I1(group_Z[1]),
    .I2(subslot_Z[1]),
    .I3(cur_2_126) 
);
defparam cur_2_s63.INIT=16'h5304;
  LUT4 cur_1_s65 (
    .F(cur[1]),
    .I0(group_Z[0]),
    .I1(subslot_Z[2]),
    .I2(cur_1_124),
    .I3(group_Z[1]) 
);
defparam cur_1_s65.INIT=16'h0178;
  LUT4 cur_0_s64 (
    .F(cur[0]),
    .I0(group_Z[1]),
    .I1(subslot_Z[1]),
    .I2(subslot_Z[2]),
    .I3(cur_0_117) 
);
defparam cur_0_s64.INIT=16'h140B;
  LUT2 n698_s2 (
    .F(n698_7),
    .I0(slot_Z_17),
    .I1(rhy_en_Z) 
);
defparam n698_s2.INIT=4'h4;
  LUT4 cur_3_s30 (
    .F(cur[3]),
    .I0(subslot_Z[1]),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[2]),
    .I3(group_Z[1]) 
);
defparam cur_3_s30.INIT=16'h1400;
  LUT3 n10_s64 (
    .F(n10_89),
    .I0(reg_keyon[8]),
    .I1(n10_87),
    .I2(cur[3]) 
);
defparam n10_s64.INIT=8'hAC;
  LUT3 n11_s64 (
    .F(n11_89),
    .I0(\reg_block[8] [2]),
    .I1(n11_87),
    .I2(cur[3]) 
);
defparam n11_s64.INIT=8'hAC;
  LUT3 n12_s64 (
    .F(n12_89),
    .I0(\reg_block[8] [1]),
    .I1(n12_87),
    .I2(cur[3]) 
);
defparam n12_s64.INIT=8'hAC;
  LUT3 n13_s64 (
    .F(n13_89),
    .I0(\reg_block[8] [0]),
    .I1(n13_87),
    .I2(cur[3]) 
);
defparam n13_s64.INIT=8'hAC;
  LUT3 n14_s64 (
    .F(n14_89),
    .I0(\reg_fnum[8] [9]),
    .I1(n14_87),
    .I2(cur[3]) 
);
defparam n14_s64.INIT=8'hAC;
  LUT3 n15_s64 (
    .F(n15_89),
    .I0(\reg_fnum[8] [8]),
    .I1(n15_87),
    .I2(cur[3]) 
);
defparam n15_s64.INIT=8'hAC;
  LUT3 n16_s64 (
    .F(n16_89),
    .I0(\reg_fnum[8] [7]),
    .I1(n16_87),
    .I2(cur[3]) 
);
defparam n16_s64.INIT=8'hAC;
  LUT3 n17_s64 (
    .F(n17_89),
    .I0(\reg_fnum[8] [6]),
    .I1(n17_87),
    .I2(cur[3]) 
);
defparam n17_s64.INIT=8'hAC;
  LUT3 n18_s64 (
    .F(n18_89),
    .I0(\reg_fnum[8] [5]),
    .I1(n18_87),
    .I2(cur[3]) 
);
defparam n18_s64.INIT=8'hAC;
  LUT3 n19_s64 (
    .F(n19_89),
    .I0(\reg_fnum[8] [4]),
    .I1(n19_87),
    .I2(cur[3]) 
);
defparam n19_s64.INIT=8'hAC;
  LUT3 n20_s64 (
    .F(n20_89),
    .I0(\reg_fnum[8] [3]),
    .I1(n20_87),
    .I2(cur[3]) 
);
defparam n20_s64.INIT=8'hAC;
  LUT3 n21_s64 (
    .F(n21_89),
    .I0(\reg_fnum[8] [2]),
    .I1(n21_87),
    .I2(cur[3]) 
);
defparam n21_s64.INIT=8'hAC;
  LUT3 n22_s64 (
    .F(n22_89),
    .I0(\reg_fnum[8] [1]),
    .I1(n22_87),
    .I2(cur[3]) 
);
defparam n22_s64.INIT=8'hAC;
  LUT3 n23_s64 (
    .F(n23_89),
    .I0(\reg_fnum[8] [0]),
    .I1(n23_87),
    .I2(cur[3]) 
);
defparam n23_s64.INIT=8'hAC;
  LUT3 n27_s64 (
    .F(n27_89),
    .I0(reg_con[8]),
    .I1(n27_87),
    .I2(cur[3]) 
);
defparam n27_s64.INIT=8'hAC;
  LUT4 n1021_s1 (
    .F(n1021_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(sel_ch[2]),
    .I3(sel_ch[3]) 
);
defparam n1021_s1.INIT=16'h0100;
  LUT4 n1030_s1 (
    .F(n1030_4),
    .I0(sel_ch[3]),
    .I1(sel_ch[0]),
    .I2(sel_ch[2]),
    .I3(sel_ch[1]) 
);
defparam n1030_s1.INIT=16'h4000;
  LUT4 n1040_s1 (
    .F(n1040_4),
    .I0(sel_ch[0]),
    .I1(sel_ch[3]),
    .I2(sel_ch[2]),
    .I3(sel_ch[1]) 
);
defparam n1040_s1.INIT=16'h1000;
  LUT4 n1050_s1 (
    .F(n1050_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[3]),
    .I2(sel_ch[2]),
    .I3(sel_ch[0]) 
);
defparam n1050_s1.INIT=16'h1000;
  LUT4 n1060_s1 (
    .F(n1060_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(sel_ch[3]),
    .I3(sel_ch[2]) 
);
defparam n1060_s1.INIT=16'h0100;
  LUT4 n1070_s1 (
    .F(n1070_4),
    .I0(sel_ch[2]),
    .I1(sel_ch[3]),
    .I2(sel_ch[1]),
    .I3(sel_ch[0]) 
);
defparam n1070_s1.INIT=16'h1000;
  LUT4 n1080_s1 (
    .F(n1080_4),
    .I0(sel_ch[0]),
    .I1(sel_ch[2]),
    .I2(sel_ch[3]),
    .I3(sel_ch[1]) 
);
defparam n1080_s1.INIT=16'h0100;
  LUT4 n1090_s1 (
    .F(n1090_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[2]),
    .I2(sel_ch[3]),
    .I3(sel_ch[0]) 
);
defparam n1090_s1.INIT=16'h0100;
  LUT4 n1100_s1 (
    .F(n1100_4),
    .I0(sel_ch[1]),
    .I1(sel_ch[0]),
    .I2(sel_ch[2]),
    .I3(sel_ch[3]) 
);
defparam n1100_s1.INIT=16'h0001;
  LUT4 reg_fb_s171 (
    .F(reg_fb_188),
    .I0(sel_ch[1]),
    .I1(sel_ch[2]),
    .I2(sel_ch[0]),
    .I3(sel_ch[3]) 
);
defparam reg_fb_s171.INIT=16'h1000;
  LUT4 reg_fb_s172 (
    .F(reg_fb_189),
    .I0(sel_ch[0]),
    .I1(sel_ch[2]),
    .I2(sel_ch[1]),
    .I3(sel_ch[3]) 
);
defparam reg_fb_s172.INIT=16'h1000;
  LUT4 reg_fb_s173 (
    .F(reg_fb_190),
    .I0(sel_ch[2]),
    .I1(sel_ch[0]),
    .I2(sel_ch[1]),
    .I3(sel_ch[3]) 
);
defparam reg_fb_s173.INIT=16'h4000;
  LUT4 reg_fb_s174 (
    .F(reg_fb_191),
    .I0(audio_mclk_d),
    .I1(reg_fb_192),
    .I2(cenop_Z),
    .I3(up_fbcon) 
);
defparam reg_fb_s174.INIT=16'h4000;
  LUT4 cur_2_s64 (
    .F(cur_2_126),
    .I0(group_Z[1]),
    .I1(subslot_Z[0]),
    .I2(subslot_Z[1]),
    .I3(group_Z[0]) 
);
defparam cur_2_s64.INIT=16'h4FA8;
  LUT4 cur_1_s66 (
    .F(cur_1_124),
    .I0(subslot_Z[2]),
    .I1(group_Z[0]),
    .I2(subslot_Z[0]),
    .I3(subslot_Z[1]) 
);
defparam cur_1_s66.INIT=16'h8C3A;
  LUT4 cur_0_s65 (
    .F(cur_0_117),
    .I0(subslot_Z[1]),
    .I1(group_Z[1]),
    .I2(group_Z[0]),
    .I3(subslot_Z[0]) 
);
defparam cur_0_s65.INIT=16'hC7F8;
  LUT2 reg_fb_s175 (
    .F(reg_fb_192),
    .I0(sel_ch[2]),
    .I1(sel_ch[3]) 
);
defparam reg_fb_s175.INIT=4'h8;
  DFFCE block_2_s0 (
    .Q(block_I[2]),
    .D(n11_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE block_1_s0 (
    .Q(block_I[1]),
    .D(n12_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE block_0_s0 (
    .Q(block_I[0]),
    .D(n13_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_9_s0 (
    .Q(fnum_I[9]),
    .D(n14_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_8_s0 (
    .Q(fnum_I[8]),
    .D(n15_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_7_s0 (
    .Q(fnum_I[7]),
    .D(n16_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_6_s0 (
    .Q(fnum_I[6]),
    .D(n17_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_5_s0 (
    .Q(fnum_I[5]),
    .D(n18_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_4_s0 (
    .Q(fnum_I[4]),
    .D(n19_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_3_s0 (
    .Q(fnum_I[3]),
    .D(n20_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_2_s0 (
    .Q(fnum_I[2]),
    .D(n21_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_1_s0 (
    .Q(fnum_I[1]),
    .D(n22_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fnum_0_s0 (
    .Q(fnum_I[0]),
    .D(n23_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fb_2_s0 (
    .Q(fb_I[2]),
    .D(\reg_fb_RAMOUT_30_G[0]_6 ),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fb_1_s0 (
    .Q(fb_I[1]),
    .D(\reg_fb_RAMOUT_15_G[0]_6 ),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE fb_0_s0 (
    .Q(fb_I[0]),
    .D(\reg_fb_RAMOUT_0_G[0]_6 ),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE con_s0 (
    .Q(pre_con),
    .D(n27_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE reg_keyon_8_s0 (
    .Q(reg_keyon[8]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE reg_keyon_7_s0 (
    .Q(reg_keyon[7]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE reg_keyon_6_s0 (
    .Q(reg_keyon[6]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE reg_keyon_5_s0 (
    .Q(reg_keyon[5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE reg_keyon_4_s0 (
    .Q(reg_keyon[4]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE reg_keyon_3_s0 (
    .Q(reg_keyon[3]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE reg_keyon_2_s0 (
    .Q(reg_keyon[2]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE reg_keyon_1_s0 (
    .Q(reg_keyon[1]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE reg_keyon_0_s0 (
    .Q(reg_keyon[0]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE reg_con_8_s0 (
    .Q(reg_con[8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1146_3) 
);
  DFFCE reg_con_7_s0 (
    .Q(reg_con[7]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1147_3) 
);
  DFFCE reg_con_6_s0 (
    .Q(reg_con[6]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1148_3) 
);
  DFFCE reg_con_5_s0 (
    .Q(reg_con[5]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1149_3) 
);
  DFFCE reg_con_4_s0 (
    .Q(reg_con[4]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1150_3) 
);
  DFFCE reg_con_3_s0 (
    .Q(reg_con[3]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1151_3) 
);
  DFFCE reg_con_2_s0 (
    .Q(reg_con[2]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1152_3) 
);
  DFFCE reg_con_1_s0 (
    .Q(reg_con[1]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1153_3) 
);
  DFFCE reg_con_0_s0 (
    .Q(reg_con[0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1154_3) 
);
  DFFCE \reg_block[8]_2_s0  (
    .Q(\reg_block[8] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_block[8]_1_s0  (
    .Q(\reg_block[8] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_block[8]_0_s0  (
    .Q(\reg_block[8] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_block[7]_2_s0  (
    .Q(\reg_block[7] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_block[7]_1_s0  (
    .Q(\reg_block[7] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_block[7]_0_s0  (
    .Q(\reg_block[7] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_block[6]_2_s0  (
    .Q(\reg_block[6] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_block[6]_1_s0  (
    .Q(\reg_block[6] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_block[6]_0_s0  (
    .Q(\reg_block[6] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_block[5]_2_s0  (
    .Q(\reg_block[5] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_block[5]_1_s0  (
    .Q(\reg_block[5] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_block[5]_0_s0  (
    .Q(\reg_block[5] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_block[4]_2_s0  (
    .Q(\reg_block[4] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_block[4]_1_s0  (
    .Q(\reg_block[4] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_block[4]_0_s0  (
    .Q(\reg_block[4] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_block[3]_2_s0  (
    .Q(\reg_block[3] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_block[3]_1_s0  (
    .Q(\reg_block[3] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_block[3]_0_s0  (
    .Q(\reg_block[3] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_block[2]_2_s0  (
    .Q(\reg_block[2] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_block[2]_1_s0  (
    .Q(\reg_block[2] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_block[2]_0_s0  (
    .Q(\reg_block[2] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_block[1]_2_s0  (
    .Q(\reg_block[1] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_block[1]_1_s0  (
    .Q(\reg_block[1] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_block[1]_0_s0  (
    .Q(\reg_block[1] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_block[0]_2_s0  (
    .Q(\reg_block[0] [2]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_block[0]_1_s0  (
    .Q(\reg_block[0] [1]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_block[0]_0_s0  (
    .Q(\reg_block[0] [0]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_fnum[8]_9_s0  (
    .Q(\reg_fnum[8] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_fnum[8]_8_s0  (
    .Q(\reg_fnum[8] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1021_3) 
);
  DFFCE \reg_fnum[8]_7_s0  (
    .Q(\reg_fnum[8] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_6_s0  (
    .Q(\reg_fnum[8] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_5_s0  (
    .Q(\reg_fnum[8] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_4_s0  (
    .Q(\reg_fnum[8] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_3_s0  (
    .Q(\reg_fnum[8] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_2_s0  (
    .Q(\reg_fnum[8] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_1_s0  (
    .Q(\reg_fnum[8] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[8]_0_s0  (
    .Q(\reg_fnum[8] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1023_3) 
);
  DFFCE \reg_fnum[7]_9_s0  (
    .Q(\reg_fnum[7] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_fnum[7]_8_s0  (
    .Q(\reg_fnum[7] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1030_3) 
);
  DFFCE \reg_fnum[7]_7_s0  (
    .Q(\reg_fnum[7] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_6_s0  (
    .Q(\reg_fnum[7] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_5_s0  (
    .Q(\reg_fnum[7] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_4_s0  (
    .Q(\reg_fnum[7] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_3_s0  (
    .Q(\reg_fnum[7] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_2_s0  (
    .Q(\reg_fnum[7] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_1_s0  (
    .Q(\reg_fnum[7] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[7]_0_s0  (
    .Q(\reg_fnum[7] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1032_3) 
);
  DFFCE \reg_fnum[6]_9_s0  (
    .Q(\reg_fnum[6] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_fnum[6]_8_s0  (
    .Q(\reg_fnum[6] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1040_3) 
);
  DFFCE \reg_fnum[6]_7_s0  (
    .Q(\reg_fnum[6] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_6_s0  (
    .Q(\reg_fnum[6] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_5_s0  (
    .Q(\reg_fnum[6] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_4_s0  (
    .Q(\reg_fnum[6] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_3_s0  (
    .Q(\reg_fnum[6] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_2_s0  (
    .Q(\reg_fnum[6] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_1_s0  (
    .Q(\reg_fnum[6] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[6]_0_s0  (
    .Q(\reg_fnum[6] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1042_3) 
);
  DFFCE \reg_fnum[5]_9_s0  (
    .Q(\reg_fnum[5] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_fnum[5]_8_s0  (
    .Q(\reg_fnum[5] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1050_3) 
);
  DFFCE \reg_fnum[5]_7_s0  (
    .Q(\reg_fnum[5] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_6_s0  (
    .Q(\reg_fnum[5] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_5_s0  (
    .Q(\reg_fnum[5] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_4_s0  (
    .Q(\reg_fnum[5] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_3_s0  (
    .Q(\reg_fnum[5] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_2_s0  (
    .Q(\reg_fnum[5] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_1_s0  (
    .Q(\reg_fnum[5] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[5]_0_s0  (
    .Q(\reg_fnum[5] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1052_3) 
);
  DFFCE \reg_fnum[4]_9_s0  (
    .Q(\reg_fnum[4] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_fnum[4]_8_s0  (
    .Q(\reg_fnum[4] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1060_3) 
);
  DFFCE \reg_fnum[4]_7_s0  (
    .Q(\reg_fnum[4] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_6_s0  (
    .Q(\reg_fnum[4] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_5_s0  (
    .Q(\reg_fnum[4] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_4_s0  (
    .Q(\reg_fnum[4] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_3_s0  (
    .Q(\reg_fnum[4] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_2_s0  (
    .Q(\reg_fnum[4] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_1_s0  (
    .Q(\reg_fnum[4] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[4]_0_s0  (
    .Q(\reg_fnum[4] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1062_3) 
);
  DFFCE \reg_fnum[3]_9_s0  (
    .Q(\reg_fnum[3] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_fnum[3]_8_s0  (
    .Q(\reg_fnum[3] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1070_3) 
);
  DFFCE \reg_fnum[3]_7_s0  (
    .Q(\reg_fnum[3] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_6_s0  (
    .Q(\reg_fnum[3] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_5_s0  (
    .Q(\reg_fnum[3] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_4_s0  (
    .Q(\reg_fnum[3] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_3_s0  (
    .Q(\reg_fnum[3] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_2_s0  (
    .Q(\reg_fnum[3] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_1_s0  (
    .Q(\reg_fnum[3] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[3]_0_s0  (
    .Q(\reg_fnum[3] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1072_3) 
);
  DFFCE \reg_fnum[2]_9_s0  (
    .Q(\reg_fnum[2] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_fnum[2]_8_s0  (
    .Q(\reg_fnum[2] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1080_3) 
);
  DFFCE \reg_fnum[2]_7_s0  (
    .Q(\reg_fnum[2] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_6_s0  (
    .Q(\reg_fnum[2] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_5_s0  (
    .Q(\reg_fnum[2] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_4_s0  (
    .Q(\reg_fnum[2] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_3_s0  (
    .Q(\reg_fnum[2] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_2_s0  (
    .Q(\reg_fnum[2] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_1_s0  (
    .Q(\reg_fnum[2] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[2]_0_s0  (
    .Q(\reg_fnum[2] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1082_3) 
);
  DFFCE \reg_fnum[1]_9_s0  (
    .Q(\reg_fnum[1] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_fnum[1]_8_s0  (
    .Q(\reg_fnum[1] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1090_3) 
);
  DFFCE \reg_fnum[1]_7_s0  (
    .Q(\reg_fnum[1] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_6_s0  (
    .Q(\reg_fnum[1] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_5_s0  (
    .Q(\reg_fnum[1] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_4_s0  (
    .Q(\reg_fnum[1] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_3_s0  (
    .Q(\reg_fnum[1] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_2_s0  (
    .Q(\reg_fnum[1] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_1_s0  (
    .Q(\reg_fnum[1] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[1]_0_s0  (
    .Q(\reg_fnum[1] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1092_3) 
);
  DFFCE \reg_fnum[0]_9_s0  (
    .Q(\reg_fnum[0] [9]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_fnum[0]_8_s0  (
    .Q(\reg_fnum[0] [8]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1100_3) 
);
  DFFCE \reg_fnum[0]_7_s0  (
    .Q(\reg_fnum[0] [7]),
    .D(din_copy[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_6_s0  (
    .Q(\reg_fnum[0] [6]),
    .D(din_copy[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_5_s0  (
    .Q(\reg_fnum[0] [5]),
    .D(din_copy[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_4_s0  (
    .Q(\reg_fnum[0] [4]),
    .D(din_copy[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_3_s0  (
    .Q(\reg_fnum[0] [3]),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_2_s0  (
    .Q(\reg_fnum[0] [2]),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_1_s0  (
    .Q(\reg_fnum[0] [1]),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE \reg_fnum[0]_0_s0  (
    .Q(\reg_fnum[0] [0]),
    .D(din_copy[0]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n1102_3) 
);
  DFFCE rhy_csr_5_s0 (
    .Q(rhyon_csr),
    .D(n699_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_4_s0 (
    .Q(rhy_csr[4]),
    .D(n700_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_3_s0 (
    .Q(rhy_csr[3]),
    .D(n701_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_2_s0 (
    .Q(rhy_csr[2]),
    .D(n702_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_1_s0 (
    .Q(rhy_csr[1]),
    .D(n703_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_csr_0_s0 (
    .Q(rhy_csr[0]),
    .D(n704_3),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE rhy_oen_s0 (
    .Q(rhy_oen_Z),
    .D(n698_7),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(rhy_oen_4) 
);
  DFFCE keyon_s0 (
    .Q(pre_keyon),
    .D(n10_89),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_0_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_0_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_157) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_0_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_0_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_157) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_0_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_0_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_157) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_1_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_1_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_159) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_1_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_1_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_159) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_1_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_1_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_159) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_2_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_2_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_161) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_2_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_2_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_161) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_2_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_2_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_161) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_3_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_3_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_163) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_3_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_3_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_163) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_3_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_3_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_163) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_4_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_4_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_165) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_4_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_4_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_165) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_4_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_4_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_165) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_5_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_5_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_167) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_5_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_5_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_167) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_5_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_5_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_167) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_6_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_6_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_169) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_6_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_6_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_169) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_6_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_6_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_169) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_7_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_7_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_171) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_7_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_7_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_171) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_7_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_7_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_171) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_8_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_8_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_173) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_8_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_8_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_173) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_8_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_8_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_173) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_9_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_9_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_175) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_9_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_9_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_175) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_9_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_9_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_175) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_10_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_10_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_177) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_10_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_10_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_177) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_10_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_10_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_177) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_11_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_11_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_179) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_11_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_11_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_179) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_11_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_11_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_179) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_12_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_12_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_181) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_12_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_12_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_181) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_12_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_12_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_181) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_13_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_13_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_183) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_13_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_13_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_183) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_13_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_13_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_183) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_14_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_14_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_185) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_14_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_14_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_185) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_14_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_14_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_185) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_15_G[0]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_15_G[0]_4 ),
    .D(din_copy[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_187) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_15_G[1]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_15_G[1]_4 ),
    .D(din_copy[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_187) 
);
  DFFRE \reg_fb_reg_fb_RAMREG_15_G[2]_s0  (
    .Q(\reg_fb_reg_fb_RAMREG_15_G[2]_4 ),
    .D(din_copy[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(reg_fb_187) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s3  (
    .O(\reg_fb_RAMOUT_7_G[3]_42 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_33 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_34 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s4  (
    .O(\reg_fb_RAMOUT_7_G[3]_44 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_35 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_36 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s5  (
    .O(\reg_fb_RAMOUT_7_G[3]_46 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_37 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_38 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_0_G[0]_s6  (
    .O(\reg_fb_RAMOUT_7_G[3]_48 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_39 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_40 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s3  (
    .O(\reg_fb_RAMOUT_22_G[3]_42 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_33 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_34 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s4  (
    .O(\reg_fb_RAMOUT_22_G[3]_44 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_35 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_36 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s5  (
    .O(\reg_fb_RAMOUT_22_G[3]_46 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_37 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_38 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_15_G[0]_s6  (
    .O(\reg_fb_RAMOUT_22_G[3]_48 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_39 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_40 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s3  (
    .O(\reg_fb_RAMOUT_37_G[3]_42 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_33 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_34 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s4  (
    .O(\reg_fb_RAMOUT_37_G[3]_44 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_35 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_36 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s5  (
    .O(\reg_fb_RAMOUT_37_G[3]_46 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_37 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_38 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 \reg_fb_RAMOUT_30_G[0]_s6  (
    .O(\reg_fb_RAMOUT_37_G[3]_48 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_39 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_40 ),
    .S0(cur[2]) 
);
  MUX2_LUT5 n10_s65 (
    .O(n10_83),
    .I0(n10_78),
    .I1(n10_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n10_s66 (
    .O(n10_85),
    .I0(n10_80),
    .I1(n10_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n11_s65 (
    .O(n11_83),
    .I0(n11_78),
    .I1(n11_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n11_s66 (
    .O(n11_85),
    .I0(n11_80),
    .I1(n11_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n12_s65 (
    .O(n12_83),
    .I0(n12_78),
    .I1(n12_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n12_s66 (
    .O(n12_85),
    .I0(n12_80),
    .I1(n12_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n13_s65 (
    .O(n13_83),
    .I0(n13_78),
    .I1(n13_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n13_s66 (
    .O(n13_85),
    .I0(n13_80),
    .I1(n13_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n14_s65 (
    .O(n14_83),
    .I0(n14_78),
    .I1(n14_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n14_s66 (
    .O(n14_85),
    .I0(n14_80),
    .I1(n14_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n15_s65 (
    .O(n15_83),
    .I0(n15_78),
    .I1(n15_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n15_s66 (
    .O(n15_85),
    .I0(n15_80),
    .I1(n15_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n16_s65 (
    .O(n16_83),
    .I0(n16_78),
    .I1(n16_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n16_s66 (
    .O(n16_85),
    .I0(n16_80),
    .I1(n16_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n17_s65 (
    .O(n17_83),
    .I0(n17_78),
    .I1(n17_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n17_s66 (
    .O(n17_85),
    .I0(n17_80),
    .I1(n17_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n18_s65 (
    .O(n18_83),
    .I0(n18_78),
    .I1(n18_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n18_s66 (
    .O(n18_85),
    .I0(n18_80),
    .I1(n18_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n19_s65 (
    .O(n19_83),
    .I0(n19_78),
    .I1(n19_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n19_s66 (
    .O(n19_85),
    .I0(n19_80),
    .I1(n19_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n20_s65 (
    .O(n20_83),
    .I0(n20_78),
    .I1(n20_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n20_s66 (
    .O(n20_85),
    .I0(n20_80),
    .I1(n20_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n21_s65 (
    .O(n21_83),
    .I0(n21_78),
    .I1(n21_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n21_s66 (
    .O(n21_85),
    .I0(n21_80),
    .I1(n21_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n22_s65 (
    .O(n22_83),
    .I0(n22_78),
    .I1(n22_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n22_s66 (
    .O(n22_85),
    .I0(n22_80),
    .I1(n22_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n23_s65 (
    .O(n23_83),
    .I0(n23_78),
    .I1(n23_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n23_s66 (
    .O(n23_85),
    .I0(n23_80),
    .I1(n23_81),
    .S0(cur[1]) 
);
  MUX2_LUT5 n27_s65 (
    .O(n27_83),
    .I0(n27_78),
    .I1(n27_79),
    .S0(cur[1]) 
);
  MUX2_LUT5 n27_s66 (
    .O(n27_85),
    .I0(n27_80),
    .I1(n27_81),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_0_G[0]_s1  (
    .O(\reg_fb_RAMOUT_7_G[3]_50 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_42 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_44 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_0_G[0]_s2  (
    .O(\reg_fb_RAMOUT_7_G[3]_52 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_46 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_48 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_15_G[0]_s1  (
    .O(\reg_fb_RAMOUT_22_G[3]_50 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_42 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_44 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_15_G[0]_s2  (
    .O(\reg_fb_RAMOUT_22_G[3]_52 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_46 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_48 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_30_G[0]_s1  (
    .O(\reg_fb_RAMOUT_37_G[3]_50 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_42 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_44 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 \reg_fb_RAMOUT_30_G[0]_s2  (
    .O(\reg_fb_RAMOUT_37_G[3]_52 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_46 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_48 ),
    .S0(cur[1]) 
);
  MUX2_LUT6 n10_s63 (
    .O(n10_87),
    .I0(n10_83),
    .I1(n10_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n11_s63 (
    .O(n11_87),
    .I0(n11_83),
    .I1(n11_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n12_s63 (
    .O(n12_87),
    .I0(n12_83),
    .I1(n12_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n13_s63 (
    .O(n13_87),
    .I0(n13_83),
    .I1(n13_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n14_s63 (
    .O(n14_87),
    .I0(n14_83),
    .I1(n14_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n15_s63 (
    .O(n15_87),
    .I0(n15_83),
    .I1(n15_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n16_s63 (
    .O(n16_87),
    .I0(n16_83),
    .I1(n16_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n17_s63 (
    .O(n17_87),
    .I0(n17_83),
    .I1(n17_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n18_s63 (
    .O(n18_87),
    .I0(n18_83),
    .I1(n18_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n19_s63 (
    .O(n19_87),
    .I0(n19_83),
    .I1(n19_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n20_s63 (
    .O(n20_87),
    .I0(n20_83),
    .I1(n20_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n21_s63 (
    .O(n21_87),
    .I0(n21_83),
    .I1(n21_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n22_s63 (
    .O(n22_87),
    .I0(n22_83),
    .I1(n22_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n23_s63 (
    .O(n23_87),
    .I0(n23_83),
    .I1(n23_85),
    .S0(cur[2]) 
);
  MUX2_LUT6 n27_s63 (
    .O(n27_87),
    .I0(n27_83),
    .I1(n27_85),
    .S0(cur[2]) 
);
  MUX2_LUT7 \reg_fb_RAMOUT_0_G[0]_s0  (
    .O(\reg_fb_RAMOUT_0_G[0]_6 ),
    .I0(\reg_fb_RAMOUT_7_G[3]_50 ),
    .I1(\reg_fb_RAMOUT_7_G[3]_52 ),
    .S0(cur[0]) 
);
  MUX2_LUT7 \reg_fb_RAMOUT_15_G[0]_s0  (
    .O(\reg_fb_RAMOUT_15_G[0]_6 ),
    .I0(\reg_fb_RAMOUT_22_G[3]_50 ),
    .I1(\reg_fb_RAMOUT_22_G[3]_52 ),
    .S0(cur[0]) 
);
  MUX2_LUT7 \reg_fb_RAMOUT_30_G[0]_s0  (
    .O(\reg_fb_RAMOUT_30_G[0]_6 ),
    .I0(\reg_fb_RAMOUT_37_G[3]_50 ),
    .I1(\reg_fb_RAMOUT_37_G[3]_52 ),
    .S0(cur[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_reg_ch_0 */
module jtopl_reg_0 (
  clk_14m_d,
  write,
  cenop_Z,
  wave_mode,
  rhy_en_Z,
  audio_mclk_d,
  up_fnumhi,
  up_fnumlo,
  up_fbcon,
  up_mult,
  up_ksl_tl,
  up_wav,
  up_ar_dr,
  up_sl_rr,
  sel_sub,
  sel_group,
  din_copy,
  rhy_kon,
  sel_ch,
  keyon_I_Z,
  con_I_3,
  zero,
  op_Z,
  pre_con,
  rhyon_csr,
  rhy_oen_Z,
  pre_keyon,
  ksr_II,
  viben_I,
  amen_IV,
  din_mx_0_4,
  wavsel_I_Z,
  group_Z,
  slot_Z_2,
  slot_Z_3,
  slot_Z_4,
  slot_Z_5,
  slot_Z_6,
  slot_Z_7,
  slot_Z_8,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17,
  block_I,
  fnum_I,
  fb_I,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out
)
;
input clk_14m_d;
input write;
input cenop_Z;
input wave_mode;
input rhy_en_Z;
input audio_mclk_d;
input up_fnumhi;
input up_fnumlo;
input up_fbcon;
input up_mult;
input up_ksl_tl;
input up_wav;
input up_ar_dr;
input up_sl_rr;
input [2:0] sel_sub;
input [1:0] sel_group;
input [7:0] din_copy;
input [4:0] rhy_kon;
input [3:0] sel_ch;
output keyon_I_Z;
output con_I_3;
output zero;
output op_Z;
output pre_con;
output rhyon_csr;
output rhy_oen_Z;
output pre_keyon;
output ksr_II;
output viben_I;
output amen_IV;
output din_mx_0_4;
output [1:0] wavsel_I_Z;
output [1:0] group_Z;
output slot_Z_2;
output slot_Z_3;
output slot_Z_4;
output slot_Z_5;
output slot_Z_6;
output slot_Z_7;
output slot_Z_8;
output slot_Z_13;
output slot_Z_14;
output slot_Z_17;
output [2:0] block_I;
output [9:0] fnum_I;
output [2:0] fb_I;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output [29:29] shift_out;
wire update_op_I;
wire update_op_I_4;
wire con_I_4;
wire update_op_III;
wire update_op_IV;
wire update_op_II;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire [2:0] subslot_Z;
wire [12:11] slot_Z_0;
wire [33:32] shift_out_0;
wire VCC;
wire GND;
  LUT4 update_op_I_s0 (
    .F(update_op_I),
    .I0(write),
    .I1(sel_group[0]),
    .I2(group_Z[0]),
    .I3(update_op_I_4) 
);
defparam update_op_I_s0.INIT=16'h4100;
  LUT2 wavsel_I_Z_0_s (
    .F(wavsel_I_Z[0]),
    .I0(shift_out_0[32]),
    .I1(wave_mode) 
);
defparam wavsel_I_Z_0_s.INIT=4'h8;
  LUT2 wavsel_I_Z_1_s (
    .F(wavsel_I_Z[1]),
    .I0(wave_mode),
    .I1(shift_out_0[33]) 
);
defparam wavsel_I_Z_1_s.INIT=4'h8;
  LUT3 keyon_I_Z_s (
    .F(keyon_I_Z),
    .I0(pre_keyon),
    .I1(rhyon_csr),
    .I2(rhy_oen_Z) 
);
defparam keyon_I_Z_s.INIT=8'hCA;
  LUT4 con_I_s1 (
    .F(con_I_3),
    .I0(slot_Z_0[12]),
    .I1(cenop_Z),
    .I2(rhy_oen_Z),
    .I3(con_I_4) 
);
defparam con_I_s1.INIT=16'h4000;
  LUT3 update_op_I_s1 (
    .F(update_op_I_4),
    .I0(n11_3),
    .I1(group_Z[1]),
    .I2(sel_group[1]) 
);
defparam update_op_I_s1.INIT=8'h41;
  LUT2 con_I_s2 (
    .F(con_I_4),
    .I0(slot_Z_13),
    .I1(rhy_en_Z) 
);
defparam con_I_s2.INIT=4'h4;
  DFFRE update_op_III_s0 (
    .Q(update_op_III),
    .D(update_op_II),
    .CLK(clk_14m_d),
    .RESET(write),
    .CE(cenop_Z) 
);
  DFFRE update_op_IV_s0 (
    .Q(update_op_IV),
    .D(update_op_III),
    .CLK(clk_14m_d),
    .RESET(write),
    .CE(cenop_Z) 
);
  DFFRE update_op_II_s0 (
    .Q(update_op_II),
    .D(update_op_I),
    .CLK(clk_14m_d),
    .RESET(write),
    .CE(cenop_Z) 
);
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(sel_sub[0]),
    .I1(subslot_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(sel_sub[1]),
    .I1(subslot_Z[1]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(sel_sub[2]),
    .I1(subslot_Z[2]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  jtopl_slot_cnt_0 u_slot_cnt (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .zero(zero),
    .op_Z(op_Z),
    .subslot_Z(subslot_Z[2:0]),
    .group_Z(group_Z[1:0]),
    .slot_Z_2(slot_Z_2),
    .slot_Z_3(slot_Z_3),
    .slot_Z_4(slot_Z_4),
    .slot_Z_5(slot_Z_5),
    .slot_Z_6(slot_Z_6),
    .slot_Z_7(slot_Z_7),
    .slot_Z_8(slot_Z_8),
    .slot_Z_11(slot_Z_0[11]),
    .slot_Z_12(slot_Z_0[12]),
    .slot_Z_13(slot_Z_13),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17)
);
  jtopl_csr_0 u_csr (
    .up_mult(up_mult),
    .update_op_IV(update_op_IV),
    .update_op_II(update_op_II),
    .up_ksl_tl(up_ksl_tl),
    .update_op_I(update_op_I),
    .up_wav(up_wav),
    .up_ar_dr(up_ar_dr),
    .up_sl_rr(up_sl_rr),
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .audio_mclk_d(audio_mclk_d),
    .din_copy(din_copy[7:0]),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .din_mx_0_4(din_mx_0_4),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out_29(shift_out[29]),
    .shift_out_32(shift_out_0[32]),
    .shift_out_33(shift_out_0[33])
);
  jtopl_reg_ch_0 u_reg_ch (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .cenop_Z(cenop_Z),
    .up_fnumhi(up_fnumhi),
    .up_fnumlo(up_fnumlo),
    .up_fbcon(up_fbcon),
    .rhy_en_Z(rhy_en_Z),
    .din_copy(din_copy[7:0]),
    .rhy_kon(rhy_kon[4:0]),
    .slot_Z_11(slot_Z_0[11]),
    .slot_Z_17(slot_Z_17),
    .sel_ch(sel_ch[3:0]),
    .subslot_Z(subslot_Z[2:0]),
    .group_Z(group_Z[1:0]),
    .pre_con(pre_con),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .pre_keyon(pre_keyon),
    .block_I(block_I[2:0]),
    .fnum_I(fnum_I[9:0]),
    .fb_I(fb_I[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_reg_0 */
module jtopl_mmr_0 (
  clk_14m_d,
  audio_mclk_d,
  n250_5,
  n251_5,
  cenop_Z,
  write,
  bus_write,
  write_6,
  write_4,
  bus_wdata,
  bus_address,
  cnt,
  rhy_en_Z,
  am_dep_Z,
  vib_dep_Z,
  load_A_Z,
  load_B_Z,
  flagen_A_Z,
  flagen_B_Z,
  clr_flag_A_Z,
  clr_flag_B_Z,
  keyon_I_Z,
  con_I_3,
  zero,
  op_Z,
  pre_con,
  rhyon_csr,
  rhy_oen_Z,
  pre_keyon,
  ksr_II,
  viben_I,
  amen_IV,
  din_mx_0_4,
  n13_5,
  n6_9,
  value_B_Z,
  value_A_Z,
  wavsel_I_Z,
  group_Z,
  slot_Z_2,
  slot_Z_3,
  slot_Z_4,
  slot_Z_5,
  slot_Z_6,
  slot_Z_7,
  slot_Z_8,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17,
  block_I,
  fnum_I,
  fb_I,
  rrate_I,
  sl_I,
  drate_I,
  arate_I,
  tl_IV,
  ksl_IV,
  mul_II,
  shift_out
)
;
input clk_14m_d;
input audio_mclk_d;
input n250_5;
input n251_5;
input cenop_Z;
input write;
input bus_write;
input write_6;
input write_4;
input [7:0] bus_wdata;
input [0:0] bus_address;
input [1:0] cnt;
output rhy_en_Z;
output am_dep_Z;
output vib_dep_Z;
output load_A_Z;
output load_B_Z;
output flagen_A_Z;
output flagen_B_Z;
output clr_flag_A_Z;
output clr_flag_B_Z;
output keyon_I_Z;
output con_I_3;
output zero;
output op_Z;
output pre_con;
output rhyon_csr;
output rhy_oen_Z;
output pre_keyon;
output ksr_II;
output viben_I;
output amen_IV;
output din_mx_0_4;
output n13_5;
output n6_9;
output [7:0] value_B_Z;
output [7:0] value_A_Z;
output [1:0] wavsel_I_Z;
output [1:0] group_Z;
output slot_Z_2;
output slot_Z_3;
output slot_Z_4;
output slot_Z_5;
output slot_Z_6;
output slot_Z_7;
output slot_Z_8;
output slot_Z_13;
output slot_Z_14;
output slot_Z_17;
output [2:0] block_I;
output [9:0] fnum_I;
output [2:0] fb_I;
output [3:0] rrate_I;
output [3:0] sl_I;
output [3:0] drate_I;
output [3:0] arate_I;
output [5:0] tl_IV;
output [1:0] ksl_IV;
output [3:0] mul_II;
output [29:29] shift_out;
wire n180_3;
wire n122_3;
wire n668_3;
wire n669_3;
wire n677_3;
wire n685_3;
wire n704_3;
wire n121_6;
wire n249_6;
wire n248_6;
wire n97_6;
wire n96_6;
wire n95_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n180_4;
wire n70_4;
wire n71_4;
wire n668_4;
wire n699_4;
wire n704_4;
wire n97_7;
wire n97_8;
wire n96_7;
wire n79_7;
wire n180_5;
wire n180_6;
wire n704_5;
wire n122_6;
wire n700_5;
wire sel_sub_2_9;
wire n71_6;
wire n70_7;
wire n628_6;
wire sel_group_1_11;
wire up_fbcon;
wire up_fnumlo;
wire up_fnumhi;
wire up_mult;
wire up_ksl_tl;
wire up_ar_dr;
wire up_sl_rr;
wire up_wav;
wire wave_mode;
wire [7:0] selreg;
wire [1:0] sel_group;
wire [3:0] sel_ch;
wire [2:0] sel_sub;
wire [4:0] rhy_kon;
wire [7:0] din_copy;
wire VCC;
wire GND;
  LUT3 n180_s0 (
    .F(n180_3),
    .I0(cenop_Z),
    .I1(n180_4),
    .I2(write) 
);
defparam n180_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(n122_6),
    .I1(selreg[2]),
    .I2(selreg[1]) 
);
defparam n122_s0.INIT=8'h3A;
  LUT4 n668_s0 (
    .F(n668_3),
    .I0(selreg[1]),
    .I1(selreg[0]),
    .I2(sel_group_1_11),
    .I3(n668_4) 
);
defparam n668_s0.INIT=16'h4000;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(selreg[0]),
    .I1(n668_4),
    .I2(selreg[1]),
    .I3(sel_group_1_11) 
);
defparam n669_s0.INIT=16'h4000;
  LUT4 n677_s0 (
    .F(n677_3),
    .I0(selreg[0]),
    .I1(selreg[1]),
    .I2(sel_group_1_11),
    .I3(n668_4) 
);
defparam n677_s0.INIT=16'h8000;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(bus_wdata[7]),
    .I1(sel_group_1_11),
    .I2(n180_4) 
);
defparam n685_s0.INIT=8'h40;
  LUT4 n704_s0 (
    .F(n704_3),
    .I0(n704_4),
    .I1(selreg[0]),
    .I2(selreg[5]),
    .I3(sel_group_1_11) 
);
defparam n704_s0.INIT=16'h8000;
  LUT2 n121_s1 (
    .F(n121_6),
    .I0(n122_6),
    .I1(selreg[2]) 
);
defparam n121_s1.INIT=4'h4;
  LUT3 n249_s1 (
    .F(n249_6),
    .I0(bus_wdata[7]),
    .I1(bus_wdata[5]),
    .I2(write) 
);
defparam n249_s1.INIT=8'hE0;
  LUT3 n248_s1 (
    .F(n248_6),
    .I0(bus_wdata[7]),
    .I1(bus_wdata[6]),
    .I2(write) 
);
defparam n248_s1.INIT=8'hE0;
  LUT4 n97_s1 (
    .F(n97_6),
    .I0(selreg[4]),
    .I1(selreg[5]),
    .I2(n97_7),
    .I3(n97_8) 
);
defparam n97_s1.INIT=16'h0100;
  LUT2 n96_s1 (
    .F(n96_6),
    .I0(selreg[4]),
    .I1(n96_7) 
);
defparam n96_s1.INIT=4'h8;
  LUT2 n95_s1 (
    .F(n95_6),
    .I0(selreg[4]),
    .I1(n96_7) 
);
defparam n95_s1.INIT=4'h4;
  LUT4 n79_s1 (
    .F(n79_6),
    .I0(selreg[6]),
    .I1(selreg[7]),
    .I2(selreg[5]),
    .I3(n79_7) 
);
defparam n79_s1.INIT=16'h1000;
  LUT4 n78_s1 (
    .F(n78_6),
    .I0(selreg[5]),
    .I1(selreg[7]),
    .I2(selreg[6]),
    .I3(n79_7) 
);
defparam n78_s1.INIT=16'h1000;
  LUT4 n77_s1 (
    .F(n77_6),
    .I0(selreg[7]),
    .I1(selreg[6]),
    .I2(selreg[5]),
    .I3(n79_7) 
);
defparam n77_s1.INIT=16'h4000;
  LUT4 n76_s1 (
    .F(n76_6),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]),
    .I3(n79_7) 
);
defparam n76_s1.INIT=16'h1000;
  LUT4 n75_s1 (
    .F(n75_6),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]),
    .I3(n79_7) 
);
defparam n75_s1.INIT=16'h8000;
  LUT4 n180_s1 (
    .F(n180_4),
    .I0(selreg[3]),
    .I1(bus_address[0]),
    .I2(n180_5),
    .I3(n180_6) 
);
defparam n180_s1.INIT=16'h4000;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(selreg[2]),
    .I1(selreg[1]),
    .I2(selreg[3]) 
);
defparam n70_s1.INIT=8'h07;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(selreg[0]),
    .I1(selreg[2]),
    .I2(selreg[1]) 
);
defparam n71_s1.INIT=8'hD3;
  LUT3 n668_s1 (
    .F(n668_4),
    .I0(selreg[2]),
    .I1(selreg[3]),
    .I2(n180_5) 
);
defparam n668_s1.INIT=8'h10;
  LUT4 n699_s1 (
    .F(n699_4),
    .I0(selreg[5]),
    .I1(selreg[6]),
    .I2(selreg[7]),
    .I3(n79_7) 
);
defparam n699_s1.INIT=16'h9E00;
  LUT3 n704_s1 (
    .F(n704_4),
    .I0(selreg[6]),
    .I1(selreg[7]),
    .I2(n704_5) 
);
defparam n704_s1.INIT=8'h40;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(selreg[1]),
    .I1(selreg[2]),
    .I2(selreg[0]),
    .I3(selreg[3]) 
);
defparam n97_s2.INIT=16'hFE00;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(selreg[6]),
    .I1(selreg[7]) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(selreg[6]),
    .I1(n97_7),
    .I2(selreg[7]),
    .I3(selreg[5]) 
);
defparam n96_s2.INIT=16'h1000;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(selreg[3]),
    .I1(selreg[4]),
    .I2(selreg[1]),
    .I3(selreg[2]) 
);
defparam n79_s2.INIT=16'h0777;
  LUT4 n180_s2 (
    .F(n180_5),
    .I0(selreg[4]),
    .I1(selreg[5]),
    .I2(selreg[6]),
    .I3(selreg[7]) 
);
defparam n180_s2.INIT=16'h0001;
  LUT3 n180_s3 (
    .F(n180_6),
    .I0(selreg[0]),
    .I1(selreg[1]),
    .I2(selreg[2]) 
);
defparam n180_s3.INIT=8'h10;
  LUT4 n704_s2 (
    .F(n704_5),
    .I0(selreg[1]),
    .I1(selreg[2]),
    .I2(selreg[3]),
    .I3(selreg[4]) 
);
defparam n704_s2.INIT=16'h4000;
  LUT4 n122_s2 (
    .F(n122_6),
    .I0(n97_6),
    .I1(n96_7),
    .I2(n70_4),
    .I3(n699_4) 
);
defparam n122_s2.INIT=16'h001F;
  LUT3 n700_s1 (
    .F(n700_5),
    .I0(n97_6),
    .I1(n96_7),
    .I2(sel_group_1_11) 
);
defparam n700_s1.INIT=8'hE0;
  LUT4 sel_sub_2_s4 (
    .F(sel_sub_2_9),
    .I0(n699_4),
    .I1(n97_6),
    .I2(n96_7),
    .I3(sel_group_1_11) 
);
defparam sel_sub_2_s4.INIT=16'hFE00;
  LUT4 n71_s2 (
    .F(n71_6),
    .I0(n71_4),
    .I1(selreg[3]),
    .I2(n97_6),
    .I3(n96_7) 
);
defparam n71_s2.INIT=16'h111C;
  LUT4 n70_s3 (
    .F(n70_7),
    .I0(n70_4),
    .I1(selreg[4]),
    .I2(n97_6),
    .I3(n96_7) 
);
defparam n70_s3.INIT=16'h555C;
  LUT4 n628_s2 (
    .F(n628_6),
    .I0(bus_address[0]),
    .I1(bus_write),
    .I2(write_6),
    .I3(write_4) 
);
defparam n628_s2.INIT=16'h4000;
  LUT4 sel_group_1_s5 (
    .F(sel_group_1_11),
    .I0(bus_address[0]),
    .I1(bus_write),
    .I2(write_6),
    .I3(write_4) 
);
defparam sel_group_1_s5.INIT=16'h8000;
  DFFRE selreg_6_s0 (
    .Q(selreg[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_5_s0 (
    .Q(selreg[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_4_s0 (
    .Q(selreg[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_3_s0 (
    .Q(selreg[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_2_s0 (
    .Q(selreg[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_1_s0 (
    .Q(selreg[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE selreg_0_s0 (
    .Q(selreg[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE sel_group_1_s0 (
    .Q(sel_group[1]),
    .D(n70_7),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_group_0_s0 (
    .Q(sel_group[0]),
    .D(n71_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_ch_3_s0 (
    .Q(sel_ch[3]),
    .D(selreg[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_ch_2_s0 (
    .Q(sel_ch[2]),
    .D(selreg[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_ch_1_s0 (
    .Q(sel_ch[1]),
    .D(selreg[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_ch_0_s0 (
    .Q(sel_ch[0]),
    .D(selreg[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n700_5) 
);
  DFFRE sel_sub_2_s0 (
    .Q(sel_sub[2]),
    .D(n121_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_sub_1_s0 (
    .Q(sel_sub[1]),
    .D(n122_3),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE sel_sub_0_s0 (
    .Q(sel_sub[0]),
    .D(selreg[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_sub_2_9) 
);
  DFFRE up_fbcon_s0 (
    .Q(up_fbcon),
    .D(n97_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_fnumlo_s0 (
    .Q(up_fnumlo),
    .D(n95_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_fnumhi_s0 (
    .Q(up_fnumhi),
    .D(n96_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_mult_s0 (
    .Q(up_mult),
    .D(n79_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_ksl_tl_s0 (
    .Q(up_ksl_tl),
    .D(n78_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_ar_dr_s0 (
    .Q(up_ar_dr),
    .D(n77_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_sl_rr_s0 (
    .Q(up_sl_rr),
    .D(n76_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE up_wav_s0 (
    .Q(up_wav),
    .D(n75_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE rhy_en_s0 (
    .Q(rhy_en_Z),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_4_s0 (
    .Q(rhy_kon[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_3_s0 (
    .Q(rhy_kon[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_2_s0 (
    .Q(rhy_kon[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_1_s0 (
    .Q(rhy_kon[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE rhy_kon_0_s0 (
    .Q(rhy_kon[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE am_dep_s0 (
    .Q(am_dep_Z),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE vib_dep_s0 (
    .Q(vib_dep_Z),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n704_3) 
);
  DFFRE wave_mode_s0 (
    .Q(wave_mode),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n668_3) 
);
  DFFRE value_B_7_s0 (
    .Q(value_B_Z[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_6_s0 (
    .Q(value_B_Z[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_5_s0 (
    .Q(value_B_Z[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_4_s0 (
    .Q(value_B_Z[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_3_s0 (
    .Q(value_B_Z[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_2_s0 (
    .Q(value_B_Z[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_1_s0 (
    .Q(value_B_Z[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_B_0_s0 (
    .Q(value_B_Z[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n677_3) 
);
  DFFRE value_A_7_s0 (
    .Q(value_A_Z[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_6_s0 (
    .Q(value_A_Z[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_5_s0 (
    .Q(value_A_Z[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_4_s0 (
    .Q(value_A_Z[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_3_s0 (
    .Q(value_A_Z[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_2_s0 (
    .Q(value_A_Z[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_1_s0 (
    .Q(value_A_Z[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE value_A_0_s0 (
    .Q(value_A_Z[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n669_3) 
);
  DFFRE load_A_s0 (
    .Q(load_A_Z),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFRE load_B_s0 (
    .Q(load_B_Z),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFSE flagen_A_s0 (
    .Q(flagen_A_Z),
    .D(n250_5),
    .CLK(clk_14m_d),
    .SET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFSE flagen_B_s0 (
    .Q(flagen_B_Z),
    .D(n251_5),
    .CLK(clk_14m_d),
    .SET(audio_mclk_d),
    .CE(n685_3) 
);
  DFFRE din_copy_7_s0 (
    .Q(din_copy[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_6_s0 (
    .Q(din_copy[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_5_s0 (
    .Q(din_copy[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_4_s0 (
    .Q(din_copy[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_3_s0 (
    .Q(din_copy[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_2_s0 (
    .Q(din_copy[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_1_s0 (
    .Q(din_copy[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE din_copy_0_s0 (
    .Q(din_copy[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(sel_group_1_11) 
);
  DFFRE selreg_7_s0 (
    .Q(selreg[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n628_6) 
);
  DFFRE clr_flag_A_s1 (
    .Q(clr_flag_A_Z),
    .D(n248_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n180_3) 
);
defparam clr_flag_A_s1.INIT=1'b0;
  DFFRE clr_flag_B_s1 (
    .Q(clr_flag_B_Z),
    .D(n249_6),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n180_3) 
);
defparam clr_flag_B_s1.INIT=1'b0;
  jtopl_div_0 u_div (
    .cnt(cnt[1:0]),
    .n13_5(n13_5),
    .n6_9(n6_9)
);
  jtopl_reg_0 u_reg (
    .clk_14m_d(clk_14m_d),
    .write(write),
    .cenop_Z(cenop_Z),
    .wave_mode(wave_mode),
    .rhy_en_Z(rhy_en_Z),
    .audio_mclk_d(audio_mclk_d),
    .up_fnumhi(up_fnumhi),
    .up_fnumlo(up_fnumlo),
    .up_fbcon(up_fbcon),
    .up_mult(up_mult),
    .up_ksl_tl(up_ksl_tl),
    .up_wav(up_wav),
    .up_ar_dr(up_ar_dr),
    .up_sl_rr(up_sl_rr),
    .sel_sub(sel_sub[2:0]),
    .sel_group(sel_group[1:0]),
    .din_copy(din_copy[7:0]),
    .rhy_kon(rhy_kon[4:0]),
    .sel_ch(sel_ch[3:0]),
    .keyon_I_Z(keyon_I_Z),
    .con_I_3(con_I_3),
    .zero(zero),
    .op_Z(op_Z),
    .pre_con(pre_con),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .pre_keyon(pre_keyon),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .din_mx_0_4(din_mx_0_4),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .group_Z(group_Z[1:0]),
    .slot_Z_2(slot_Z_2),
    .slot_Z_3(slot_Z_3),
    .slot_Z_4(slot_Z_4),
    .slot_Z_5(slot_Z_5),
    .slot_Z_6(slot_Z_6),
    .slot_Z_7(slot_Z_7),
    .slot_Z_8(slot_Z_8),
    .slot_Z_13(slot_Z_13),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17),
    .block_I(block_I[2:0]),
    .fnum_I(fnum_I[9:0]),
    .fb_I(fb_I[2:0]),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out(shift_out[29])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_mmr_0 */
module jtopl_timer_1 (
  load_A_Z,
  clk_14m_d,
  audio_mclk_d,
  clr_flag_A_Z,
  cenop_Z,
  zero,
  free_next_1_11,
  value_A_Z,
  pre_A,
  n6_7,
  free_cnt
)
;
input load_A_Z;
input clk_14m_d;
input audio_mclk_d;
input clr_flag_A_Z;
input cenop_Z;
input zero;
input free_next_1_11;
input [7:0] value_A_Z;
output pre_A;
output n6_7;
output [1:0] free_cnt;
wire n5_3;
wire n46_4;
wire n47_4;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire cnt_7_8;
wire n8_4;
wire n46_5;
wire n46_6;
wire n47_5;
wire n48_5;
wire n49_5;
wire n50_5;
wire n51_5;
wire n52_5;
wire n53_5;
wire n8_6;
wire free_next_0_13;
wire load_l;
wire [7:0] cnt;
wire VCC;
wire GND;
  LUT2 n5_s0 (
    .F(n5_3),
    .I0(audio_mclk_d),
    .I1(clr_flag_A_Z) 
);
defparam n5_s0.INIT=4'hE;
  LUT4 n46_s1 (
    .F(n46_4),
    .I0(n46_5),
    .I1(cnt[7]),
    .I2(value_A_Z[7]),
    .I3(n46_6) 
);
defparam n46_s1.INIT=16'hEEF0;
  LUT4 n47_s1 (
    .F(n47_4),
    .I0(value_A_Z[6]),
    .I1(n47_5),
    .I2(cnt[6]),
    .I3(n46_6) 
);
defparam n47_s1.INIT=16'h3CAA;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(value_A_Z[5]),
    .I1(cnt[5]),
    .I2(n48_5),
    .I3(n46_6) 
);
defparam n48_s1.INIT=16'h3CAA;
  LUT4 n49_s1 (
    .F(n49_4),
    .I0(value_A_Z[4]),
    .I1(n49_5),
    .I2(cnt[4]),
    .I3(n46_6) 
);
defparam n49_s1.INIT=16'h3CAA;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(value_A_Z[3]),
    .I1(n50_5),
    .I2(cnt[3]),
    .I3(n46_6) 
);
defparam n50_s1.INIT=16'h3CAA;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(value_A_Z[2]),
    .I1(cnt[2]),
    .I2(n51_5),
    .I3(n46_6) 
);
defparam n51_s1.INIT=16'h3CAA;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(value_A_Z[1]),
    .I1(n52_5),
    .I2(cnt[1]),
    .I3(n46_6) 
);
defparam n52_s1.INIT=16'h3CAA;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(value_A_Z[0]),
    .I1(n53_5),
    .I2(cnt[0]),
    .I3(n46_6) 
);
defparam n53_s1.INIT=16'h3CAA;
  LUT4 cnt_7_s3 (
    .F(cnt_7_8),
    .I0(n6_7),
    .I1(load_l),
    .I2(load_A_Z),
    .I3(audio_mclk_d) 
);
defparam cnt_7_s3.INIT=16'hFFB0;
  LUT4 n8_s1 (
    .F(n8_4),
    .I0(cnt[5]),
    .I1(cnt[6]),
    .I2(cnt[7]),
    .I3(n48_5) 
);
defparam n8_s1.INIT=16'h8000;
  LUT3 n46_s2 (
    .F(n46_5),
    .I0(cnt[5]),
    .I1(cnt[6]),
    .I2(n48_5) 
);
defparam n46_s2.INIT=8'h80;
  LUT4 n46_s3 (
    .F(n46_6),
    .I0(load_l),
    .I1(load_A_Z),
    .I2(audio_mclk_d),
    .I3(n8_4) 
);
defparam n46_s3.INIT=16'h000B;
  LUT2 n47_s2 (
    .F(n47_5),
    .I0(cnt[5]),
    .I1(n48_5) 
);
defparam n47_s2.INIT=4'h8;
  LUT4 n48_s2 (
    .F(n48_5),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]),
    .I3(n51_5) 
);
defparam n48_s2.INIT=16'h8000;
  LUT3 n49_s2 (
    .F(n49_5),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(n51_5) 
);
defparam n49_s2.INIT=8'h80;
  LUT2 n50_s2 (
    .F(n50_5),
    .I0(cnt[2]),
    .I1(n51_5) 
);
defparam n50_s2.INIT=4'h8;
  LUT4 n51_s2 (
    .F(n51_5),
    .I0(free_cnt[1]),
    .I1(free_cnt[0]),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam n51_s2.INIT=16'h8000;
  LUT3 n52_s2 (
    .F(n52_5),
    .I0(free_cnt[1]),
    .I1(free_cnt[0]),
    .I2(cnt[0]) 
);
defparam n52_s2.INIT=8'h80;
  LUT2 n53_s2 (
    .F(n53_5),
    .I0(free_cnt[1]),
    .I1(free_cnt[0]) 
);
defparam n53_s2.INIT=4'h8;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(load_A_Z),
    .I1(cenop_Z),
    .I2(zero),
    .I3(n8_4) 
);
defparam n8_s2.INIT=16'h8000;
  LUT2 n6_s1 (
    .F(n6_7),
    .I0(cenop_Z),
    .I1(zero) 
);
defparam n6_s1.INIT=4'h8;
  LUT3 free_next_0_s6 (
    .F(free_next_0_13),
    .I0(cenop_Z),
    .I1(zero),
    .I2(free_cnt[0]) 
);
defparam free_next_0_s6.INIT=8'h78;
  DFFCE load_l_s0 (
    .Q(load_l),
    .D(load_A_Z),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFRE flag_s0 (
    .Q(pre_A),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n5_3),
    .CE(n8_6) 
);
  DFFRE cnt_7_s1 (
    .Q(cnt[7]),
    .D(n46_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_7_s1.INIT=1'b0;
  DFFRE cnt_6_s1 (
    .Q(cnt[6]),
    .D(n47_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_6_s1.INIT=1'b0;
  DFFRE cnt_5_s1 (
    .Q(cnt[5]),
    .D(n48_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_5_s1.INIT=1'b0;
  DFFRE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n49_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFRE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n50_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_3_s1.INIT=1'b0;
  DFFRE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n51_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_2_s1.INIT=1'b0;
  DFFRE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n52_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFRE cnt_0_s1 (
    .Q(cnt[0]),
    .D(n53_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_0_s1.INIT=1'b0;
  DFFRE free_cnt_1_s1 (
    .Q(free_cnt[1]),
    .D(free_next_1_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam free_cnt_1_s1.INIT=1'b0;
  DFFRE free_cnt_0_s1 (
    .Q(free_cnt[0]),
    .D(free_next_0_13),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam free_cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_timer_1 */
module jtopl_timer_2 (
  load_B_Z,
  clk_14m_d,
  audio_mclk_d,
  n6_7,
  clr_flag_B_Z,
  cenop_Z,
  zero,
  value_B_Z,
  free_cnt,
  pre_B,
  free_next_1_11
)
;
input load_B_Z;
input clk_14m_d;
input audio_mclk_d;
input n6_7;
input clr_flag_B_Z;
input cenop_Z;
input zero;
input [7:0] value_B_Z;
input [1:0] free_cnt;
output pre_B;
output free_next_1_11;
wire n5_3;
wire n48_4;
wire n49_4;
wire n50_4;
wire n51_4;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire cnt_7_8;
wire n8_4;
wire n48_5;
wire n48_6;
wire n49_5;
wire n50_5;
wire n51_5;
wire n52_5;
wire n53_5;
wire n54_5;
wire n55_5;
wire n8_6;
wire load_l;
wire [3:2] free_next;
wire [3:2] free_cnt_0;
wire [7:0] cnt;
wire VCC;
wire GND;
  LUT2 n5_s0 (
    .F(n5_3),
    .I0(audio_mclk_d),
    .I1(clr_flag_B_Z) 
);
defparam n5_s0.INIT=4'hE;
  LUT4 n48_s1 (
    .F(n48_4),
    .I0(n48_5),
    .I1(cnt[7]),
    .I2(value_B_Z[7]),
    .I3(n48_6) 
);
defparam n48_s1.INIT=16'hEEF0;
  LUT4 n49_s1 (
    .F(n49_4),
    .I0(value_B_Z[6]),
    .I1(cnt[6]),
    .I2(n49_5),
    .I3(n48_6) 
);
defparam n49_s1.INIT=16'h3CAA;
  LUT4 n50_s1 (
    .F(n50_4),
    .I0(value_B_Z[5]),
    .I1(n50_5),
    .I2(cnt[5]),
    .I3(n48_6) 
);
defparam n50_s1.INIT=16'h3CAA;
  LUT4 n51_s1 (
    .F(n51_4),
    .I0(value_B_Z[4]),
    .I1(n51_5),
    .I2(cnt[4]),
    .I3(n48_6) 
);
defparam n51_s1.INIT=16'h3CAA;
  LUT4 n52_s1 (
    .F(n52_4),
    .I0(value_B_Z[3]),
    .I1(cnt[3]),
    .I2(n52_5),
    .I3(n48_6) 
);
defparam n52_s1.INIT=16'h3CAA;
  LUT4 n53_s1 (
    .F(n53_4),
    .I0(value_B_Z[2]),
    .I1(n53_5),
    .I2(cnt[2]),
    .I3(n48_6) 
);
defparam n53_s1.INIT=16'h3CAA;
  LUT4 n54_s1 (
    .F(n54_4),
    .I0(value_B_Z[1]),
    .I1(n54_5),
    .I2(cnt[1]),
    .I3(n48_6) 
);
defparam n54_s1.INIT=16'h3CAA;
  LUT4 n55_s1 (
    .F(n55_4),
    .I0(value_B_Z[0]),
    .I1(cnt[0]),
    .I2(n55_5),
    .I3(n48_6) 
);
defparam n55_s1.INIT=16'h3CAA;
  LUT4 cnt_7_s3 (
    .F(cnt_7_8),
    .I0(n6_7),
    .I1(load_l),
    .I2(load_B_Z),
    .I3(audio_mclk_d) 
);
defparam cnt_7_s3.INIT=16'hFFB0;
  LUT3 free_next_2_s3 (
    .F(free_next[2]),
    .I0(free_cnt[0]),
    .I1(free_cnt[1]),
    .I2(free_cnt_0[2]) 
);
defparam free_next_2_s3.INIT=8'h78;
  LUT4 free_next_3_s3 (
    .F(free_next[3]),
    .I0(free_cnt[0]),
    .I1(free_cnt[1]),
    .I2(free_cnt_0[2]),
    .I3(free_cnt_0[3]) 
);
defparam free_next_3_s3.INIT=16'h7F80;
  LUT3 n8_s1 (
    .F(n8_4),
    .I0(cnt[6]),
    .I1(cnt[7]),
    .I2(n49_5) 
);
defparam n8_s1.INIT=8'h80;
  LUT2 n48_s2 (
    .F(n48_5),
    .I0(cnt[6]),
    .I1(n49_5) 
);
defparam n48_s2.INIT=4'h8;
  LUT4 n48_s3 (
    .F(n48_6),
    .I0(load_l),
    .I1(load_B_Z),
    .I2(audio_mclk_d),
    .I3(n8_4) 
);
defparam n48_s3.INIT=16'h000B;
  LUT4 n49_s2 (
    .F(n49_5),
    .I0(cnt[3]),
    .I1(cnt[4]),
    .I2(cnt[5]),
    .I3(n52_5) 
);
defparam n49_s2.INIT=16'h8000;
  LUT3 n50_s2 (
    .F(n50_5),
    .I0(cnt[3]),
    .I1(cnt[4]),
    .I2(n52_5) 
);
defparam n50_s2.INIT=8'h80;
  LUT2 n51_s2 (
    .F(n51_5),
    .I0(cnt[3]),
    .I1(n52_5) 
);
defparam n51_s2.INIT=4'h8;
  LUT4 n52_s2 (
    .F(n52_5),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(n55_5) 
);
defparam n52_s2.INIT=16'h8000;
  LUT3 n53_s2 (
    .F(n53_5),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n55_5) 
);
defparam n53_s2.INIT=8'h80;
  LUT2 n54_s2 (
    .F(n54_5),
    .I0(cnt[0]),
    .I1(n55_5) 
);
defparam n54_s2.INIT=4'h8;
  LUT4 n55_s2 (
    .F(n55_5),
    .I0(free_cnt[0]),
    .I1(free_cnt[1]),
    .I2(free_cnt_0[2]),
    .I3(free_cnt_0[3]) 
);
defparam n55_s2.INIT=16'h8000;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(load_B_Z),
    .I1(cenop_Z),
    .I2(zero),
    .I3(n8_4) 
);
defparam n8_s2.INIT=16'h8000;
  LUT4 free_next_1_s5 (
    .F(free_next_1_11),
    .I0(cenop_Z),
    .I1(free_cnt[0]),
    .I2(zero),
    .I3(free_cnt[1]) 
);
defparam free_next_1_s5.INIT=16'h7F80;
  DFFCE load_l_s0 (
    .Q(load_l),
    .D(load_B_Z),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFRE free_cnt_3_s0 (
    .Q(free_cnt_0[3]),
    .D(free_next[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n6_7) 
);
  DFFRE free_cnt_2_s0 (
    .Q(free_cnt_0[2]),
    .D(free_next[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n6_7) 
);
  DFFRE flag_s0 (
    .Q(pre_B),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n5_3),
    .CE(n8_6) 
);
  DFFRE cnt_7_s1 (
    .Q(cnt[7]),
    .D(n48_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_7_s1.INIT=1'b0;
  DFFRE cnt_6_s1 (
    .Q(cnt[6]),
    .D(n49_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_6_s1.INIT=1'b0;
  DFFRE cnt_5_s1 (
    .Q(cnt[5]),
    .D(n50_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_5_s1.INIT=1'b0;
  DFFRE cnt_4_s1 (
    .Q(cnt[4]),
    .D(n51_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFRE cnt_3_s1 (
    .Q(cnt[3]),
    .D(n52_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_3_s1.INIT=1'b0;
  DFFRE cnt_2_s1 (
    .Q(cnt[2]),
    .D(n53_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_2_s1.INIT=1'b0;
  DFFRE cnt_1_s1 (
    .Q(cnt[1]),
    .D(n54_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFRE cnt_0_s1 (
    .Q(cnt[0]),
    .D(n55_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cnt_7_8) 
);
defparam cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_timer_2 */
module jtopl_timers_0 (
  load_A_Z,
  clk_14m_d,
  audio_mclk_d,
  clr_flag_A_Z,
  cenop_Z,
  zero,
  load_B_Z,
  clr_flag_B_Z,
  value_A_Z,
  value_B_Z,
  pre_A,
  n6_7,
  pre_B
)
;
input load_A_Z;
input clk_14m_d;
input audio_mclk_d;
input clr_flag_A_Z;
input cenop_Z;
input zero;
input load_B_Z;
input clr_flag_B_Z;
input [7:0] value_A_Z;
input [7:0] value_B_Z;
output pre_A;
output n6_7;
output pre_B;
wire free_next_1_11;
wire [1:0] free_cnt;
wire VCC;
wire GND;
  jtopl_timer_1 timer_A (
    .load_A_Z(load_A_Z),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .clr_flag_A_Z(clr_flag_A_Z),
    .cenop_Z(cenop_Z),
    .zero(zero),
    .free_next_1_11(free_next_1_11),
    .value_A_Z(value_A_Z[7:0]),
    .pre_A(pre_A),
    .n6_7(n6_7),
    .free_cnt(free_cnt[1:0])
);
  jtopl_timer_2 timer_B (
    .load_B_Z(load_B_Z),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n6_7(n6_7),
    .clr_flag_B_Z(clr_flag_B_Z),
    .cenop_Z(cenop_Z),
    .zero(zero),
    .value_B_Z(value_B_Z[7:0]),
    .free_cnt(free_cnt[1:0]),
    .pre_B(pre_B),
    .free_next_1_11(free_next_1_11)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_timers_0 */
module jtopl_lfo_0 (
  clk_14m_d,
  audio_mclk_d,
  cenop_Z,
  n6_7,
  zero,
  slot_Z_8,
  slot_Z_17,
  vib_cnt,
  trem_Z
)
;
input clk_14m_d;
input audio_mclk_d;
input cenop_Z;
input n6_7;
input zero;
input slot_Z_8;
input slot_Z_17;
output [2:0] vib_cnt;
output [3:0] trem_Z;
wire n31_3;
wire am_incen_6;
wire am_dir_6;
wire am_bit_0_8;
wire n57_7;
wire n31_4;
wire am_dir_7;
wire next_4_8;
wire next_7_8;
wire next_10_8;
wire am_bit_0_9;
wire n57_8;
wire n57_9;
wire n206_6;
wire next_10_11;
wire n184_9;
wire next_7_11;
wire next_4_11;
wire next_1_10;
wire next_0_12;
wire am_incen;
wire am_dir;
wire am_carry;
wire am_step;
wire [12:2] next;
wire [1:1] am_bit;
wire [9:0] cnt;
wire [8:0] am_cnt;
wire VCC;
wire GND;
  LUT3 n31_s0 (
    .F(n31_3),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n31_4) 
);
defparam n31_s0.INIT=8'h40;
  LUT3 am_incen_s2 (
    .F(am_incen_6),
    .I0(slot_Z_8),
    .I1(slot_Z_17),
    .I2(cenop_Z) 
);
defparam am_incen_s2.INIT=8'hE0;
  LUT4 am_dir_s2 (
    .F(am_dir_6),
    .I0(am_dir),
    .I1(am_dir_7),
    .I2(n57_7),
    .I3(n6_7) 
);
defparam am_dir_s2.INIT=16'h4F00;
  LUT3 next_2_s3 (
    .F(next[2]),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]) 
);
defparam next_2_s3.INIT=8'h78;
  LUT4 next_3_s3 (
    .F(next[3]),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt[3]) 
);
defparam next_3_s3.INIT=16'h7F80;
  LUT3 next_5_s3 (
    .F(next[5]),
    .I0(cnt[4]),
    .I1(next_4_8),
    .I2(cnt[5]) 
);
defparam next_5_s3.INIT=8'h78;
  LUT4 next_6_s3 (
    .F(next[6]),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(n31_4),
    .I3(cnt[6]) 
);
defparam next_6_s3.INIT=16'h7F80;
  LUT3 next_8_s3 (
    .F(next[8]),
    .I0(cnt[7]),
    .I1(next_7_8),
    .I2(cnt[8]) 
);
defparam next_8_s3.INIT=8'h78;
  LUT4 next_9_s3 (
    .F(next[9]),
    .I0(cnt[7]),
    .I1(cnt[8]),
    .I2(next_7_8),
    .I3(cnt[9]) 
);
defparam next_9_s3.INIT=16'h7F80;
  LUT3 next_11_s3 (
    .F(next[11]),
    .I0(vib_cnt[0]),
    .I1(next_10_8),
    .I2(vib_cnt[1]) 
);
defparam next_11_s3.INIT=8'h78;
  LUT4 next_12_s2 (
    .F(next[12]),
    .I0(vib_cnt[0]),
    .I1(vib_cnt[1]),
    .I2(next_10_8),
    .I3(vib_cnt[2]) 
);
defparam next_12_s2.INIT=16'h7F80;
  LUT4 am_bit_0_s3 (
    .F(am_bit_0_8),
    .I0(am_incen),
    .I1(am_carry),
    .I2(am_bit_0_9),
    .I3(am_cnt[0]) 
);
defparam am_bit_0_s3.INIT=16'hD728;
  LUT4 am_bit_1_s2 (
    .F(am_bit[1]),
    .I0(am_carry),
    .I1(am_cnt[0]),
    .I2(am_bit_0_9),
    .I3(am_incen) 
);
defparam am_bit_1_s2.INIT=16'hE800;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(am_cnt[3]),
    .I1(am_cnt[4]),
    .I2(n57_8),
    .I3(n57_9) 
);
defparam n57_s2.INIT=16'hEFFF;
  LUT4 n31_s1 (
    .F(n31_4),
    .I0(cnt[2]),
    .I1(cnt[3]),
    .I2(cnt[4]),
    .I3(cnt[5]) 
);
defparam n31_s1.INIT=16'h8000;
  LUT4 am_dir_s3 (
    .F(am_dir_7),
    .I0(am_cnt[0]),
    .I1(am_cnt[3]),
    .I2(am_cnt[5]),
    .I3(am_cnt[6]) 
);
defparam am_dir_s3.INIT=16'h8000;
  LUT4 next_4_s4 (
    .F(next_4_8),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[2]),
    .I3(cnt[3]) 
);
defparam next_4_s4.INIT=16'h8000;
  LUT4 next_7_s4 (
    .F(next_7_8),
    .I0(cnt[0]),
    .I1(cnt[1]),
    .I2(cnt[6]),
    .I3(n31_4) 
);
defparam next_7_s4.INIT=16'h8000;
  LUT4 next_10_s4 (
    .F(next_10_8),
    .I0(cnt[7]),
    .I1(cnt[8]),
    .I2(cnt[9]),
    .I3(next_7_8) 
);
defparam next_10_s4.INIT=16'h8000;
  LUT3 am_bit_0_s4 (
    .F(am_bit_0_9),
    .I0(am_dir),
    .I1(zero),
    .I2(am_step) 
);
defparam am_bit_0_s4.INIT=8'hE0;
  LUT2 n57_s3 (
    .F(n57_8),
    .I0(am_cnt[5]),
    .I1(am_cnt[6]) 
);
defparam n57_s3.INIT=4'h1;
  LUT4 n57_s4 (
    .F(n57_9),
    .I0(am_cnt[0]),
    .I1(am_cnt[1]),
    .I2(am_cnt[2]),
    .I3(am_dir) 
);
defparam n57_s4.INIT=16'h0100;
  LUT3 n206_s2 (
    .F(n206_6),
    .I0(audio_mclk_d),
    .I1(cenop_Z),
    .I2(zero) 
);
defparam n206_s2.INIT=8'h40;
  LUT4 next_10_s6 (
    .F(next_10_11),
    .I0(cenop_Z),
    .I1(next_10_8),
    .I2(slot_Z_17),
    .I3(vib_cnt[0]) 
);
defparam next_10_s6.INIT=16'h7F80;
  LUT2 n184_s1 (
    .F(n184_9),
    .I0(cenop_Z),
    .I1(slot_Z_17) 
);
defparam n184_s1.INIT=4'h8;
  LUT4 next_7_s6 (
    .F(next_7_11),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(next_7_8),
    .I3(cnt[7]) 
);
defparam next_7_s6.INIT=16'h7F80;
  LUT4 next_4_s6 (
    .F(next_4_11),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(next_4_8),
    .I3(cnt[4]) 
);
defparam next_4_s6.INIT=16'h7F80;
  LUT4 next_1_s5 (
    .F(next_1_10),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(cnt[0]),
    .I3(cnt[1]) 
);
defparam next_1_s5.INIT=16'h7F80;
  LUT3 next_0_s6 (
    .F(next_0_12),
    .I0(cenop_Z),
    .I1(slot_Z_17),
    .I2(cnt[0]) 
);
defparam next_0_s6.INIT=8'h78;
  DFFRE cnt_11_s0 (
    .Q(vib_cnt[1]),
    .D(next[11]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_9_s0 (
    .Q(cnt[9]),
    .D(next[9]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_8_s0 (
    .Q(cnt[8]),
    .D(next[8]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_6_s0 (
    .Q(cnt[6]),
    .D(next[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_5_s0 (
    .Q(cnt[5]),
    .D(next[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_3_s0 (
    .Q(cnt[3]),
    .D(next[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_2_s0 (
    .Q(cnt[2]),
    .D(next[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFSE am_incen_s0 (
    .Q(am_incen),
    .D(slot_Z_17),
    .CLK(clk_14m_d),
    .SET(audio_mclk_d),
    .CE(am_incen_6) 
);
  DFFRE am_dir_s0 (
    .Q(am_dir),
    .D(n57_7),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(am_dir_6) 
);
  DFFRE am_carry_s0 (
    .Q(am_carry),
    .D(am_bit[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_8_s0 (
    .Q(am_cnt[8]),
    .D(am_bit_0_8),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_7_s0 (
    .Q(am_cnt[7]),
    .D(am_cnt[8]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_6_s0 (
    .Q(am_cnt[6]),
    .D(am_cnt[7]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_5_s0 (
    .Q(am_cnt[5]),
    .D(am_cnt[6]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_4_s0 (
    .Q(am_cnt[4]),
    .D(am_cnt[5]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_3_s0 (
    .Q(am_cnt[3]),
    .D(am_cnt[4]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_2_s0 (
    .Q(am_cnt[2]),
    .D(am_cnt[3]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_1_s0 (
    .Q(am_cnt[1]),
    .D(am_cnt[2]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_cnt_0_s0 (
    .Q(am_cnt[0]),
    .D(am_cnt[1]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFRE am_step_s0 (
    .Q(am_step),
    .D(n31_3),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE trem_3_s0 (
    .Q(trem_Z[3]),
    .D(am_cnt[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE trem_2_s0 (
    .Q(trem_Z[2]),
    .D(am_cnt[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE trem_1_s0 (
    .Q(trem_Z[1]),
    .D(am_cnt[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE trem_0_s0 (
    .Q(trem_Z[0]),
    .D(am_cnt[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n206_6) 
);
  DFFRE cnt_12_s0 (
    .Q(vib_cnt[2]),
    .D(next[12]),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(n184_9) 
);
  DFFRE cnt_10_s1 (
    .Q(vib_cnt[0]),
    .D(next_10_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_10_s1.INIT=1'b0;
  DFFRE cnt_7_s1 (
    .Q(cnt[7]),
    .D(next_7_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_7_s1.INIT=1'b0;
  DFFRE cnt_4_s1 (
    .Q(cnt[4]),
    .D(next_4_11),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_4_s1.INIT=1'b0;
  DFFRE cnt_1_s1 (
    .Q(cnt[1]),
    .D(next_1_10),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_1_s1.INIT=1'b0;
  DFFRE cnt_0_s1 (
    .Q(cnt[0]),
    .D(next_0_12),
    .CLK(clk_14m_d),
    .RESET(audio_mclk_d),
    .CE(VCC) 
);
defparam cnt_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_lfo_0 */
module jtopl_noise_0 (
  clk_14m_d,
  audio_mclk_d,
  cenop_Z,
  phase_II_8_6,
  poly_0,
  poly_8,
  poly_9,
  poly_22
)
;
input clk_14m_d;
input audio_mclk_d;
input cenop_Z;
input phase_II_8_6;
output poly_0;
output poly_8;
output poly_9;
output poly_22;
wire n31_6;
wire n31_7;
wire n31_8;
wire n31_9;
wire n31_10;
wire n31_11;
wire n31_12;
wire n31_13;
wire [21:1] poly_1;
wire VCC;
wire GND;
  LUT4 n31_s1 (
    .F(n31_6),
    .I0(n31_7),
    .I1(n31_8),
    .I2(n31_9),
    .I3(phase_II_8_6) 
);
defparam n31_s1.INIT=16'h80FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(poly_1[18]),
    .I1(poly_1[19]),
    .I2(poly_1[20]),
    .I3(poly_1[21]) 
);
defparam n31_s2.INIT=16'h0001;
  LUT4 n31_s3 (
    .F(n31_8),
    .I0(poly_9),
    .I1(poly_8),
    .I2(n31_10),
    .I3(n31_11) 
);
defparam n31_s3.INIT=16'h1000;
  LUT4 n31_s4 (
    .F(n31_9),
    .I0(poly_1[14]),
    .I1(poly_1[15]),
    .I2(n31_12),
    .I3(n31_13) 
);
defparam n31_s4.INIT=16'h1000;
  LUT4 n31_s5 (
    .F(n31_10),
    .I0(poly_1[4]),
    .I1(poly_1[5]),
    .I2(poly_1[6]),
    .I3(poly_1[7]) 
);
defparam n31_s5.INIT=16'h0001;
  LUT4 n31_s6 (
    .F(n31_11),
    .I0(poly_0),
    .I1(poly_1[1]),
    .I2(poly_1[2]),
    .I3(poly_1[3]) 
);
defparam n31_s6.INIT=16'h0001;
  LUT2 n31_s7 (
    .F(n31_12),
    .I0(poly_1[16]),
    .I1(poly_1[17]) 
);
defparam n31_s7.INIT=4'h1;
  LUT4 n31_s8 (
    .F(n31_13),
    .I0(poly_1[10]),
    .I1(poly_1[11]),
    .I2(poly_1[12]),
    .I3(poly_1[13]) 
);
defparam n31_s8.INIT=16'h0001;
  DFFCE poly_21_s0 (
    .Q(poly_1[21]),
    .D(poly_1[20]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_20_s0 (
    .Q(poly_1[20]),
    .D(poly_1[19]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_19_s0 (
    .Q(poly_1[19]),
    .D(poly_1[18]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_18_s0 (
    .Q(poly_1[18]),
    .D(poly_1[17]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_17_s0 (
    .Q(poly_1[17]),
    .D(poly_1[16]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_16_s0 (
    .Q(poly_1[16]),
    .D(poly_1[15]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_15_s0 (
    .Q(poly_1[15]),
    .D(poly_1[14]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_14_s0 (
    .Q(poly_1[14]),
    .D(poly_1[13]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_13_s0 (
    .Q(poly_1[13]),
    .D(poly_1[12]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_12_s0 (
    .Q(poly_1[12]),
    .D(poly_1[11]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_11_s0 (
    .Q(poly_1[11]),
    .D(poly_1[10]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_10_s0 (
    .Q(poly_1[10]),
    .D(poly_9),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_9_s0 (
    .Q(poly_9),
    .D(poly_8),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_8_s0 (
    .Q(poly_8),
    .D(poly_1[7]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_7_s0 (
    .Q(poly_1[7]),
    .D(poly_1[6]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_6_s0 (
    .Q(poly_1[6]),
    .D(poly_1[5]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_5_s0 (
    .Q(poly_1[5]),
    .D(poly_1[4]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_4_s0 (
    .Q(poly_1[4]),
    .D(poly_1[3]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_3_s0 (
    .Q(poly_1[3]),
    .D(poly_1[2]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_2_s0 (
    .Q(poly_1[2]),
    .D(poly_1[1]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_1_s0 (
    .Q(poly_1[1]),
    .D(poly_0),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFCE poly_22_s0 (
    .Q(poly_22),
    .D(poly_1[21]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(cenop_Z) 
);
  DFFPE poly_0_s0 (
    .Q(poly_0),
    .D(n31_6),
    .CLK(clk_14m_d),
    .PRESET(audio_mclk_d),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_noise_0 */
module jtopl_pm_0 (
  viben_I,
  vib_dep_Z,
  vib_cnt,
  fnum_I,
  pm_offset_Z
)
;
input viben_I;
input vib_dep_Z;
input [2:0] vib_cnt;
input [9:7] fnum_I;
output [3:0] pm_offset_Z;
wire pm_offset_Z_0_5;
wire pm_offset_Z_1_5;
wire pm_offset_Z_2_6;
wire pm_offset_Z_0_6;
wire pm_offset_Z_0_7;
wire pm_offset_Z_1_6;
wire pm_offset_Z_2_8;
wire VCC;
wire GND;
  LUT4 pm_offset_Z_1_s (
    .F(pm_offset_Z[1]),
    .I0(pm_offset_Z_0_5),
    .I1(vib_cnt[2]),
    .I2(pm_offset_Z_1_5),
    .I3(viben_I) 
);
defparam pm_offset_Z_1_s.INIT=16'h8700;
  LUT4 pm_offset_Z_2_s (
    .F(pm_offset_Z[2]),
    .I0(pm_offset_Z_2_8),
    .I1(vib_cnt[2]),
    .I2(pm_offset_Z_2_6),
    .I3(viben_I) 
);
defparam pm_offset_Z_2_s.INIT=16'hB400;
  LUT4 pm_offset_Z_3_s (
    .F(pm_offset_Z[3]),
    .I0(pm_offset_Z_2_8),
    .I1(pm_offset_Z_2_6),
    .I2(viben_I),
    .I3(vib_cnt[2]) 
);
defparam pm_offset_Z_3_s.INIT=16'hD000;
  LUT3 pm_offset_Z_0_s0 (
    .F(pm_offset_Z_0_5),
    .I0(pm_offset_Z_0_6),
    .I1(pm_offset_Z_0_7),
    .I2(vib_dep_Z) 
);
defparam pm_offset_Z_0_s0.INIT=8'h35;
  LUT4 pm_offset_Z_1_s0 (
    .F(pm_offset_Z_1_5),
    .I0(pm_offset_Z_1_6),
    .I1(vib_dep_Z),
    .I2(fnum_I[9]),
    .I3(vib_cnt[0]) 
);
defparam pm_offset_Z_1_s0.INIT=16'h3F57;
  LUT4 pm_offset_Z_2_s1 (
    .F(pm_offset_Z_2_6),
    .I0(vib_cnt[0]),
    .I1(vib_dep_Z),
    .I2(fnum_I[9]),
    .I3(vib_cnt[1]) 
);
defparam pm_offset_Z_2_s1.INIT=16'h4000;
  LUT4 pm_offset_Z_0_s1 (
    .F(pm_offset_Z_0_6),
    .I0(fnum_I[8]),
    .I1(vib_cnt[1]),
    .I2(fnum_I[9]),
    .I3(vib_cnt[0]) 
);
defparam pm_offset_Z_0_s1.INIT=16'h0F77;
  LUT4 pm_offset_Z_0_s2 (
    .F(pm_offset_Z_0_7),
    .I0(fnum_I[7]),
    .I1(vib_cnt[1]),
    .I2(fnum_I[8]),
    .I3(vib_cnt[0]) 
);
defparam pm_offset_Z_0_s2.INIT=16'h0F77;
  LUT3 pm_offset_Z_1_s1 (
    .F(pm_offset_Z_1_6),
    .I0(fnum_I[8]),
    .I1(vib_dep_Z),
    .I2(vib_cnt[1]) 
);
defparam pm_offset_Z_1_s1.INIT=8'hB0;
  LUT4 pm_offset_Z_2_s2 (
    .F(pm_offset_Z_2_8),
    .I0(pm_offset_Z_0_6),
    .I1(pm_offset_Z_0_7),
    .I2(vib_dep_Z),
    .I3(pm_offset_Z_1_5) 
);
defparam pm_offset_Z_2_s2.INIT=16'hCA00;
  LUT4 pm_offset_Z_0_s3 (
    .F(pm_offset_Z[0]),
    .I0(pm_offset_Z_0_6),
    .I1(pm_offset_Z_0_7),
    .I2(vib_dep_Z),
    .I3(viben_I) 
);
defparam pm_offset_Z_0_s3.INIT=16'h3500;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pm_0 */
module jtopl_pg_inc_0 (
  cenop_Z,
  fnum_I,
  pm_offset_Z,
  block_I,
  n31_3,
  n32_3,
  \o[3]_3 ,
  n33_7,
  phinc_I
)
;
input cenop_Z;
input [9:0] fnum_I;
input [3:0] pm_offset_Z;
input [2:0] block_I;
output n31_3;
output n32_3;
output \o[3]_3 ;
output n33_7;
output [15:3] phinc_I;
wire n31_4;
wire n31_5;
wire phinc_I_15_3;
wire phinc_I_14_3;
wire phinc_I_13_3;
wire phinc_I_12_3;
wire phinc_I_12_4;
wire phinc_I_11_3;
wire phinc_I_11_4;
wire phinc_I_7_3;
wire phinc_I_6_3;
wire phinc_I_5_3;
wire phinc_I_4_3;
wire phinc_I_3_3;
wire phinc_I_14_4;
wire phinc_I_13_4;
wire phinc_I_12_5;
wire phinc_I_11_5;
wire phinc_I_7_4;
wire phinc_I_6_4;
wire phinc_I_5_4;
wire phinc_I_4_4;
wire n21_5;
wire n21_6;
wire n20_4;
wire n20_5;
wire n19_4;
wire n19_5;
wire n18_4;
wire n18_5;
wire n17_4;
wire n17_5;
wire n16_4;
wire n16_5;
wire n15_4;
wire n15_5;
wire n14_4;
wire n14_5;
wire n13_4;
wire n13_5;
wire n12_4;
wire n12_5;
wire n11_4;
wire n11_5;
wire n5_4;
wire n5_1_COUT;
wire VCC;
wire GND;
  LUT3 n31_s0 (
    .F(n31_3),
    .I0(n31_4),
    .I1(n31_5),
    .I2(block_I[0]) 
);
defparam n31_s0.INIT=8'h35;
  LUT4 n32_s0 (
    .F(n32_3),
    .I0(block_I[1]),
    .I1(n20_4),
    .I2(n31_5),
    .I3(block_I[0]) 
);
defparam n32_s0.INIT=16'h440F;
  LUT4 phinc_I_15_s (
    .F(phinc_I[15]),
    .I0(phinc_I_15_3),
    .I1(n5_4),
    .I2(block_I[1]),
    .I3(block_I[2]) 
);
defparam phinc_I_15_s.INIT=16'h5CCC;
  LUT3 phinc_I_14_s (
    .F(phinc_I[14]),
    .I0(phinc_I_14_3),
    .I1(n5_4),
    .I2(block_I[2]) 
);
defparam phinc_I_14_s.INIT=8'h5C;
  LUT3 phinc_I_13_s (
    .F(phinc_I[13]),
    .I0(phinc_I_13_3),
    .I1(n5_4),
    .I2(block_I[2]) 
);
defparam phinc_I_13_s.INIT=8'h5C;
  LUT3 phinc_I_12_s (
    .F(phinc_I[12]),
    .I0(phinc_I_12_3),
    .I1(phinc_I_12_4),
    .I2(block_I[2]) 
);
defparam phinc_I_12_s.INIT=8'h5C;
  LUT3 phinc_I_11_s (
    .F(phinc_I[11]),
    .I0(phinc_I_11_3),
    .I1(phinc_I_11_4),
    .I2(block_I[2]) 
);
defparam phinc_I_11_s.INIT=8'h5C;
  LUT3 phinc_I_7_s (
    .F(phinc_I[7]),
    .I0(phinc_I_11_3),
    .I1(phinc_I_7_3),
    .I2(block_I[2]) 
);
defparam phinc_I_7_s.INIT=8'h35;
  LUT3 phinc_I_6_s (
    .F(phinc_I[6]),
    .I0(phinc_I_6_3),
    .I1(n31_3),
    .I2(block_I[2]) 
);
defparam phinc_I_6_s.INIT=8'hC5;
  LUT3 phinc_I_5_s (
    .F(phinc_I[5]),
    .I0(phinc_I_5_3),
    .I1(n32_3),
    .I2(block_I[2]) 
);
defparam phinc_I_5_s.INIT=8'hC5;
  LUT3 phinc_I_4_s (
    .F(phinc_I[4]),
    .I0(phinc_I_4_3),
    .I1(n33_7),
    .I2(block_I[2]) 
);
defparam phinc_I_4_s.INIT=8'hC5;
  LUT3 phinc_I_3_s (
    .F(phinc_I[3]),
    .I0(phinc_I_7_3),
    .I1(phinc_I_3_3),
    .I2(block_I[2]) 
);
defparam phinc_I_3_s.INIT=8'hC5;
  LUT2 \o[3]_s1  (
    .F(\o[3]_3 ),
    .I0(cenop_Z),
    .I1(block_I[2]) 
);
defparam \o[3]_s1 .INIT=4'h8;
  LUT4 n33_s2 (
    .F(n33_7),
    .I0(n20_4),
    .I1(n21_5),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam n33_s2.INIT=16'h0C0A;
  LUT3 phinc_I_8_s (
    .F(phinc_I[8]),
    .I0(phinc_I_12_3),
    .I1(phinc_I_4_3),
    .I2(block_I[2]) 
);
defparam phinc_I_8_s.INIT=8'h35;
  LUT3 phinc_I_10_s (
    .F(phinc_I[10]),
    .I0(phinc_I_14_3),
    .I1(phinc_I_6_3),
    .I2(block_I[2]) 
);
defparam phinc_I_10_s.INIT=8'h35;
  LUT3 phinc_I_9_s (
    .F(phinc_I[9]),
    .I0(phinc_I_13_3),
    .I1(phinc_I_5_3),
    .I2(block_I[2]) 
);
defparam phinc_I_9_s.INIT=8'h35;
  LUT3 n31_s1 (
    .F(n31_4),
    .I0(n20_4),
    .I1(n18_4),
    .I2(block_I[1]) 
);
defparam n31_s1.INIT=8'h53;
  LUT3 n31_s2 (
    .F(n31_5),
    .I0(n21_5),
    .I1(n19_4),
    .I2(block_I[1]) 
);
defparam n31_s2.INIT=8'h53;
  LUT3 phinc_I_15_s0 (
    .F(phinc_I_15_3),
    .I0(n12_4),
    .I1(n11_4),
    .I2(block_I[0]) 
);
defparam phinc_I_15_s0.INIT=8'h53;
  LUT4 phinc_I_14_s0 (
    .F(phinc_I_14_3),
    .I0(n12_4),
    .I1(n13_4),
    .I2(block_I[1]),
    .I3(phinc_I_14_4) 
);
defparam phinc_I_14_s0.INIT=16'h305F;
  LUT3 phinc_I_13_s0 (
    .F(phinc_I_13_3),
    .I0(phinc_I_15_3),
    .I1(phinc_I_13_4),
    .I2(block_I[1]) 
);
defparam phinc_I_13_s0.INIT=8'h3A;
  LUT4 phinc_I_12_s0 (
    .F(phinc_I_12_3),
    .I0(n15_4),
    .I1(n14_4),
    .I2(block_I[1]),
    .I3(phinc_I_12_5) 
);
defparam phinc_I_12_s0.INIT=16'h305F;
  LUT4 phinc_I_12_s1 (
    .F(phinc_I_12_4),
    .I0(n11_4),
    .I1(n5_4),
    .I2(block_I[0]),
    .I3(block_I[1]) 
);
defparam phinc_I_12_s1.INIT=16'hACCC;
  LUT4 phinc_I_11_s0 (
    .F(phinc_I_11_3),
    .I0(n15_4),
    .I1(n16_4),
    .I2(block_I[1]),
    .I3(phinc_I_11_5) 
);
defparam phinc_I_11_s0.INIT=16'h305F;
  LUT3 phinc_I_11_s1 (
    .F(phinc_I_11_4),
    .I0(phinc_I_15_3),
    .I1(n5_4),
    .I2(block_I[1]) 
);
defparam phinc_I_11_s1.INIT=8'h5C;
  LUT3 phinc_I_7_s0 (
    .F(phinc_I_7_3),
    .I0(n31_4),
    .I1(phinc_I_7_4),
    .I2(block_I[0]) 
);
defparam phinc_I_7_s0.INIT=8'hA3;
  LUT4 phinc_I_6_s0 (
    .F(phinc_I_6_3),
    .I0(n16_4),
    .I1(n17_4),
    .I2(block_I[1]),
    .I3(phinc_I_6_4) 
);
defparam phinc_I_6_s0.INIT=16'h305F;
  LUT4 phinc_I_5_s0 (
    .F(phinc_I_5_3),
    .I0(n17_4),
    .I1(n18_4),
    .I2(block_I[1]),
    .I3(phinc_I_5_4) 
);
defparam phinc_I_5_s0.INIT=16'h305F;
  LUT4 phinc_I_4_s0 (
    .F(phinc_I_4_3),
    .I0(n18_4),
    .I1(n19_4),
    .I2(block_I[1]),
    .I3(phinc_I_4_4) 
);
defparam phinc_I_4_s0.INIT=16'h305F;
  LUT3 phinc_I_3_s0 (
    .F(phinc_I_3_3),
    .I0(block_I[0]),
    .I1(block_I[1]),
    .I2(n21_5) 
);
defparam phinc_I_3_s0.INIT=8'h10;
  LUT4 phinc_I_14_s1 (
    .F(phinc_I_14_4),
    .I0(n11_4),
    .I1(n5_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_14_s1.INIT=16'hFA0C;
  LUT3 phinc_I_13_s1 (
    .F(phinc_I_13_4),
    .I0(n13_4),
    .I1(n14_4),
    .I2(block_I[0]) 
);
defparam phinc_I_13_s1.INIT=8'hCA;
  LUT4 phinc_I_12_s2 (
    .F(phinc_I_12_5),
    .I0(n12_4),
    .I1(n13_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_12_s2.INIT=16'h0CFA;
  LUT4 phinc_I_11_s2 (
    .F(phinc_I_11_5),
    .I0(n14_4),
    .I1(n13_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_11_s2.INIT=16'hFA0C;
  LUT3 phinc_I_7_s1 (
    .F(phinc_I_7_4),
    .I0(n19_4),
    .I1(n17_4),
    .I2(block_I[1]) 
);
defparam phinc_I_7_s1.INIT=8'hAC;
  LUT4 phinc_I_6_s1 (
    .F(phinc_I_6_4),
    .I0(n15_4),
    .I1(n14_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_6_s1.INIT=16'hFA0C;
  LUT4 phinc_I_5_s1 (
    .F(phinc_I_5_4),
    .I0(n16_4),
    .I1(n15_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_5_s1.INIT=16'hFA0C;
  LUT4 phinc_I_4_s1 (
    .F(phinc_I_4_4),
    .I0(n17_4),
    .I1(n16_4),
    .I2(block_I[1]),
    .I3(block_I[0]) 
);
defparam phinc_I_4_s1.INIT=16'hFA0C;
  ALU n21_s1 (
    .SUM(n21_5),
    .COUT(n21_6),
    .I0(fnum_I[0]),
    .I1(pm_offset_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s1.ALU_MODE=0;
  ALU n20_s0 (
    .SUM(n20_4),
    .COUT(n20_5),
    .I0(fnum_I[1]),
    .I1(pm_offset_Z[1]),
    .I3(GND),
    .CIN(n21_6) 
);
defparam n20_s0.ALU_MODE=0;
  ALU n19_s0 (
    .SUM(n19_4),
    .COUT(n19_5),
    .I0(fnum_I[2]),
    .I1(pm_offset_Z[2]),
    .I3(GND),
    .CIN(n20_5) 
);
defparam n19_s0.ALU_MODE=0;
  ALU n18_s0 (
    .SUM(n18_4),
    .COUT(n18_5),
    .I0(fnum_I[3]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n19_5) 
);
defparam n18_s0.ALU_MODE=0;
  ALU n17_s0 (
    .SUM(n17_4),
    .COUT(n17_5),
    .I0(fnum_I[4]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n18_5) 
);
defparam n17_s0.ALU_MODE=0;
  ALU n16_s0 (
    .SUM(n16_4),
    .COUT(n16_5),
    .I0(fnum_I[5]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n17_5) 
);
defparam n16_s0.ALU_MODE=0;
  ALU n15_s0 (
    .SUM(n15_4),
    .COUT(n15_5),
    .I0(fnum_I[6]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n16_5) 
);
defparam n15_s0.ALU_MODE=0;
  ALU n14_s0 (
    .SUM(n14_4),
    .COUT(n14_5),
    .I0(fnum_I[7]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n15_5) 
);
defparam n14_s0.ALU_MODE=0;
  ALU n13_s0 (
    .SUM(n13_4),
    .COUT(n13_5),
    .I0(fnum_I[8]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n14_5) 
);
defparam n13_s0.ALU_MODE=0;
  ALU n12_s0 (
    .SUM(n12_4),
    .COUT(n12_5),
    .I0(fnum_I[9]),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n13_5) 
);
defparam n12_s0.ALU_MODE=0;
  ALU n11_s0 (
    .SUM(n11_4),
    .COUT(n11_5),
    .I0(GND),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n12_5) 
);
defparam n11_s0.ALU_MODE=0;
  ALU n5_s0 (
    .SUM(n5_4),
    .COUT(n5_1_COUT),
    .I0(GND),
    .I1(pm_offset_Z[3]),
    .I3(GND),
    .CIN(n11_5) 
);
defparam n5_s0.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_inc_0 */
module jtopl_pg_sum_0 (
  clk_14m_d,
  \o[3]_3 ,
  pg_rst_II_Z,
  phinc_II,
  phase_drop,
  mul_II,
  n41_1,
  n40_1,
  n39_1,
  n38_1,
  n37_1,
  n36_1,
  n35_1,
  n33_1,
  phase_in
)
;
input clk_14m_d;
input \o[3]_3 ;
input pg_rst_II_Z;
input [15:0] phinc_II;
input [18:0] phase_drop;
input [3:0] mul_II;
output n41_1;
output n40_1;
output n39_1;
output n38_1;
output n37_1;
output n36_1;
output n35_1;
output n33_1;
output [18:0] phase_in;
wire n8_87;
wire n8_89;
wire n8_91;
wire n8_93;
wire n8_95;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_2;
wire n40_2;
wire n39_2;
wire n38_2;
wire n37_2;
wire n36_2;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_2;
wire [19:1] phinc_mul;
wire [47:0] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire VCC;
wire GND;
  LUT4 n8_s79 (
    .F(n8_87),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s79.INIT=16'h0001;
  LUT4 n8_s80 (
    .F(n8_89),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s80.INIT=16'hD780;
  LUT4 n8_s81 (
    .F(n8_91),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s81.INIT=16'hF0F0;
  LUT4 n8_s82 (
    .F(n8_93),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s82.INIT=16'hCCCC;
  LUT4 n8_s83 (
    .F(n8_95),
    .I0(mul_II[3]),
    .I1(mul_II[2]),
    .I2(mul_II[1]),
    .I3(mul_II[0]) 
);
defparam n8_s83.INIT=16'hAAAA;
  LUT2 phase_in_0_s (
    .F(phase_in[0]),
    .I0(pg_rst_II_Z),
    .I1(n50_1) 
);
defparam phase_in_0_s.INIT=4'h4;
  LUT2 phase_in_1_s (
    .F(phase_in[1]),
    .I0(pg_rst_II_Z),
    .I1(n49_1) 
);
defparam phase_in_1_s.INIT=4'h4;
  LUT2 phase_in_2_s (
    .F(phase_in[2]),
    .I0(pg_rst_II_Z),
    .I1(n48_1) 
);
defparam phase_in_2_s.INIT=4'h4;
  LUT2 phase_in_3_s (
    .F(phase_in[3]),
    .I0(pg_rst_II_Z),
    .I1(n47_1) 
);
defparam phase_in_3_s.INIT=4'h4;
  LUT2 phase_in_4_s (
    .F(phase_in[4]),
    .I0(pg_rst_II_Z),
    .I1(n46_1) 
);
defparam phase_in_4_s.INIT=4'h4;
  LUT2 phase_in_5_s (
    .F(phase_in[5]),
    .I0(pg_rst_II_Z),
    .I1(n45_1) 
);
defparam phase_in_5_s.INIT=4'h4;
  LUT2 phase_in_6_s (
    .F(phase_in[6]),
    .I0(pg_rst_II_Z),
    .I1(n44_1) 
);
defparam phase_in_6_s.INIT=4'h4;
  LUT2 phase_in_7_s (
    .F(phase_in[7]),
    .I0(pg_rst_II_Z),
    .I1(n43_1) 
);
defparam phase_in_7_s.INIT=4'h4;
  LUT2 phase_in_8_s (
    .F(phase_in[8]),
    .I0(pg_rst_II_Z),
    .I1(n42_1) 
);
defparam phase_in_8_s.INIT=4'h4;
  LUT2 phase_in_9_s (
    .F(phase_in[9]),
    .I0(pg_rst_II_Z),
    .I1(n41_1) 
);
defparam phase_in_9_s.INIT=4'h4;
  LUT2 phase_in_10_s (
    .F(phase_in[10]),
    .I0(pg_rst_II_Z),
    .I1(n40_1) 
);
defparam phase_in_10_s.INIT=4'h4;
  LUT2 phase_in_11_s (
    .F(phase_in[11]),
    .I0(pg_rst_II_Z),
    .I1(n39_1) 
);
defparam phase_in_11_s.INIT=4'h4;
  LUT2 phase_in_12_s (
    .F(phase_in[12]),
    .I0(pg_rst_II_Z),
    .I1(n38_1) 
);
defparam phase_in_12_s.INIT=4'h4;
  LUT2 phase_in_13_s (
    .F(phase_in[13]),
    .I0(pg_rst_II_Z),
    .I1(n37_1) 
);
defparam phase_in_13_s.INIT=4'h4;
  LUT2 phase_in_14_s (
    .F(phase_in[14]),
    .I0(pg_rst_II_Z),
    .I1(n36_1) 
);
defparam phase_in_14_s.INIT=4'h4;
  LUT2 phase_in_15_s (
    .F(phase_in[15]),
    .I0(pg_rst_II_Z),
    .I1(n35_1) 
);
defparam phase_in_15_s.INIT=4'h4;
  LUT2 phase_in_16_s (
    .F(phase_in[16]),
    .I0(pg_rst_II_Z),
    .I1(n34_1) 
);
defparam phase_in_16_s.INIT=4'h4;
  LUT2 phase_in_17_s (
    .F(phase_in[17]),
    .I0(pg_rst_II_Z),
    .I1(n33_1) 
);
defparam phase_in_17_s.INIT=4'h4;
  LUT4 phase_in_18_s0 (
    .F(phase_in[18]),
    .I0(pg_rst_II_Z),
    .I1(phase_drop[18]),
    .I2(phinc_mul[19]),
    .I3(n33_2) 
);
defparam phase_in_18_s0.INIT=16'h4114;
  MULTALU27X18 phinc_mul_21_s1 (
    .DOUT({DOUT[47:20],phinc_mul[19:1],DOUT[0]}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,phinc_II[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,n8_95,n8_93,n8_91,n8_89,n8_87}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,VCC}),
    .RESET({GND,\o[3]_3 }) 
);
defparam phinc_mul_21_s1.MULT_RESET_MODE="SYNC";
defparam phinc_mul_21_s1.ACCSEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ACCSEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.ACCSEL_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB0_IREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB0_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB1_IREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB1_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.FB_PREG_EN="FALSE";
defparam phinc_mul_21_s1.ACCSEL_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ACCSEL_PREG_CE="CE0";
defparam phinc_mul_21_s1.ACCSEL_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB0_PREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB0_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.ADDSUB1_PREG_CE="CE0";
defparam phinc_mul_21_s1.ADDSUB1_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.OREG_CLK="BYPASS";
defparam phinc_mul_21_s1.OREG_CE="CE0";
defparam phinc_mul_21_s1.OREG_RESET="RESET0";
defparam phinc_mul_21_s1.PRE_LOAD=48'h000000000000;
defparam phinc_mul_21_s1.CASI_SEL=1'b0;
defparam phinc_mul_21_s1.AREG_CLK="BYPASS";
defparam phinc_mul_21_s1.AREG_CE="CE0";
defparam phinc_mul_21_s1.AREG_RESET="RESET0";
defparam phinc_mul_21_s1.BREG_CLK="BYPASS";
defparam phinc_mul_21_s1.BREG_CE="CE0";
defparam phinc_mul_21_s1.BREG_RESET="RESET0";
defparam phinc_mul_21_s1.DREG_CLK="BYPASS";
defparam phinc_mul_21_s1.DREG_CE="CE0";
defparam phinc_mul_21_s1.DREG_RESET="RESET0";
defparam phinc_mul_21_s1.PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.PREG_CE="CE0";
defparam phinc_mul_21_s1.PREG_RESET="RESET0";
defparam phinc_mul_21_s1.SOA_PREG_EN="FALSE";
defparam phinc_mul_21_s1.DYN_P_SEL="FALSE";
defparam phinc_mul_21_s1.P_SEL=1'b0;
defparam phinc_mul_21_s1.DYN_P_ADDSUB="FALSE";
defparam phinc_mul_21_s1.P_ADDSUB=1'b0;
defparam phinc_mul_21_s1.ACC_SEL=1'b0;
defparam phinc_mul_21_s1.ADD_SUB_0=1'b0;
defparam phinc_mul_21_s1.ADD_SUB_1=1'b0;
defparam phinc_mul_21_s1.A_SEL=1'b0;
defparam phinc_mul_21_s1.CASISEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.CASISEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CASISEL_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.CASISEL_PREG_CE="CE0";
defparam phinc_mul_21_s1.CASISEL_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CASISEL_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.CSEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.CSEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CSEL_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.CSEL_PREG_CE="CE0";
defparam phinc_mul_21_s1.CSEL_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.CSEL_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.C_IREG_CE="CE0";
defparam phinc_mul_21_s1.C_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.C_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.C_PREG_CE="CE0";
defparam phinc_mul_21_s1.C_PREG_CLK="BYPASS";
defparam phinc_mul_21_s1.C_PREG_RESET="RESET0";
defparam phinc_mul_21_s1.C_SEL=1'b0;
defparam phinc_mul_21_s1.DYN_ACC_SEL="FALSE";
defparam phinc_mul_21_s1.DYN_ADD_SUB_0="FALSE";
defparam phinc_mul_21_s1.DYN_ADD_SUB_1="FALSE";
defparam phinc_mul_21_s1.DYN_A_SEL="FALSE";
defparam phinc_mul_21_s1.DYN_CASI_SEL="FALSE";
defparam phinc_mul_21_s1.DYN_C_SEL="FALSE";
defparam phinc_mul_21_s1.MULT12X12_EN="FALSE";
defparam phinc_mul_21_s1.PADDSUB_IREG_CE="CE0";
defparam phinc_mul_21_s1.PADDSUB_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.PADDSUB_IREG_RESET="RESET0";
defparam phinc_mul_21_s1.PSEL_IREG_CE="CE0";
defparam phinc_mul_21_s1.PSEL_IREG_CLK="BYPASS";
defparam phinc_mul_21_s1.PSEL_IREG_RESET="RESET0";
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(phase_drop[0]),
    .I1(phinc_mul[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(phase_drop[1]),
    .I1(phinc_mul[2]),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(phase_drop[2]),
    .I1(phinc_mul[3]),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(phase_drop[3]),
    .I1(phinc_mul[4]),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(phase_drop[4]),
    .I1(phinc_mul[5]),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(phase_drop[5]),
    .I1(phinc_mul[6]),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(phase_drop[6]),
    .I1(phinc_mul[7]),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(phase_drop[7]),
    .I1(phinc_mul[8]),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(phase_drop[8]),
    .I1(phinc_mul[9]),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(phase_drop[9]),
    .I1(phinc_mul[10]),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(phase_drop[10]),
    .I1(phinc_mul[11]),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(phase_drop[11]),
    .I1(phinc_mul[12]),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(phase_drop[12]),
    .I1(phinc_mul[13]),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(phase_drop[13]),
    .I1(phinc_mul[14]),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(phase_drop[14]),
    .I1(phinc_mul[15]),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(phase_drop[15]),
    .I1(phinc_mul[16]),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(phase_drop[16]),
    .I1(phinc_mul[17]),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(phase_drop[17]),
    .I1(phinc_mul[18]),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_sum_0 */
module jtopl_pg_rhy_0 (
  rhy_en_Z,
  rm_xor,
  zero,
  pg_rst_II_Z,
  n40_1,
  n39_1,
  n38_1,
  n37_1,
  n36_1,
  n35_1,
  n33_1,
  n41_1,
  hh,
  slot_Z_14,
  slot_Z_17,
  phase_in_16,
  phase_in_18,
  poly_0,
  poly_8,
  poly_9,
  poly_22,
  phase_II_8_6,
  phase_II
)
;
input rhy_en_Z;
input rm_xor;
input zero;
input pg_rst_II_Z;
input n40_1;
input n39_1;
input n38_1;
input n37_1;
input n36_1;
input n35_1;
input n33_1;
input n41_1;
input [8:8] hh;
input slot_Z_14;
input slot_Z_17;
input phase_in_16;
input phase_in_18;
input poly_0;
input poly_8;
input poly_9;
input poly_22;
output phase_II_8_6;
output [9:0] phase_II;
wire phase_II_9_3;
wire phase_II_9_4;
wire phase_II_7_3;
wire phase_II_7_4;
wire phase_II_5_3;
wire phase_II_9_5;
wire phase_II_6_5;
wire phase_II_8_8;
wire phase_II_5_8;
wire VCC;
wire GND;
  LUT3 phase_II_9_s (
    .F(phase_II[9]),
    .I0(phase_II_9_3),
    .I1(hh[8]),
    .I2(phase_II_9_4) 
);
defparam phase_II_9_s.INIT=8'hC5;
  LUT4 phase_II_7_s (
    .F(phase_II[7]),
    .I0(phase_II_7_3),
    .I1(phase_II_7_4),
    .I2(slot_Z_14),
    .I3(rhy_en_Z) 
);
defparam phase_II_7_s.INIT=16'h5C33;
  LUT4 phase_II_6_s (
    .F(phase_II[6]),
    .I0(rhy_en_Z),
    .I1(slot_Z_14),
    .I2(phase_II_7_3),
    .I3(phase_II_6_5) 
);
defparam phase_II_6_s.INIT=16'hFF08;
  LUT4 phase_II_8_s (
    .F(phase_II[8]),
    .I0(phase_II_8_8),
    .I1(hh[8]),
    .I2(phase_II_8_6),
    .I3(phase_II_9_4) 
);
defparam phase_II_8_s.INIT=16'hEBAA;
  LUT4 phase_II_9_s0 (
    .F(phase_II_9_3),
    .I0(rm_xor),
    .I1(phase_in_18),
    .I2(phase_II_9_5),
    .I3(rhy_en_Z) 
);
defparam phase_II_9_s0.INIT=16'h3533;
  LUT3 phase_II_9_s1 (
    .F(phase_II_9_4),
    .I0(slot_Z_14),
    .I1(slot_Z_17),
    .I2(rhy_en_Z) 
);
defparam phase_II_9_s1.INIT=8'h40;
  LUT2 phase_II_7_s0 (
    .F(phase_II_7_3),
    .I0(rm_xor),
    .I1(phase_II_8_6) 
);
defparam phase_II_7_s0.INIT=4'h6;
  LUT4 phase_II_7_s1 (
    .F(phase_II_7_4),
    .I0(zero),
    .I1(rhy_en_Z),
    .I2(slot_Z_17),
    .I3(phase_in_16) 
);
defparam phase_II_7_s1.INIT=16'h0C3B;
  LUT4 phase_II_5_s0 (
    .F(phase_II_5_3),
    .I0(slot_Z_17),
    .I1(zero),
    .I2(slot_Z_14),
    .I3(rhy_en_Z) 
);
defparam phase_II_5_s0.INIT=16'hFE00;
  LUT4 phase_II_8_s1 (
    .F(phase_II_8_6),
    .I0(poly_22),
    .I1(poly_9),
    .I2(poly_8),
    .I3(poly_0) 
);
defparam phase_II_8_s1.INIT=16'h9669;
  LUT2 phase_II_9_s2 (
    .F(phase_II_9_5),
    .I0(zero),
    .I1(slot_Z_14) 
);
defparam phase_II_9_s2.INIT=4'h1;
  LUT3 phase_II_1_s0 (
    .F(phase_II[1]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n40_1) 
);
defparam phase_II_1_s0.INIT=8'h10;
  LUT4 phase_II_2_s0 (
    .F(phase_II[2]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n39_1),
    .I3(phase_II_5_8) 
);
defparam phase_II_2_s0.INIT=16'hFF10;
  LUT3 phase_II_3_s0 (
    .F(phase_II[3]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n38_1) 
);
defparam phase_II_3_s0.INIT=8'h10;
  LUT4 phase_II_4_s0 (
    .F(phase_II[4]),
    .I0(slot_Z_14),
    .I1(pg_rst_II_Z),
    .I2(n37_1),
    .I3(phase_II_5_3) 
);
defparam phase_II_4_s0.INIT=16'hAA30;
  LUT4 phase_II_5_s2 (
    .F(phase_II[5]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n36_1),
    .I3(phase_II_5_8) 
);
defparam phase_II_5_s2.INIT=16'hFF10;
  LUT3 phase_II_6_s1 (
    .F(phase_II_6_5),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n35_1) 
);
defparam phase_II_6_s1.INIT=8'h10;
  LUT3 phase_II_8_s2 (
    .F(phase_II_8_8),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n33_1) 
);
defparam phase_II_8_s2.INIT=8'h10;
  LUT3 phase_II_0_s0 (
    .F(phase_II[0]),
    .I0(phase_II_5_3),
    .I1(pg_rst_II_Z),
    .I2(n41_1) 
);
defparam phase_II_0_s0.INIT=8'h10;
  LUT4 phase_II_5_s3 (
    .F(phase_II_5_8),
    .I0(rm_xor),
    .I1(phase_II_8_6),
    .I2(slot_Z_14),
    .I3(rhy_en_Z) 
);
defparam phase_II_5_s3.INIT=16'h6000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_rhy_0 */
module jtopl_pg_comb_0 (
  clk_14m_d,
  pg_rst_II_Z,
  cenop_Z,
  rhy_en_Z,
  rm_xor,
  zero,
  viben_I,
  vib_dep_Z,
  phinc_II,
  phase_drop,
  mul_II,
  fnum_I,
  block_I,
  hh,
  slot_Z_14,
  slot_Z_17,
  poly_0,
  poly_8,
  poly_9,
  poly_22,
  vib_cnt,
  n31_3,
  n32_3,
  \o[3]_3 ,
  n33_7,
  phase_II_8_6,
  phase_in,
  phinc_I,
  phase_II
)
;
input clk_14m_d;
input pg_rst_II_Z;
input cenop_Z;
input rhy_en_Z;
input rm_xor;
input zero;
input viben_I;
input vib_dep_Z;
input [15:0] phinc_II;
input [18:0] phase_drop;
input [3:0] mul_II;
input [9:0] fnum_I;
input [2:0] block_I;
input [8:8] hh;
input slot_Z_14;
input slot_Z_17;
input poly_0;
input poly_8;
input poly_9;
input poly_22;
input [2:0] vib_cnt;
output n31_3;
output n32_3;
output \o[3]_3 ;
output n33_7;
output phase_II_8_6;
output [18:0] phase_in;
output [15:3] phinc_I;
output [9:0] phase_II;
wire n41_1;
wire n40_1;
wire n39_1;
wire n38_1;
wire n37_1;
wire n36_1;
wire n35_1;
wire n33_1;
wire [3:0] pm_offset_Z;
wire VCC;
wire GND;
  jtopl_pm_0 u_pm (
    .viben_I(viben_I),
    .vib_dep_Z(vib_dep_Z),
    .vib_cnt(vib_cnt[2:0]),
    .fnum_I(fnum_I[9:7]),
    .pm_offset_Z(pm_offset_Z[3:0])
);
  jtopl_pg_inc_0 u_inc (
    .cenop_Z(cenop_Z),
    .fnum_I(fnum_I[9:0]),
    .pm_offset_Z(pm_offset_Z[3:0]),
    .block_I(block_I[2:0]),
    .n31_3(n31_3),
    .n32_3(n32_3),
    .\o[3]_3 (\o[3]_3 ),
    .n33_7(n33_7),
    .phinc_I(phinc_I[15:3])
);
  jtopl_pg_sum_0 u_sum (
    .clk_14m_d(clk_14m_d),
    .\o[3]_3 (\o[3]_3 ),
    .pg_rst_II_Z(pg_rst_II_Z),
    .phinc_II(phinc_II[15:0]),
    .phase_drop(phase_drop[18:0]),
    .mul_II(mul_II[3:0]),
    .n41_1(n41_1),
    .n40_1(n40_1),
    .n39_1(n39_1),
    .n38_1(n38_1),
    .n37_1(n37_1),
    .n36_1(n36_1),
    .n35_1(n35_1),
    .n33_1(n33_1),
    .phase_in(phase_in[18:0])
);
  jtopl_pg_rhy_0 u_rhy (
    .rhy_en_Z(rhy_en_Z),
    .rm_xor(rm_xor),
    .zero(zero),
    .pg_rst_II_Z(pg_rst_II_Z),
    .n40_1(n40_1),
    .n39_1(n39_1),
    .n38_1(n38_1),
    .n37_1(n37_1),
    .n36_1(n36_1),
    .n35_1(n35_1),
    .n33_1(n33_1),
    .n41_1(n41_1),
    .hh(hh[8]),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17),
    .phase_in_16(phase_in[16]),
    .phase_in_18(phase_in[18]),
    .poly_0(poly_0),
    .poly_8(poly_8),
    .poly_9(poly_9),
    .poly_22(poly_22),
    .phase_II_8_6(phase_II_8_6),
    .phase_II(phase_II[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_comb_0 */
module jtopl_sh_rst_6 (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  phase_in,
  phase_drop
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [18:0] phase_in;
output [18:0] phase_drop;
wire [16:0] \bits[0] ;
wire [16:0] \bits[1] ;
wire [16:0] \bits[2] ;
wire [16:0] \bits[3] ;
wire [16:0] \bits[4] ;
wire [16:0] \bits[5] ;
wire [16:0] \bits[6] ;
wire [16:0] \bits[7] ;
wire [16:0] \bits[8] ;
wire [16:0] \bits[9] ;
wire [16:0] \bits[10] ;
wire [16:0] \bits[11] ;
wire [16:0] \bits[12] ;
wire [16:0] \bits[13] ;
wire [16:0] \bits[14] ;
wire [16:0] \bits[15] ;
wire [16:0] \bits[16] ;
wire [16:0] \bits[17] ;
wire [16:0] \bits[18] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(phase_in[0]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_17_s0  (
    .Q(phase_drop[1]),
    .D(\bits[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_16_s0  (
    .Q(\bits[1] [16]),
    .D(\bits[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_15_s0  (
    .Q(\bits[1] [15]),
    .D(\bits[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(\bits[1] [14]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(phase_in[1]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_17_s0  (
    .Q(phase_drop[2]),
    .D(\bits[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_16_s0  (
    .Q(\bits[2] [16]),
    .D(\bits[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_15_s0  (
    .Q(\bits[2] [15]),
    .D(\bits[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(\bits[2] [14]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(phase_in[2]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_17_s0  (
    .Q(phase_drop[3]),
    .D(\bits[3] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_16_s0  (
    .Q(\bits[3] [16]),
    .D(\bits[3] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_15_s0  (
    .Q(\bits[3] [15]),
    .D(\bits[3] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_14_s0  (
    .Q(\bits[3] [14]),
    .D(\bits[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_13_s0  (
    .Q(\bits[3] [13]),
    .D(\bits[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_12_s0  (
    .Q(\bits[3] [12]),
    .D(\bits[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_11_s0  (
    .Q(\bits[3] [11]),
    .D(\bits[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_10_s0  (
    .Q(\bits[3] [10]),
    .D(\bits[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_9_s0  (
    .Q(\bits[3] [9]),
    .D(\bits[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_8_s0  (
    .Q(\bits[3] [8]),
    .D(\bits[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_7_s0  (
    .Q(\bits[3] [7]),
    .D(\bits[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_6_s0  (
    .Q(\bits[3] [6]),
    .D(\bits[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_5_s0  (
    .Q(\bits[3] [5]),
    .D(\bits[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_4_s0  (
    .Q(\bits[3] [4]),
    .D(\bits[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_3_s0  (
    .Q(\bits[3] [3]),
    .D(\bits[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(\bits[3] [2]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(phase_in[3]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_17_s0  (
    .Q(phase_drop[4]),
    .D(\bits[4] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_16_s0  (
    .Q(\bits[4] [16]),
    .D(\bits[4] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_15_s0  (
    .Q(\bits[4] [15]),
    .D(\bits[4] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_14_s0  (
    .Q(\bits[4] [14]),
    .D(\bits[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_13_s0  (
    .Q(\bits[4] [13]),
    .D(\bits[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_12_s0  (
    .Q(\bits[4] [12]),
    .D(\bits[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_11_s0  (
    .Q(\bits[4] [11]),
    .D(\bits[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_10_s0  (
    .Q(\bits[4] [10]),
    .D(\bits[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_9_s0  (
    .Q(\bits[4] [9]),
    .D(\bits[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_8_s0  (
    .Q(\bits[4] [8]),
    .D(\bits[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_7_s0  (
    .Q(\bits[4] [7]),
    .D(\bits[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_6_s0  (
    .Q(\bits[4] [6]),
    .D(\bits[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_5_s0  (
    .Q(\bits[4] [5]),
    .D(\bits[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_4_s0  (
    .Q(\bits[4] [4]),
    .D(\bits[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_3_s0  (
    .Q(\bits[4] [3]),
    .D(\bits[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(\bits[4] [2]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(phase_in[4]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_17_s0  (
    .Q(phase_drop[5]),
    .D(\bits[5] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_16_s0  (
    .Q(\bits[5] [16]),
    .D(\bits[5] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_15_s0  (
    .Q(\bits[5] [15]),
    .D(\bits[5] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_14_s0  (
    .Q(\bits[5] [14]),
    .D(\bits[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_13_s0  (
    .Q(\bits[5] [13]),
    .D(\bits[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_12_s0  (
    .Q(\bits[5] [12]),
    .D(\bits[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_11_s0  (
    .Q(\bits[5] [11]),
    .D(\bits[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_10_s0  (
    .Q(\bits[5] [10]),
    .D(\bits[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_9_s0  (
    .Q(\bits[5] [9]),
    .D(\bits[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_8_s0  (
    .Q(\bits[5] [8]),
    .D(\bits[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_7_s0  (
    .Q(\bits[5] [7]),
    .D(\bits[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_6_s0  (
    .Q(\bits[5] [6]),
    .D(\bits[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_5_s0  (
    .Q(\bits[5] [5]),
    .D(\bits[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_4_s0  (
    .Q(\bits[5] [4]),
    .D(\bits[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_3_s0  (
    .Q(\bits[5] [3]),
    .D(\bits[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(\bits[5] [2]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(phase_in[5]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_17_s0  (
    .Q(phase_drop[6]),
    .D(\bits[6] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_16_s0  (
    .Q(\bits[6] [16]),
    .D(\bits[6] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_15_s0  (
    .Q(\bits[6] [15]),
    .D(\bits[6] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_14_s0  (
    .Q(\bits[6] [14]),
    .D(\bits[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_13_s0  (
    .Q(\bits[6] [13]),
    .D(\bits[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_12_s0  (
    .Q(\bits[6] [12]),
    .D(\bits[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_11_s0  (
    .Q(\bits[6] [11]),
    .D(\bits[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_10_s0  (
    .Q(\bits[6] [10]),
    .D(\bits[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_9_s0  (
    .Q(\bits[6] [9]),
    .D(\bits[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_8_s0  (
    .Q(\bits[6] [8]),
    .D(\bits[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_7_s0  (
    .Q(\bits[6] [7]),
    .D(\bits[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_6_s0  (
    .Q(\bits[6] [6]),
    .D(\bits[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_5_s0  (
    .Q(\bits[6] [5]),
    .D(\bits[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_4_s0  (
    .Q(\bits[6] [4]),
    .D(\bits[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_3_s0  (
    .Q(\bits[6] [3]),
    .D(\bits[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(\bits[6] [2]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(phase_in[6]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_17_s0  (
    .Q(phase_drop[7]),
    .D(\bits[7] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_16_s0  (
    .Q(\bits[7] [16]),
    .D(\bits[7] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_15_s0  (
    .Q(\bits[7] [15]),
    .D(\bits[7] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_14_s0  (
    .Q(\bits[7] [14]),
    .D(\bits[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_13_s0  (
    .Q(\bits[7] [13]),
    .D(\bits[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_12_s0  (
    .Q(\bits[7] [12]),
    .D(\bits[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_11_s0  (
    .Q(\bits[7] [11]),
    .D(\bits[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_10_s0  (
    .Q(\bits[7] [10]),
    .D(\bits[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_9_s0  (
    .Q(\bits[7] [9]),
    .D(\bits[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_8_s0  (
    .Q(\bits[7] [8]),
    .D(\bits[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_7_s0  (
    .Q(\bits[7] [7]),
    .D(\bits[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_6_s0  (
    .Q(\bits[7] [6]),
    .D(\bits[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_5_s0  (
    .Q(\bits[7] [5]),
    .D(\bits[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_4_s0  (
    .Q(\bits[7] [4]),
    .D(\bits[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_3_s0  (
    .Q(\bits[7] [3]),
    .D(\bits[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(\bits[7] [2]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(phase_in[7]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_17_s0  (
    .Q(phase_drop[8]),
    .D(\bits[8] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_16_s0  (
    .Q(\bits[8] [16]),
    .D(\bits[8] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_15_s0  (
    .Q(\bits[8] [15]),
    .D(\bits[8] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_14_s0  (
    .Q(\bits[8] [14]),
    .D(\bits[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_13_s0  (
    .Q(\bits[8] [13]),
    .D(\bits[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_12_s0  (
    .Q(\bits[8] [12]),
    .D(\bits[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_11_s0  (
    .Q(\bits[8] [11]),
    .D(\bits[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_10_s0  (
    .Q(\bits[8] [10]),
    .D(\bits[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_9_s0  (
    .Q(\bits[8] [9]),
    .D(\bits[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_8_s0  (
    .Q(\bits[8] [8]),
    .D(\bits[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_7_s0  (
    .Q(\bits[8] [7]),
    .D(\bits[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_6_s0  (
    .Q(\bits[8] [6]),
    .D(\bits[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_5_s0  (
    .Q(\bits[8] [5]),
    .D(\bits[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_4_s0  (
    .Q(\bits[8] [4]),
    .D(\bits[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_3_s0  (
    .Q(\bits[8] [3]),
    .D(\bits[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(\bits[8] [2]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(phase_in[8]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_17_s0  (
    .Q(phase_drop[9]),
    .D(\bits[9] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_16_s0  (
    .Q(\bits[9] [16]),
    .D(\bits[9] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_15_s0  (
    .Q(\bits[9] [15]),
    .D(\bits[9] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_14_s0  (
    .Q(\bits[9] [14]),
    .D(\bits[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_13_s0  (
    .Q(\bits[9] [13]),
    .D(\bits[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_12_s0  (
    .Q(\bits[9] [12]),
    .D(\bits[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_11_s0  (
    .Q(\bits[9] [11]),
    .D(\bits[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_10_s0  (
    .Q(\bits[9] [10]),
    .D(\bits[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_9_s0  (
    .Q(\bits[9] [9]),
    .D(\bits[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_8_s0  (
    .Q(\bits[9] [8]),
    .D(\bits[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_7_s0  (
    .Q(\bits[9] [7]),
    .D(\bits[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_6_s0  (
    .Q(\bits[9] [6]),
    .D(\bits[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_5_s0  (
    .Q(\bits[9] [5]),
    .D(\bits[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_4_s0  (
    .Q(\bits[9] [4]),
    .D(\bits[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_3_s0  (
    .Q(\bits[9] [3]),
    .D(\bits[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(\bits[9] [2]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(phase_in[9]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_17_s0  (
    .Q(phase_drop[10]),
    .D(\bits[10] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_16_s0  (
    .Q(\bits[10] [16]),
    .D(\bits[10] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_15_s0  (
    .Q(\bits[10] [15]),
    .D(\bits[10] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_14_s0  (
    .Q(\bits[10] [14]),
    .D(\bits[10] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_13_s0  (
    .Q(\bits[10] [13]),
    .D(\bits[10] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_12_s0  (
    .Q(\bits[10] [12]),
    .D(\bits[10] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_11_s0  (
    .Q(\bits[10] [11]),
    .D(\bits[10] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_10_s0  (
    .Q(\bits[10] [10]),
    .D(\bits[10] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_9_s0  (
    .Q(\bits[10] [9]),
    .D(\bits[10] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_8_s0  (
    .Q(\bits[10] [8]),
    .D(\bits[10] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_7_s0  (
    .Q(\bits[10] [7]),
    .D(\bits[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_6_s0  (
    .Q(\bits[10] [6]),
    .D(\bits[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_5_s0  (
    .Q(\bits[10] [5]),
    .D(\bits[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_4_s0  (
    .Q(\bits[10] [4]),
    .D(\bits[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_3_s0  (
    .Q(\bits[10] [3]),
    .D(\bits[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(\bits[10] [2]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(phase_in[10]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_17_s0  (
    .Q(phase_drop[11]),
    .D(\bits[11] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_16_s0  (
    .Q(\bits[11] [16]),
    .D(\bits[11] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_15_s0  (
    .Q(\bits[11] [15]),
    .D(\bits[11] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_14_s0  (
    .Q(\bits[11] [14]),
    .D(\bits[11] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_13_s0  (
    .Q(\bits[11] [13]),
    .D(\bits[11] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_12_s0  (
    .Q(\bits[11] [12]),
    .D(\bits[11] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_11_s0  (
    .Q(\bits[11] [11]),
    .D(\bits[11] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_10_s0  (
    .Q(\bits[11] [10]),
    .D(\bits[11] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_9_s0  (
    .Q(\bits[11] [9]),
    .D(\bits[11] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_8_s0  (
    .Q(\bits[11] [8]),
    .D(\bits[11] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_7_s0  (
    .Q(\bits[11] [7]),
    .D(\bits[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_6_s0  (
    .Q(\bits[11] [6]),
    .D(\bits[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_5_s0  (
    .Q(\bits[11] [5]),
    .D(\bits[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_4_s0  (
    .Q(\bits[11] [4]),
    .D(\bits[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_3_s0  (
    .Q(\bits[11] [3]),
    .D(\bits[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(\bits[11] [2]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(phase_in[11]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_17_s0  (
    .Q(phase_drop[12]),
    .D(\bits[12] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_16_s0  (
    .Q(\bits[12] [16]),
    .D(\bits[12] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_15_s0  (
    .Q(\bits[12] [15]),
    .D(\bits[12] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_14_s0  (
    .Q(\bits[12] [14]),
    .D(\bits[12] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_13_s0  (
    .Q(\bits[12] [13]),
    .D(\bits[12] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_12_s0  (
    .Q(\bits[12] [12]),
    .D(\bits[12] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_11_s0  (
    .Q(\bits[12] [11]),
    .D(\bits[12] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_10_s0  (
    .Q(\bits[12] [10]),
    .D(\bits[12] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_9_s0  (
    .Q(\bits[12] [9]),
    .D(\bits[12] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_8_s0  (
    .Q(\bits[12] [8]),
    .D(\bits[12] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_7_s0  (
    .Q(\bits[12] [7]),
    .D(\bits[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_6_s0  (
    .Q(\bits[12] [6]),
    .D(\bits[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_5_s0  (
    .Q(\bits[12] [5]),
    .D(\bits[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_4_s0  (
    .Q(\bits[12] [4]),
    .D(\bits[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_3_s0  (
    .Q(\bits[12] [3]),
    .D(\bits[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(\bits[12] [2]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(phase_in[12]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_17_s0  (
    .Q(phase_drop[13]),
    .D(\bits[13] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_16_s0  (
    .Q(\bits[13] [16]),
    .D(\bits[13] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_15_s0  (
    .Q(\bits[13] [15]),
    .D(\bits[13] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_14_s0  (
    .Q(\bits[13] [14]),
    .D(\bits[13] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_13_s0  (
    .Q(\bits[13] [13]),
    .D(\bits[13] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_12_s0  (
    .Q(\bits[13] [12]),
    .D(\bits[13] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_11_s0  (
    .Q(\bits[13] [11]),
    .D(\bits[13] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_10_s0  (
    .Q(\bits[13] [10]),
    .D(\bits[13] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_9_s0  (
    .Q(\bits[13] [9]),
    .D(\bits[13] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_8_s0  (
    .Q(\bits[13] [8]),
    .D(\bits[13] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_7_s0  (
    .Q(\bits[13] [7]),
    .D(\bits[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_6_s0  (
    .Q(\bits[13] [6]),
    .D(\bits[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_5_s0  (
    .Q(\bits[13] [5]),
    .D(\bits[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_4_s0  (
    .Q(\bits[13] [4]),
    .D(\bits[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_3_s0  (
    .Q(\bits[13] [3]),
    .D(\bits[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(\bits[13] [2]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(phase_in[13]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_17_s0  (
    .Q(phase_drop[14]),
    .D(\bits[14] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_16_s0  (
    .Q(\bits[14] [16]),
    .D(\bits[14] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_15_s0  (
    .Q(\bits[14] [15]),
    .D(\bits[14] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_14_s0  (
    .Q(\bits[14] [14]),
    .D(\bits[14] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_13_s0  (
    .Q(\bits[14] [13]),
    .D(\bits[14] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_12_s0  (
    .Q(\bits[14] [12]),
    .D(\bits[14] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_11_s0  (
    .Q(\bits[14] [11]),
    .D(\bits[14] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_10_s0  (
    .Q(\bits[14] [10]),
    .D(\bits[14] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_9_s0  (
    .Q(\bits[14] [9]),
    .D(\bits[14] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_8_s0  (
    .Q(\bits[14] [8]),
    .D(\bits[14] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_7_s0  (
    .Q(\bits[14] [7]),
    .D(\bits[14] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_6_s0  (
    .Q(\bits[14] [6]),
    .D(\bits[14] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_5_s0  (
    .Q(\bits[14] [5]),
    .D(\bits[14] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_4_s0  (
    .Q(\bits[14] [4]),
    .D(\bits[14] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_3_s0  (
    .Q(\bits[14] [3]),
    .D(\bits[14] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(\bits[14] [2]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(phase_in[14]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_17_s0  (
    .Q(phase_drop[15]),
    .D(\bits[15] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_16_s0  (
    .Q(\bits[15] [16]),
    .D(\bits[15] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_15_s0  (
    .Q(\bits[15] [15]),
    .D(\bits[15] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_14_s0  (
    .Q(\bits[15] [14]),
    .D(\bits[15] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_13_s0  (
    .Q(\bits[15] [13]),
    .D(\bits[15] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_12_s0  (
    .Q(\bits[15] [12]),
    .D(\bits[15] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_11_s0  (
    .Q(\bits[15] [11]),
    .D(\bits[15] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_10_s0  (
    .Q(\bits[15] [10]),
    .D(\bits[15] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_9_s0  (
    .Q(\bits[15] [9]),
    .D(\bits[15] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_8_s0  (
    .Q(\bits[15] [8]),
    .D(\bits[15] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_7_s0  (
    .Q(\bits[15] [7]),
    .D(\bits[15] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_6_s0  (
    .Q(\bits[15] [6]),
    .D(\bits[15] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_5_s0  (
    .Q(\bits[15] [5]),
    .D(\bits[15] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_4_s0  (
    .Q(\bits[15] [4]),
    .D(\bits[15] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_3_s0  (
    .Q(\bits[15] [3]),
    .D(\bits[15] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(\bits[15] [2]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(phase_in[15]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_17_s0  (
    .Q(phase_drop[16]),
    .D(\bits[16] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_16_s0  (
    .Q(\bits[16] [16]),
    .D(\bits[16] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_15_s0  (
    .Q(\bits[16] [15]),
    .D(\bits[16] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_14_s0  (
    .Q(\bits[16] [14]),
    .D(\bits[16] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_13_s0  (
    .Q(\bits[16] [13]),
    .D(\bits[16] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_12_s0  (
    .Q(\bits[16] [12]),
    .D(\bits[16] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_11_s0  (
    .Q(\bits[16] [11]),
    .D(\bits[16] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_10_s0  (
    .Q(\bits[16] [10]),
    .D(\bits[16] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_9_s0  (
    .Q(\bits[16] [9]),
    .D(\bits[16] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_8_s0  (
    .Q(\bits[16] [8]),
    .D(\bits[16] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_7_s0  (
    .Q(\bits[16] [7]),
    .D(\bits[16] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_6_s0  (
    .Q(\bits[16] [6]),
    .D(\bits[16] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_5_s0  (
    .Q(\bits[16] [5]),
    .D(\bits[16] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_4_s0  (
    .Q(\bits[16] [4]),
    .D(\bits[16] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_3_s0  (
    .Q(\bits[16] [3]),
    .D(\bits[16] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(\bits[16] [2]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(phase_in[16]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_17_s0  (
    .Q(phase_drop[17]),
    .D(\bits[17] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_16_s0  (
    .Q(\bits[17] [16]),
    .D(\bits[17] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_15_s0  (
    .Q(\bits[17] [15]),
    .D(\bits[17] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_14_s0  (
    .Q(\bits[17] [14]),
    .D(\bits[17] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_13_s0  (
    .Q(\bits[17] [13]),
    .D(\bits[17] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_12_s0  (
    .Q(\bits[17] [12]),
    .D(\bits[17] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_11_s0  (
    .Q(\bits[17] [11]),
    .D(\bits[17] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_10_s0  (
    .Q(\bits[17] [10]),
    .D(\bits[17] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_9_s0  (
    .Q(\bits[17] [9]),
    .D(\bits[17] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_8_s0  (
    .Q(\bits[17] [8]),
    .D(\bits[17] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_7_s0  (
    .Q(\bits[17] [7]),
    .D(\bits[17] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_6_s0  (
    .Q(\bits[17] [6]),
    .D(\bits[17] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_5_s0  (
    .Q(\bits[17] [5]),
    .D(\bits[17] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_4_s0  (
    .Q(\bits[17] [4]),
    .D(\bits[17] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_3_s0  (
    .Q(\bits[17] [3]),
    .D(\bits[17] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(\bits[17] [2]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(phase_in[17]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_17_s0  (
    .Q(phase_drop[18]),
    .D(\bits[18] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_16_s0  (
    .Q(\bits[18] [16]),
    .D(\bits[18] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_15_s0  (
    .Q(\bits[18] [15]),
    .D(\bits[18] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_14_s0  (
    .Q(\bits[18] [14]),
    .D(\bits[18] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_13_s0  (
    .Q(\bits[18] [13]),
    .D(\bits[18] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_12_s0  (
    .Q(\bits[18] [12]),
    .D(\bits[18] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_11_s0  (
    .Q(\bits[18] [11]),
    .D(\bits[18] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_10_s0  (
    .Q(\bits[18] [10]),
    .D(\bits[18] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_9_s0  (
    .Q(\bits[18] [9]),
    .D(\bits[18] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_8_s0  (
    .Q(\bits[18] [8]),
    .D(\bits[18] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_7_s0  (
    .Q(\bits[18] [7]),
    .D(\bits[18] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_6_s0  (
    .Q(\bits[18] [6]),
    .D(\bits[18] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_5_s0  (
    .Q(\bits[18] [5]),
    .D(\bits[18] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_4_s0  (
    .Q(\bits[18] [4]),
    .D(\bits[18] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_3_s0  (
    .Q(\bits[18] [3]),
    .D(\bits[18] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(\bits[18] [2]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(phase_in[18]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(phase_drop[0]),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_6 */
module jtopl_sh_rst_7 (
  clk_14m_d,
  din_mx_0_4,
  cenop_Z,
  phase_II,
  phase_IV
)
;
input clk_14m_d;
input din_mx_0_4;
input cenop_Z;
input [9:0] phase_II;
output [9:0] phase_IV;
wire [0:0] \bits[0] ;
wire [0:0] \bits[1] ;
wire [0:0] \bits[2] ;
wire [0:0] \bits[3] ;
wire [0:0] \bits[4] ;
wire [0:0] \bits[5] ;
wire [0:0] \bits[6] ;
wire [0:0] \bits[7] ;
wire [0:0] \bits[8] ;
wire [0:0] \bits[9] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(phase_II[0]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(phase_IV[1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(phase_II[1]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(phase_IV[2]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(phase_II[2]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(phase_IV[3]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(phase_II[3]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(phase_IV[4]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(phase_II[4]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(phase_IV[5]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(phase_II[5]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(phase_IV[6]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(phase_II[6]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(phase_IV[7]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(phase_II[7]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(phase_IV[8]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(phase_II[8]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(phase_IV[9]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(phase_II[9]),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(phase_IV[0]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_7 */
module jtopl_pg_0 (
  clk_14m_d,
  cenop_Z,
  audio_mclk_d,
  n40_5,
  din_mx_0_4,
  pg_rst_II_Z,
  rhy_en_Z,
  zero,
  viben_I,
  vib_dep_Z,
  block_I,
  slot_Z_13,
  slot_Z_14,
  slot_Z_17,
  mul_II,
  fnum_I,
  vib_cnt,
  keycode_II_Z,
  phase_IV
)
;
input clk_14m_d;
input cenop_Z;
input audio_mclk_d;
input n40_5;
input din_mx_0_4;
input pg_rst_II_Z;
input rhy_en_Z;
input zero;
input viben_I;
input vib_dep_Z;
input [2:0] block_I;
input slot_Z_13;
input slot_Z_14;
input slot_Z_17;
input [3:0] mul_II;
input [9:0] fnum_I;
input [2:0] vib_cnt;
output [3:1] keycode_II_Z;
output [9:0] phase_IV;
wire n72_3;
wire n72_4;
wire rm_xor;
wire n31_3;
wire n32_3;
wire \o[3]_3 ;
wire n33_7;
wire phase_II_8_6;
wire [15:0] phinc_II;
wire [8:2] hh;
wire [5:3] tc;
wire [22:0] poly;
wire [18:0] phase_in;
wire [15:3] phinc_I;
wire [9:0] phase_II;
wire [18:0] phase_drop;
wire VCC;
wire GND;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(hh[3]),
    .I1(tc[5]),
    .I2(tc[3]),
    .I3(n72_4) 
);
defparam n72_s0.INIT=16'hFF7E;
  LUT2 n72_s1 (
    .F(n72_4),
    .I0(hh[2]),
    .I1(hh[7]) 
);
defparam n72_s1.INIT=4'h6;
  DFFRE keycode_II_2_s0 (
    .Q(keycode_II_Z[2]),
    .D(block_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE keycode_II_1_s0 (
    .Q(keycode_II_Z[1]),
    .D(block_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_15_s0 (
    .Q(phinc_II[15]),
    .D(phinc_I[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_14_s0 (
    .Q(phinc_II[14]),
    .D(phinc_I[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_13_s0 (
    .Q(phinc_II[13]),
    .D(phinc_I[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_12_s0 (
    .Q(phinc_II[12]),
    .D(phinc_I[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_11_s0 (
    .Q(phinc_II[11]),
    .D(phinc_I[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_10_s0 (
    .Q(phinc_II[10]),
    .D(phinc_I[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_9_s0 (
    .Q(phinc_II[9]),
    .D(phinc_I[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_8_s0 (
    .Q(phinc_II[8]),
    .D(phinc_I[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_7_s0 (
    .Q(phinc_II[7]),
    .D(phinc_I[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_6_s0 (
    .Q(phinc_II[6]),
    .D(phinc_I[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_5_s0 (
    .Q(phinc_II[5]),
    .D(phinc_I[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_4_s0 (
    .Q(phinc_II[4]),
    .D(phinc_I[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_3_s0 (
    .Q(phinc_II[3]),
    .D(phinc_I[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_2_s0 (
    .Q(phinc_II[2]),
    .D(n31_3),
    .CLK(clk_14m_d),
    .RESET(\o[3]_3 ),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_1_s0 (
    .Q(phinc_II[1]),
    .D(n32_3),
    .CLK(clk_14m_d),
    .RESET(\o[3]_3 ),
    .CE(cenop_Z) 
);
  DFFRE phinc_II_0_s0 (
    .Q(phinc_II[0]),
    .D(n33_7),
    .CLK(clk_14m_d),
    .RESET(\o[3]_3 ),
    .CE(cenop_Z) 
);
  DFFCE hh_8_s0 (
    .Q(hh[8]),
    .D(phase_drop[17]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE hh_7_s0 (
    .Q(hh[7]),
    .D(phase_drop[16]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE hh_3_s0 (
    .Q(hh[3]),
    .D(phase_drop[12]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE hh_2_s0 (
    .Q(hh[2]),
    .D(phase_drop[11]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_13) 
);
  DFFCE tc_5_s0 (
    .Q(tc[5]),
    .D(phase_drop[14]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_17) 
);
  DFFCE tc_3_s0 (
    .Q(tc[3]),
    .D(phase_drop[12]),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(slot_Z_17) 
);
  DFFRE rm_xor_s0 (
    .Q(rm_xor),
    .D(n72_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n40_5) 
);
  DFFRE keycode_II_3_s0 (
    .Q(keycode_II_Z[3]),
    .D(block_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  jtopl_noise_0 u_noise (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .cenop_Z(cenop_Z),
    .phase_II_8_6(phase_II_8_6),
    .poly_0(poly[0]),
    .poly_8(poly[8]),
    .poly_9(poly[9]),
    .poly_22(poly[22])
);
  jtopl_pg_comb_0 u_comb (
    .clk_14m_d(clk_14m_d),
    .pg_rst_II_Z(pg_rst_II_Z),
    .cenop_Z(cenop_Z),
    .rhy_en_Z(rhy_en_Z),
    .rm_xor(rm_xor),
    .zero(zero),
    .viben_I(viben_I),
    .vib_dep_Z(vib_dep_Z),
    .phinc_II(phinc_II[15:0]),
    .phase_drop(phase_drop[18:0]),
    .mul_II(mul_II[3:0]),
    .fnum_I(fnum_I[9:0]),
    .block_I(block_I[2:0]),
    .hh(hh[8]),
    .slot_Z_14(slot_Z_14),
    .slot_Z_17(slot_Z_17),
    .poly_0(poly[0]),
    .poly_8(poly[8]),
    .poly_9(poly[9]),
    .poly_22(poly[22]),
    .vib_cnt(vib_cnt[2:0]),
    .n31_3(n31_3),
    .n32_3(n32_3),
    .\o[3]_3 (\o[3]_3 ),
    .n33_7(n33_7),
    .phase_II_8_6(phase_II_8_6),
    .phase_in(phase_in[18:0]),
    .phinc_I(phinc_I[15:3]),
    .phase_II(phase_II[9:0])
);
  jtopl_sh_rst_6 u_phsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .phase_in(phase_in[18:0]),
    .phase_drop(phase_drop[18:0])
);
  jtopl_sh_rst_7 u_pad (
    .clk_14m_d(clk_14m_d),
    .din_mx_0_4(din_mx_0_4),
    .cenop_Z(cenop_Z),
    .phase_II(phase_II[9:0]),
    .phase_IV(phase_IV[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_pg_0 */
module jtopl_eg_cnt_0 (
  clk_14m_d,
  audio_mclk_d,
  n6_7,
  cenop_Z,
  zero,
  eg_cnt_Z
)
;
input clk_14m_d;
input audio_mclk_d;
input n6_7;
input cenop_Z;
input zero;
output [13:0] eg_cnt_Z;
wire n21_8;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n16_2;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_0_COUT;
wire VCC;
wire GND;
  LUT3 n21_s3 (
    .F(n21_8),
    .I0(cenop_Z),
    .I1(zero),
    .I2(eg_cnt_Z[0]) 
);
defparam n21_s3.INIT=8'h78;
  DFFCE eg_cnt_13_s0 (
    .Q(eg_cnt_Z[13]),
    .D(n8_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_12_s0 (
    .Q(eg_cnt_Z[12]),
    .D(n9_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_11_s0 (
    .Q(eg_cnt_Z[11]),
    .D(n10_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_10_s0 (
    .Q(eg_cnt_Z[10]),
    .D(n11_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_9_s0 (
    .Q(eg_cnt_Z[9]),
    .D(n12_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_8_s0 (
    .Q(eg_cnt_Z[8]),
    .D(n13_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_7_s0 (
    .Q(eg_cnt_Z[7]),
    .D(n14_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_6_s0 (
    .Q(eg_cnt_Z[6]),
    .D(n15_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_5_s0 (
    .Q(eg_cnt_Z[5]),
    .D(n16_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_4_s0 (
    .Q(eg_cnt_Z[4]),
    .D(n17_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_3_s0 (
    .Q(eg_cnt_Z[3]),
    .D(n18_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_2_s0 (
    .Q(eg_cnt_Z[2]),
    .D(n19_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_1_s0 (
    .Q(eg_cnt_Z[1]),
    .D(n20_1),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(n6_7) 
);
  DFFCE eg_cnt_0_s1 (
    .Q(eg_cnt_Z[0]),
    .D(n21_8),
    .CLK(clk_14m_d),
    .CLEAR(audio_mclk_d),
    .CE(VCC) 
);
defparam eg_cnt_0_s1.INIT=1'b0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(eg_cnt_Z[1]),
    .I1(eg_cnt_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(eg_cnt_Z[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(eg_cnt_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(eg_cnt_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n16_2),
    .I0(eg_cnt_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(eg_cnt_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n16_2) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(eg_cnt_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(eg_cnt_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(eg_cnt_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(eg_cnt_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(eg_cnt_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(eg_cnt_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_0_COUT),
    .I0(eg_cnt_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_cnt_0 */
module jtopl_eg_ctrl_0 (
  keyon_I_Z,
  keyon_last_I,
  rhy_oen_Z,
  sl_I,
  eg_in_I,
  rrate_I,
  state_in_I,
  drate_I,
  arate_I,
  shift_out,
  base_rate_I,
  state_next_I
)
;
input keyon_I_Z;
input keyon_last_I;
input rhy_oen_Z;
input [3:0] sl_I;
input [9:0] eg_in_I;
input [3:0] rrate_I;
input [2:0] state_in_I;
input [3:0] drate_I;
input [3:0] arate_I;
input [29:29] shift_out;
output [4:0] base_rate_I;
output [2:0] state_next_I;
wire base_rate_I_0_3;
wire base_rate_I_4_4;
wire base_rate_I_4_5;
wire base_rate_I_3_4;
wire base_rate_I_2_4;
wire base_rate_I_1_4;
wire state_next_I_2_5;
wire state_next_I_1_5;
wire state_next_I_0_5;
wire base_rate_I_4_7;
wire state_next_I_2_6;
wire state_next_I_1_6;
wire base_rate_I_4_8;
wire state_next_I_1_7;
wire state_next_I_1_8;
wire base_rate_I_4_10;
wire n17_11_SUM;
wire n17_14;
wire n17_12_SUM;
wire n17_16;
wire n17_13_SUM;
wire n17_18;
wire n17_14_SUM;
wire n17_20;
wire VCC;
wire GND;
  LUT3 base_rate_I_0_s (
    .F(base_rate_I[0]),
    .I0(base_rate_I_0_3),
    .I1(keyon_I_Z),
    .I2(keyon_last_I) 
);
defparam base_rate_I_0_s.INIT=8'hB2;
  LUT3 base_rate_I_4_s (
    .F(base_rate_I[4]),
    .I0(base_rate_I_4_4),
    .I1(rrate_I[3]),
    .I2(base_rate_I_4_5) 
);
defparam base_rate_I_4_s.INIT=8'h4F;
  LUT3 base_rate_I_3_s (
    .F(base_rate_I[3]),
    .I0(base_rate_I_4_4),
    .I1(rrate_I[2]),
    .I2(base_rate_I_3_4) 
);
defparam base_rate_I_3_s.INIT=8'h4F;
  LUT3 base_rate_I_2_s (
    .F(base_rate_I[2]),
    .I0(base_rate_I_4_4),
    .I1(rrate_I[1]),
    .I2(base_rate_I_2_4) 
);
defparam base_rate_I_2_s.INIT=8'h4F;
  LUT3 base_rate_I_1_s (
    .F(base_rate_I[1]),
    .I0(base_rate_I_4_4),
    .I1(rrate_I[0]),
    .I2(base_rate_I_1_4) 
);
defparam base_rate_I_1_s.INIT=8'h4F;
  LUT4 state_next_I_2_s (
    .F(state_next_I[2]),
    .I0(state_next_I_2_5),
    .I1(state_in_I[0]),
    .I2(keyon_last_I),
    .I3(keyon_I_Z) 
);
defparam state_next_I_2_s.INIT=16'h1001;
  LUT4 state_next_I_1_s (
    .F(state_next_I[1]),
    .I0(state_next_I_1_5),
    .I1(state_in_I[2]),
    .I2(keyon_last_I),
    .I3(keyon_I_Z) 
);
defparam state_next_I_1_s.INIT=16'h1001;
  LUT3 state_next_I_0_s (
    .F(state_next_I[0]),
    .I0(state_next_I_0_5),
    .I1(keyon_last_I),
    .I2(keyon_I_Z) 
);
defparam state_next_I_0_s.INIT=8'hB2;
  LUT3 base_rate_I_0_s0 (
    .F(base_rate_I_0_3),
    .I0(state_in_I[0]),
    .I1(state_in_I[1]),
    .I2(state_in_I[2]) 
);
defparam base_rate_I_0_s0.INIT=8'hE9;
  LUT4 base_rate_I_4_s0 (
    .F(base_rate_I_4_4),
    .I0(state_in_I[1]),
    .I1(base_rate_I_4_10),
    .I2(base_rate_I_4_7),
    .I3(base_rate_I[0]) 
);
defparam base_rate_I_4_s0.INIT=16'h00F7;
  LUT4 base_rate_I_4_s1 (
    .F(base_rate_I_4_5),
    .I0(state_next_I[1]),
    .I1(drate_I[3]),
    .I2(arate_I[3]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_4_s1.INIT=16'h0777;
  LUT4 base_rate_I_3_s0 (
    .F(base_rate_I_3_4),
    .I0(state_next_I[1]),
    .I1(drate_I[2]),
    .I2(arate_I[2]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_3_s0.INIT=16'h0777;
  LUT4 base_rate_I_2_s0 (
    .F(base_rate_I_2_4),
    .I0(state_next_I[1]),
    .I1(drate_I[1]),
    .I2(arate_I[1]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_2_s0.INIT=16'h0777;
  LUT4 base_rate_I_1_s0 (
    .F(base_rate_I_1_4),
    .I0(state_next_I[1]),
    .I1(drate_I[0]),
    .I2(arate_I[0]),
    .I3(state_next_I[0]) 
);
defparam base_rate_I_1_s0.INIT=16'h0777;
  LUT4 state_next_I_2_s0 (
    .F(state_next_I_2_5),
    .I0(base_rate_I_4_7),
    .I1(state_next_I_2_6),
    .I2(state_in_I[2]),
    .I3(state_in_I[1]) 
);
defparam state_next_I_2_s0.INIT=16'hFB0F;
  LUT4 state_next_I_1_s0 (
    .F(state_next_I_1_5),
    .I0(base_rate_I_4_7),
    .I1(state_next_I_1_6),
    .I2(state_in_I[0]),
    .I3(state_in_I[1]) 
);
defparam state_next_I_1_s0.INIT=16'hF53F;
  LUT4 state_next_I_0_s0 (
    .F(state_next_I_0_5),
    .I0(state_in_I[1]),
    .I1(state_in_I[2]),
    .I2(state_next_I_1_6),
    .I3(state_in_I[0]) 
);
defparam state_next_I_0_s0.INIT=16'h0100;
  LUT3 base_rate_I_4_s3 (
    .F(base_rate_I_4_7),
    .I0(base_rate_I_4_8),
    .I1(eg_in_I[9]),
    .I2(n17_20) 
);
defparam base_rate_I_4_s3.INIT=8'h2B;
  LUT2 state_next_I_2_s1 (
    .F(state_next_I_2_6),
    .I0(rhy_oen_Z),
    .I1(shift_out[29]) 
);
defparam state_next_I_2_s1.INIT=4'h4;
  LUT4 state_next_I_1_s1 (
    .F(state_next_I_1_6),
    .I0(eg_in_I[0]),
    .I1(eg_in_I[1]),
    .I2(state_next_I_1_7),
    .I3(state_next_I_1_8) 
);
defparam state_next_I_1_s1.INIT=16'h1000;
  LUT4 base_rate_I_4_s4 (
    .F(base_rate_I_4_8),
    .I0(sl_I[3]),
    .I1(sl_I[2]),
    .I2(sl_I[1]),
    .I3(sl_I[0]) 
);
defparam base_rate_I_4_s4.INIT=16'h8000;
  LUT4 state_next_I_1_s2 (
    .F(state_next_I_1_7),
    .I0(eg_in_I[6]),
    .I1(eg_in_I[7]),
    .I2(eg_in_I[8]),
    .I3(eg_in_I[9]) 
);
defparam state_next_I_1_s2.INIT=16'h0001;
  LUT4 state_next_I_1_s3 (
    .F(state_next_I_1_8),
    .I0(eg_in_I[2]),
    .I1(eg_in_I[3]),
    .I2(eg_in_I[4]),
    .I3(eg_in_I[5]) 
);
defparam state_next_I_1_s3.INIT=16'h0001;
  LUT4 base_rate_I_4_s5 (
    .F(base_rate_I_4_10),
    .I0(rhy_oen_Z),
    .I1(shift_out[29]),
    .I2(keyon_I_Z),
    .I3(keyon_last_I) 
);
defparam base_rate_I_4_s5.INIT=16'hB00B;
  ALU n17_s10 (
    .SUM(n17_11_SUM),
    .COUT(n17_14),
    .I0(VCC),
    .I1(sl_I[0]),
    .I3(GND),
    .CIN(eg_in_I[5]) 
);
defparam n17_s10.ALU_MODE=1;
  ALU n17_s11 (
    .SUM(n17_12_SUM),
    .COUT(n17_16),
    .I0(eg_in_I[6]),
    .I1(sl_I[1]),
    .I3(GND),
    .CIN(n17_14) 
);
defparam n17_s11.ALU_MODE=1;
  ALU n17_s12 (
    .SUM(n17_13_SUM),
    .COUT(n17_18),
    .I0(eg_in_I[7]),
    .I1(sl_I[2]),
    .I3(GND),
    .CIN(n17_16) 
);
defparam n17_s12.ALU_MODE=1;
  ALU n17_s13 (
    .SUM(n17_14_SUM),
    .COUT(n17_20),
    .I0(eg_in_I[8]),
    .I1(sl_I[3]),
    .I3(GND),
    .CIN(n17_18) 
);
defparam n17_s13.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_ctrl_0 */
module jtopl_eg_step_0 (
  cnt_in_II,
  cenop_Z,
  ksr_II,
  attack_II,
  base_rate_II,
  keycode_II_Z,
  eg_cnt_Z,
  sum_out_II,
  step_3,
  cnt_lsb_II,
  n118_53,
  rate_5_10,
  pre_rate
)
;
input cnt_in_II;
input cenop_Z;
input ksr_II;
input attack_II;
input [4:0] base_rate_II;
input [3:1] keycode_II_Z;
input [13:0] eg_cnt_Z;
output sum_out_II;
output step_3;
output cnt_lsb_II;
output n118_53;
output rate_5_10;
output [5:1] pre_rate;
wire n12_4;
wire n11_4;
wire rate_5_5;
wire rate_5_6;
wire step_4;
wire cnt_lsb_II_4;
wire cnt_lsb_II_5;
wire cnt_lsb_II_6;
wire cnt_lsb_II_7;
wire n118_54;
wire n118_55;
wire n118_56;
wire rate_5_7;
wire rate_5_8;
wire step_6;
wire cnt_lsb_II_8;
wire cnt_lsb_II_9;
wire cnt_lsb_II_10;
wire cnt_lsb_II_12;
wire cnt_lsb_II_14;
wire cnt_lsb_II_15;
wire cnt_lsb_II_16;
wire cnt_lsb_II_17;
wire cnt_lsb_II_18;
wire n118_57;
wire n118_60;
wire n118_61;
wire cnt_lsb_II_19;
wire cnt_lsb_II_21;
wire cnt_lsb_II_22;
wire cnt_lsb_II_23;
wire n118_63;
wire n118_64;
wire n118_65;
wire n118_66;
wire n118_67;
wire n118_68;
wire n118_69;
wire n118_70;
wire cnt_lsb_II_24;
wire cnt_lsb_II_25;
wire cnt_lsb_II_26;
wire n118_71;
wire n118_72;
wire n118_73;
wire n118_74;
wire n118_75;
wire n118_78;
wire n118_80;
wire n118_81;
wire n118_82;
wire n118_83;
wire n118_84;
wire cnt_lsb_II_28;
wire n118_87;
wire cnt_lsb_II_30;
wire n118_89;
wire step_8;
wire n118_91;
wire n118_93;
wire n118_95;
wire cnt_lsb_II_32;
wire n118_97;
wire n118_99;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_2;
wire n17_1;
wire n17_2;
wire n16_1;
wire n15_3;
wire VCC;
wire GND;
  LUT2 sum_out_II_s (
    .F(sum_out_II),
    .I0(cnt_in_II),
    .I1(cnt_lsb_II) 
);
defparam sum_out_II_s.INIT=4'h6;
  LUT3 step_s1 (
    .F(step_3),
    .I0(step_4),
    .I1(step_8),
    .I2(cenop_Z) 
);
defparam step_s1.INIT=8'h10;
  LUT4 cnt_lsb_II_s (
    .F(cnt_lsb_II),
    .I0(cnt_lsb_II_4),
    .I1(cnt_lsb_II_5),
    .I2(cnt_lsb_II_6),
    .I3(cnt_lsb_II_7) 
);
defparam cnt_lsb_II_s.INIT=16'hFEFF;
  LUT4 n118_s37 (
    .F(n118_53),
    .I0(n118_54),
    .I1(n118_55),
    .I2(n118_56),
    .I3(cnt_lsb_II) 
);
defparam n118_s37.INIT=16'hF332;
  LUT2 n12_s (
    .F(n12_4),
    .I0(ksr_II),
    .I1(keycode_II_Z[2]) 
);
defparam n12_s.INIT=4'h8;
  LUT2 n11_s (
    .F(n11_4),
    .I0(ksr_II),
    .I1(keycode_II_Z[3]) 
);
defparam n11_s.INIT=4'h8;
  LUT2 rate_5_s3 (
    .F(rate_5_5),
    .I0(base_rate_II[0]),
    .I1(rate_5_7) 
);
defparam rate_5_s3.INIT=4'h4;
  LUT2 rate_5_s4 (
    .F(rate_5_6),
    .I0(rate_5_8),
    .I1(n15_3) 
);
defparam rate_5_s4.INIT=4'h1;
  LUT4 step_s2 (
    .F(step_4),
    .I0(n17_1),
    .I1(step_6),
    .I2(base_rate_II[0]),
    .I3(rate_5_7) 
);
defparam step_s2.INIT=16'hB0BB;
  LUT4 cnt_lsb_II_s0 (
    .F(cnt_lsb_II_4),
    .I0(cnt_lsb_II_8),
    .I1(eg_cnt_Z[3]),
    .I2(cnt_lsb_II_9),
    .I3(rate_5_5) 
);
defparam cnt_lsb_II_s0.INIT=16'h008F;
  LUT4 cnt_lsb_II_s1 (
    .F(cnt_lsb_II_5),
    .I0(cnt_lsb_II_10),
    .I1(cnt_lsb_II_32),
    .I2(rate_5_5),
    .I3(cnt_lsb_II_12) 
);
defparam cnt_lsb_II_s1.INIT=16'h0E00;
  LUT4 cnt_lsb_II_s2 (
    .F(cnt_lsb_II_6),
    .I0(cnt_lsb_II_30),
    .I1(rate_5_5),
    .I2(cnt_lsb_II_14),
    .I3(cnt_lsb_II_15) 
);
defparam cnt_lsb_II_s2.INIT=16'h0100;
  LUT4 cnt_lsb_II_s3 (
    .F(cnt_lsb_II_7),
    .I0(cnt_lsb_II_16),
    .I1(eg_cnt_Z[11]),
    .I2(cnt_lsb_II_17),
    .I3(cnt_lsb_II_18) 
);
defparam cnt_lsb_II_s3.INIT=16'h7707;
  LUT4 n118_s38 (
    .F(n118_54),
    .I0(n118_57),
    .I1(n118_89),
    .I2(cnt_lsb_II_16),
    .I3(n118_95) 
);
defparam n118_s38.INIT=16'h00F4;
  LUT4 n118_s39 (
    .F(n118_55),
    .I0(n118_89),
    .I1(cnt_lsb_II),
    .I2(n118_60),
    .I3(n118_61) 
);
defparam n118_s39.INIT=16'hF400;
  LUT4 n118_s40 (
    .F(n118_56),
    .I0(n118_89),
    .I1(step_8),
    .I2(cnt_lsb_II),
    .I3(n118_95) 
);
defparam n118_s40.INIT=16'hC8FC;
  LUT4 rate_5_s5 (
    .F(rate_5_7),
    .I0(base_rate_II[1]),
    .I1(base_rate_II[2]),
    .I2(base_rate_II[3]),
    .I3(base_rate_II[4]) 
);
defparam rate_5_s5.INIT=16'h0001;
  LUT4 rate_5_s6 (
    .F(rate_5_8),
    .I0(n19_1),
    .I1(n18_1),
    .I2(n17_1),
    .I3(n16_1) 
);
defparam rate_5_s6.INIT=16'h8000;
  LUT4 step_s4 (
    .F(step_6),
    .I0(n19_1),
    .I1(n18_1),
    .I2(n16_1),
    .I3(n15_3) 
);
defparam step_s4.INIT=16'h0001;
  LUT4 cnt_lsb_II_s4 (
    .F(cnt_lsb_II_8),
    .I0(n15_3),
    .I1(n16_1),
    .I2(cnt_lsb_II_19),
    .I3(n19_1) 
);
defparam cnt_lsb_II_s4.INIT=16'h1004;
  LUT4 cnt_lsb_II_s5 (
    .F(cnt_lsb_II_9),
    .I0(cnt_lsb_II_28),
    .I1(eg_cnt_Z[0]),
    .I2(cnt_lsb_II_21),
    .I3(cnt_lsb_II_12) 
);
defparam cnt_lsb_II_s5.INIT=16'hF0BB;
  LUT4 cnt_lsb_II_s6 (
    .F(cnt_lsb_II_10),
    .I0(eg_cnt_Z[6]),
    .I1(eg_cnt_Z[4]),
    .I2(n18_1),
    .I3(cnt_lsb_II_22) 
);
defparam cnt_lsb_II_s6.INIT=16'hCA00;
  LUT2 cnt_lsb_II_s8 (
    .F(cnt_lsb_II_12),
    .I0(n16_1),
    .I1(n15_3) 
);
defparam cnt_lsb_II_s8.INIT=4'h1;
  LUT3 cnt_lsb_II_s10 (
    .F(cnt_lsb_II_14),
    .I0(attack_II),
    .I1(n19_1),
    .I2(n18_1) 
);
defparam cnt_lsb_II_s10.INIT=8'hE7;
  LUT2 cnt_lsb_II_s11 (
    .F(cnt_lsb_II_15),
    .I0(n17_1),
    .I1(n15_3) 
);
defparam cnt_lsb_II_s11.INIT=4'h1;
  LUT2 cnt_lsb_II_s12 (
    .F(cnt_lsb_II_16),
    .I0(attack_II),
    .I1(step_4) 
);
defparam cnt_lsb_II_s12.INIT=4'h1;
  LUT4 cnt_lsb_II_s13 (
    .F(cnt_lsb_II_17),
    .I0(eg_cnt_Z[2]),
    .I1(eg_cnt_Z[10]),
    .I2(rate_5_5),
    .I3(cnt_lsb_II_12) 
);
defparam cnt_lsb_II_s13.INIT=16'hCCCA;
  LUT4 cnt_lsb_II_s14 (
    .F(cnt_lsb_II_18),
    .I0(rate_5_5),
    .I1(n19_1),
    .I2(cnt_lsb_II_28),
    .I3(attack_II) 
);
defparam cnt_lsb_II_s14.INIT=16'h45BF;
  LUT4 n118_s41 (
    .F(n118_57),
    .I0(cnt_lsb_II_18),
    .I1(n118_99),
    .I2(n118_63),
    .I3(n118_64) 
);
defparam n118_s41.INIT=16'h0B00;
  LUT4 n118_s44 (
    .F(n118_60),
    .I0(n118_66),
    .I1(n118_67),
    .I2(n118_68),
    .I3(n118_69) 
);
defparam n118_s44.INIT=16'h0001;
  LUT4 n118_s45 (
    .F(n118_61),
    .I0(rate_5_6),
    .I1(attack_II),
    .I2(n118_57),
    .I3(n118_70) 
);
defparam n118_s45.INIT=16'hB0BB;
  LUT4 cnt_lsb_II_s15 (
    .F(cnt_lsb_II_19),
    .I0(attack_II),
    .I1(n18_1),
    .I2(n17_1),
    .I3(n19_1) 
);
defparam cnt_lsb_II_s15.INIT=16'h80FE;
  LUT4 cnt_lsb_II_s17 (
    .F(cnt_lsb_II_21),
    .I0(cnt_lsb_II_25),
    .I1(eg_cnt_Z[8]),
    .I2(cnt_lsb_II_26),
    .I3(eg_cnt_Z[7]) 
);
defparam cnt_lsb_II_s17.INIT=16'h7077;
  LUT3 cnt_lsb_II_s18 (
    .F(cnt_lsb_II_22),
    .I0(attack_II),
    .I1(n19_1),
    .I2(n17_1) 
);
defparam cnt_lsb_II_s18.INIT=8'h60;
  LUT2 cnt_lsb_II_s19 (
    .F(cnt_lsb_II_23),
    .I0(n16_1),
    .I1(eg_cnt_Z[9]) 
);
defparam cnt_lsb_II_s19.INIT=4'h4;
  LUT4 n118_s47 (
    .F(n118_63),
    .I0(n118_71),
    .I1(n118_72),
    .I2(n118_73),
    .I3(rate_5_5) 
);
defparam n118_s47.INIT=16'h00BF;
  LUT4 n118_s48 (
    .F(n118_64),
    .I0(eg_cnt_Z[5]),
    .I1(cnt_lsb_II_8),
    .I2(n118_74),
    .I3(step_4) 
);
defparam n118_s48.INIT=16'h770F;
  LUT3 n118_s49 (
    .F(n118_65),
    .I0(keycode_II_Z[3]),
    .I1(keycode_II_Z[1]),
    .I2(ksr_II) 
);
defparam n118_s49.INIT=8'hCA;
  LUT4 n118_s50 (
    .F(n118_66),
    .I0(n118_75),
    .I1(n118_93),
    .I2(rate_5_5),
    .I3(cnt_lsb_II_12) 
);
defparam n118_s50.INIT=16'h0E00;
  LUT4 n118_s51 (
    .F(n118_67),
    .I0(n118_87),
    .I1(n118_78),
    .I2(eg_cnt_Z[12]),
    .I3(cnt_lsb_II_16) 
);
defparam n118_s51.INIT=16'hF0BB;
  LUT4 n118_s52 (
    .F(n118_68),
    .I0(eg_cnt_Z[11]),
    .I1(eg_cnt_Z[3]),
    .I2(cnt_lsb_II_18),
    .I3(cnt_lsb_II_12) 
);
defparam n118_s52.INIT=16'h0A0C;
  LUT4 n118_s53 (
    .F(n118_69),
    .I0(eg_cnt_Z[4]),
    .I1(cnt_lsb_II_8),
    .I2(n118_91),
    .I3(rate_5_5) 
);
defparam n118_s53.INIT=16'h00F8;
  LUT4 n118_s54 (
    .F(n118_70),
    .I0(step_8),
    .I1(n118_89),
    .I2(cnt_lsb_II_16),
    .I3(n118_95) 
);
defparam n118_s54.INIT=16'h00F8;
  LUT3 cnt_lsb_II_s20 (
    .F(cnt_lsb_II_24),
    .I0(n19_1),
    .I1(attack_II),
    .I2(n18_1) 
);
defparam cnt_lsb_II_s20.INIT=8'hE0;
  LUT4 cnt_lsb_II_s21 (
    .F(cnt_lsb_II_25),
    .I0(n17_1),
    .I1(attack_II),
    .I2(n19_1),
    .I3(n18_1) 
);
defparam cnt_lsb_II_s21.INIT=16'h1400;
  LUT4 cnt_lsb_II_s22 (
    .F(cnt_lsb_II_26),
    .I0(attack_II),
    .I1(n19_1),
    .I2(n18_1),
    .I3(n17_1) 
);
defparam cnt_lsb_II_s22.INIT=16'hFE7F;
  LUT4 n118_s55 (
    .F(n118_71),
    .I0(eg_cnt_Z[7]),
    .I1(n118_80),
    .I2(cnt_lsb_II_14),
    .I3(cnt_lsb_II_15) 
);
defparam n118_s55.INIT=16'h0C0A;
  LUT4 n118_s56 (
    .F(n118_72),
    .I0(cnt_lsb_II_24),
    .I1(n118_81),
    .I2(cnt_lsb_II_23),
    .I3(cnt_lsb_II_26) 
);
defparam n118_s56.INIT=16'h7707;
  LUT4 n118_s57 (
    .F(n118_73),
    .I0(cnt_lsb_II_25),
    .I1(n118_82),
    .I2(n118_83),
    .I3(cnt_lsb_II_22) 
);
defparam n118_s57.INIT=16'h0777;
  LUT2 n118_s58 (
    .F(n118_74),
    .I0(attack_II),
    .I1(eg_cnt_Z[13]) 
);
defparam n118_s58.INIT=4'h4;
  LUT4 n118_s59 (
    .F(n118_75),
    .I0(eg_cnt_Z[7]),
    .I1(eg_cnt_Z[5]),
    .I2(n18_1),
    .I3(cnt_lsb_II_22) 
);
defparam n118_s59.INIT=16'hCA00;
  LUT4 n118_s62 (
    .F(n118_78),
    .I0(cnt_lsb_II_28),
    .I1(eg_cnt_Z[1]),
    .I2(n118_84),
    .I3(cnt_lsb_II_12) 
);
defparam n118_s62.INIT=16'h0FBB;
  LUT3 n118_s64 (
    .F(n118_80),
    .I0(eg_cnt_Z[11]),
    .I1(eg_cnt_Z[3]),
    .I2(n16_1) 
);
defparam n118_s64.INIT=8'hCA;
  LUT2 n118_s65 (
    .F(n118_81),
    .I0(eg_cnt_Z[2]),
    .I1(n16_1) 
);
defparam n118_s65.INIT=4'h8;
  LUT2 n118_s66 (
    .F(n118_82),
    .I0(n16_1),
    .I1(eg_cnt_Z[10]) 
);
defparam n118_s66.INIT=4'h4;
  LUT3 n118_s67 (
    .F(n118_83),
    .I0(eg_cnt_Z[8]),
    .I1(eg_cnt_Z[6]),
    .I2(n18_1) 
);
defparam n118_s67.INIT=8'hCA;
  LUT2 n118_s68 (
    .F(n118_84),
    .I0(cnt_lsb_II_26),
    .I1(eg_cnt_Z[8]) 
);
defparam n118_s68.INIT=4'h4;
  LUT4 cnt_lsb_II_s23 (
    .F(cnt_lsb_II_28),
    .I0(n19_1),
    .I1(attack_II),
    .I2(n18_1),
    .I3(cnt_lsb_II_15) 
);
defparam cnt_lsb_II_s23.INIT=16'h1F00;
  LUT4 n118_s70 (
    .F(n118_87),
    .I0(n15_3),
    .I1(n16_1),
    .I2(eg_cnt_Z[9]),
    .I3(cnt_lsb_II_25) 
);
defparam n118_s70.INIT=16'h1000;
  LUT4 cnt_lsb_II_s24 (
    .F(cnt_lsb_II_30),
    .I0(cnt_lsb_II_12),
    .I1(eg_cnt_Z[1]),
    .I2(n16_1),
    .I3(eg_cnt_Z[9]) 
);
defparam cnt_lsb_II_s24.INIT=16'hB0BB;
  LUT4 n118_s71 (
    .F(n118_89),
    .I0(rate_5_8),
    .I1(n15_3),
    .I2(n118_65),
    .I3(rate_5_5) 
);
defparam n118_s71.INIT=16'h00FE;
  LUT4 step_s5 (
    .F(step_8),
    .I0(rate_5_8),
    .I1(n15_3),
    .I2(n20_1),
    .I3(rate_5_5) 
);
defparam step_s5.INIT=16'h00FE;
  LUT4 rate_5_s7 (
    .F(rate_5_10),
    .I0(rate_5_5),
    .I1(rate_5_8),
    .I2(n15_3),
    .I3(cenop_Z) 
);
defparam rate_5_s7.INIT=16'h5400;
  LUT4 n118_s72 (
    .F(n118_91),
    .I0(cnt_lsb_II_14),
    .I1(n17_1),
    .I2(n15_3),
    .I3(n118_97) 
);
defparam n118_s72.INIT=16'h0001;
  LUT4 n118_s73 (
    .F(n118_93),
    .I0(n17_1),
    .I1(n15_3),
    .I2(cnt_lsb_II_14),
    .I3(eg_cnt_Z[6]) 
);
defparam n118_s73.INIT=16'h0E00;
  LUT4 n118_s74 (
    .F(n118_95),
    .I0(rate_5_5),
    .I1(cnt_lsb_II_12),
    .I2(n17_1),
    .I3(n15_3) 
);
defparam n118_s74.INIT=16'h1110;
  LUT4 cnt_lsb_II_s25 (
    .F(cnt_lsb_II_32),
    .I0(n17_1),
    .I1(n15_3),
    .I2(cnt_lsb_II_14),
    .I3(eg_cnt_Z[5]) 
);
defparam cnt_lsb_II_s25.INIT=16'h0E00;
  LUT4 n118_s75 (
    .F(n118_97),
    .I0(eg_cnt_Z[10]),
    .I1(eg_cnt_Z[2]),
    .I2(n16_1),
    .I3(n15_3) 
);
defparam n118_s75.INIT=16'h3335;
  LUT4 n118_s76 (
    .F(n118_99),
    .I0(eg_cnt_Z[4]),
    .I1(eg_cnt_Z[12]),
    .I2(n16_1),
    .I3(n15_3) 
);
defparam n118_s76.INIT=16'hAAAC;
  LUT3 pre_rate_5_s3 (
    .F(pre_rate[5]),
    .I0(base_rate_II[0]),
    .I1(rate_5_7),
    .I2(n16_1) 
);
defparam pre_rate_5_s3.INIT=8'hB0;
  LUT3 pre_rate_4_s3 (
    .F(pre_rate[4]),
    .I0(base_rate_II[0]),
    .I1(rate_5_7),
    .I2(n17_1) 
);
defparam pre_rate_4_s3.INIT=8'hB0;
  LUT3 pre_rate_3_s3 (
    .F(pre_rate[3]),
    .I0(base_rate_II[0]),
    .I1(rate_5_7),
    .I2(n18_1) 
);
defparam pre_rate_3_s3.INIT=8'hB0;
  LUT3 pre_rate_2_s3 (
    .F(pre_rate[2]),
    .I0(base_rate_II[0]),
    .I1(rate_5_7),
    .I2(n19_1) 
);
defparam pre_rate_2_s3.INIT=8'hB0;
  LUT3 pre_rate_1_s3 (
    .F(pre_rate[1]),
    .I0(base_rate_II[0]),
    .I1(rate_5_7),
    .I2(n20_1) 
);
defparam pre_rate_1_s3.INIT=8'hB0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(base_rate_II[0]),
    .I1(n12_4),
    .I3(GND),
    .CIN(GND) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(base_rate_II[1]),
    .I1(n11_4),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_2),
    .I0(base_rate_II[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU n17_s (
    .SUM(n17_1),
    .COUT(n17_2),
    .I0(base_rate_II[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n18_2) 
);
defparam n17_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_1),
    .COUT(n15_3),
    .I0(base_rate_II[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n17_2) 
);
defparam n16_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_step_0 */
module jtopl_eg_pure_0 (
  cenop_Z,
  attack_III,
  step_III,
  sum_in_III,
  eg_in_III,
  rate_in_III,
  eg_pure_9_3,
  eg_pre_fastar
)
;
input cenop_Z;
input attack_III;
input step_III;
input sum_in_III;
input [9:0] eg_in_III;
input [5:1] rate_in_III;
output eg_pure_9_3;
output [9:0] eg_pre_fastar;
wire dr_sum_3_4;
wire ar_sum_8_4;
wire ar_sum_8_5;
wire ar_sum_8_6;
wire ar_sum_7_4;
wire ar_sum_6_4;
wire ar_sum_6_5;
wire ar_sum_6_6;
wire ar_sum_5_4;
wire ar_sum_4_4;
wire ar_sum_4_6;
wire ar_sum_3_4;
wire ar_sum_3_5;
wire ar_sum_2_4;
wire ar_sum_2_5;
wire ar_sum_2_6;
wire eg_pre_fastar_9_4;
wire eg_pre_fastar_9_5;
wire eg_pre_fastar_8_4;
wire eg_pre_fastar_7_4;
wire eg_pre_fastar_6_4;
wire eg_pre_fastar_5_4;
wire eg_pre_fastar_4_4;
wire eg_pre_fastar_3_4;
wire eg_pre_fastar_2_4;
wire eg_pre_fastar_1_4;
wire eg_pre_fastar_0_4;
wire ar_sum_8_7;
wire ar_sum_6_7;
wire ar_sum_6_8;
wire ar_sum_4_7;
wire ar_sum_3_7;
wire ar_sum_2_7;
wire ar_sum_2_8;
wire ar_sum_8_9;
wire ar_sum_6_9;
wire ar_sum_6_10;
wire ar_sum_3_9;
wire ar_sum_4_9;
wire ar_sum_8_11;
wire ar_sum_7_7;
wire dr_result_0_3;
wire dr_result_1_3;
wire dr_result_2_3;
wire dr_result_3_3;
wire dr_result_4_3;
wire dr_result_5_3;
wire dr_result_6_3;
wire dr_result_7_3;
wire dr_result_8_3;
wire ar_result_0_3;
wire ar_result_1_3;
wire ar_result_2_3;
wire ar_result_3_3;
wire ar_result_4_3;
wire ar_result_5_3;
wire ar_result_6_3;
wire ar_result_7_3;
wire ar_result_8_3;
wire n152_18;
wire [9:0] ar_sum;
wire [3:0] dr_sum;
wire [10:0] dr_result;
wire [9:0] ar_result;
wire VCC;
wire GND;
  LUT4 ar_sum_7_s0 (
    .F(ar_sum[7]),
    .I0(ar_sum_7_4),
    .I1(ar_sum_8_4),
    .I2(ar_sum_8_6),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_7_s0.INIT=16'hBEAA;
  LUT4 ar_sum_6_s0 (
    .F(ar_sum[6]),
    .I0(ar_sum_6_4),
    .I1(ar_sum_6_5),
    .I2(ar_sum_8_5),
    .I3(ar_sum_6_6) 
);
defparam ar_sum_6_s0.INIT=16'hD5BA;
  LUT4 ar_sum_5_s0 (
    .F(ar_sum[5]),
    .I0(ar_sum_5_4),
    .I1(ar_sum_6_6),
    .I2(ar_sum_6_5),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_5_s0.INIT=16'hEBAA;
  LUT4 ar_sum_4_s0 (
    .F(ar_sum[4]),
    .I0(ar_sum_4_4),
    .I1(ar_sum_4_9),
    .I2(ar_sum_8_5),
    .I3(ar_sum_4_6) 
);
defparam ar_sum_4_s0.INIT=16'hD5BA;
  LUT4 ar_sum_3_s0 (
    .F(ar_sum[3]),
    .I0(ar_sum_3_4),
    .I1(ar_sum_3_5),
    .I2(ar_sum_8_5),
    .I3(ar_sum_3_9) 
);
defparam ar_sum_3_s0.INIT=16'hD5BA;
  LUT4 ar_sum_2_s0 (
    .F(ar_sum[2]),
    .I0(ar_sum_2_4),
    .I1(ar_sum_2_5),
    .I2(ar_sum_8_5),
    .I3(ar_sum_2_6) 
);
defparam ar_sum_2_s0.INIT=16'h75EA;
  LUT4 ar_sum_1_s1 (
    .F(ar_sum[1]),
    .I0(ar_sum_8_5),
    .I1(ar_sum_2_6),
    .I2(ar_sum_7_7),
    .I3(ar_sum_2_5) 
);
defparam ar_sum_1_s1.INIT=16'hBAC0;
  LUT4 eg_pre_fastar_9_s0 (
    .F(eg_pre_fastar[9]),
    .I0(dr_result[10]),
    .I1(dr_result[9]),
    .I2(eg_pre_fastar_9_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_9_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_8_s0 (
    .F(eg_pre_fastar[8]),
    .I0(dr_result[10]),
    .I1(dr_result[8]),
    .I2(eg_pre_fastar_8_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_8_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_7_s0 (
    .F(eg_pre_fastar[7]),
    .I0(dr_result[10]),
    .I1(dr_result[7]),
    .I2(eg_pre_fastar_7_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_7_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_6_s0 (
    .F(eg_pre_fastar[6]),
    .I0(dr_result[10]),
    .I1(dr_result[6]),
    .I2(eg_pre_fastar_6_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_6_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_5_s0 (
    .F(eg_pre_fastar[5]),
    .I0(dr_result[10]),
    .I1(dr_result[5]),
    .I2(eg_pre_fastar_5_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_5_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_4_s0 (
    .F(eg_pre_fastar[4]),
    .I0(dr_result[10]),
    .I1(dr_result[4]),
    .I2(eg_pre_fastar_4_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_4_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_3_s0 (
    .F(eg_pre_fastar[3]),
    .I0(dr_result[10]),
    .I1(dr_result[3]),
    .I2(eg_pre_fastar_3_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_3_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_2_s0 (
    .F(eg_pre_fastar[2]),
    .I0(dr_result[10]),
    .I1(dr_result[2]),
    .I2(eg_pre_fastar_2_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_2_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_1_s0 (
    .F(eg_pre_fastar[1]),
    .I0(dr_result[10]),
    .I1(dr_result[1]),
    .I2(eg_pre_fastar_1_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_1_s0.INIT=16'hEE0F;
  LUT4 eg_pre_fastar_0_s0 (
    .F(eg_pre_fastar[0]),
    .I0(dr_result[10]),
    .I1(dr_result[0]),
    .I2(eg_pre_fastar_0_4),
    .I3(eg_pre_fastar_9_5) 
);
defparam eg_pre_fastar_0_s0.INIT=16'hEE0F;
  LUT4 eg_pure_9_s1 (
    .F(eg_pure_9_3),
    .I0(cenop_Z),
    .I1(attack_III),
    .I2(rate_in_III[1]),
    .I3(dr_sum[0]) 
);
defparam eg_pure_9_s1.INIT=16'h8000;
  LUT4 dr_sum_1_s5 (
    .F(dr_sum[1]),
    .I0(step_III),
    .I1(rate_in_III[3]),
    .I2(rate_in_III[2]),
    .I3(dr_sum_3_4) 
);
defparam dr_sum_1_s5.INIT=16'hC3AA;
  LUT2 dr_sum_3_s1 (
    .F(dr_sum_3_4),
    .I0(rate_in_III[4]),
    .I1(rate_in_III[5]) 
);
defparam dr_sum_3_s1.INIT=4'h8;
  LUT3 ar_sum_8_s1 (
    .F(ar_sum_8_4),
    .I0(ar_sum_8_7),
    .I1(ar_sum_6_6),
    .I2(ar_sum_6_5) 
);
defparam ar_sum_8_s1.INIT=8'h10;
  LUT4 ar_sum_8_s2 (
    .F(ar_sum_8_5),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[3]),
    .I2(step_III),
    .I3(dr_sum_3_4) 
);
defparam ar_sum_8_s2.INIT=16'hF400;
  LUT2 ar_sum_8_s3 (
    .F(ar_sum_8_6),
    .I0(eg_in_III[9]),
    .I1(ar_sum_8_11) 
);
defparam ar_sum_8_s3.INIT=4'h8;
  LUT4 ar_sum_7_s1 (
    .F(ar_sum_7_4),
    .I0(ar_sum_6_6),
    .I1(ar_sum_6_5),
    .I2(ar_sum_8_7),
    .I3(ar_sum_8_5) 
);
defparam ar_sum_7_s1.INIT=16'h4B00;
  LUT4 ar_sum_6_s1 (
    .F(ar_sum_6_4),
    .I0(ar_sum_6_5),
    .I1(ar_sum_6_6),
    .I2(ar_sum_8_7),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_6_s1.INIT=16'hE1CC;
  LUT4 ar_sum_6_s2 (
    .F(ar_sum_6_5),
    .I0(ar_sum_6_7),
    .I1(ar_sum_4_6),
    .I2(ar_sum_3_5),
    .I3(ar_sum_3_9) 
);
defparam ar_sum_6_s2.INIT=16'h0100;
  LUT3 ar_sum_6_s3 (
    .F(ar_sum_6_6),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[7]),
    .I2(ar_sum_6_8) 
);
defparam ar_sum_6_s3.INIT=8'h70;
  LUT4 ar_sum_5_s1 (
    .F(ar_sum_5_4),
    .I0(ar_sum_4_6),
    .I1(ar_sum_4_9),
    .I2(ar_sum_6_7),
    .I3(ar_sum_8_5) 
);
defparam ar_sum_5_s1.INIT=16'h4B00;
  LUT4 ar_sum_4_s1 (
    .F(ar_sum_4_4),
    .I0(ar_sum_4_9),
    .I1(ar_sum_4_6),
    .I2(ar_sum_6_7),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_4_s1.INIT=16'hE1CC;
  LUT3 ar_sum_4_s3 (
    .F(ar_sum_4_6),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[5]),
    .I2(ar_sum_4_7) 
);
defparam ar_sum_4_s3.INIT=8'h70;
  LUT4 ar_sum_3_s1 (
    .F(ar_sum_3_4),
    .I0(ar_sum_3_5),
    .I1(ar_sum_4_6),
    .I2(ar_sum_3_9),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_3_s1.INIT=16'h93F0;
  LUT3 ar_sum_3_s2 (
    .F(ar_sum_3_5),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[4]),
    .I2(ar_sum_3_7) 
);
defparam ar_sum_3_s2.INIT=8'h70;
  LUT4 ar_sum_2_s1 (
    .F(ar_sum_2_4),
    .I0(ar_sum_2_5),
    .I1(ar_sum_2_6),
    .I2(ar_sum_3_5),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_2_s1.INIT=16'hD2CC;
  LUT3 ar_sum_2_s2 (
    .F(ar_sum_2_5),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[2]),
    .I2(ar_sum_2_7) 
);
defparam ar_sum_2_s2.INIT=8'h70;
  LUT3 ar_sum_2_s3 (
    .F(ar_sum_2_6),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[3]),
    .I2(ar_sum_2_8) 
);
defparam ar_sum_2_s3.INIT=8'h70;
  LUT4 eg_pre_fastar_9_s1 (
    .F(eg_pre_fastar_9_4),
    .I0(n152_18),
    .I1(ar_result[9]),
    .I2(eg_in_III[9]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_9_s1.INIT=16'h770F;
  LUT2 eg_pre_fastar_9_s2 (
    .F(eg_pre_fastar_9_5),
    .I0(attack_III),
    .I1(sum_in_III) 
);
defparam eg_pre_fastar_9_s2.INIT=4'h4;
  LUT4 eg_pre_fastar_8_s1 (
    .F(eg_pre_fastar_8_4),
    .I0(n152_18),
    .I1(ar_result[8]),
    .I2(eg_in_III[8]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_8_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_7_s1 (
    .F(eg_pre_fastar_7_4),
    .I0(n152_18),
    .I1(ar_result[7]),
    .I2(eg_in_III[7]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_7_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_6_s1 (
    .F(eg_pre_fastar_6_4),
    .I0(n152_18),
    .I1(ar_result[6]),
    .I2(eg_in_III[6]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_6_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_5_s1 (
    .F(eg_pre_fastar_5_4),
    .I0(n152_18),
    .I1(ar_result[5]),
    .I2(eg_in_III[5]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_5_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_4_s1 (
    .F(eg_pre_fastar_4_4),
    .I0(n152_18),
    .I1(ar_result[4]),
    .I2(eg_in_III[4]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_4_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_3_s1 (
    .F(eg_pre_fastar_3_4),
    .I0(n152_18),
    .I1(ar_result[3]),
    .I2(eg_in_III[3]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_3_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_2_s1 (
    .F(eg_pre_fastar_2_4),
    .I0(n152_18),
    .I1(ar_result[2]),
    .I2(eg_in_III[2]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_2_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_1_s1 (
    .F(eg_pre_fastar_1_4),
    .I0(n152_18),
    .I1(ar_result[1]),
    .I2(eg_in_III[1]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_1_s1.INIT=16'h770F;
  LUT4 eg_pre_fastar_0_s1 (
    .F(eg_pre_fastar_0_4),
    .I0(n152_18),
    .I1(ar_result[0]),
    .I2(eg_in_III[0]),
    .I3(sum_in_III) 
);
defparam eg_pre_fastar_0_s1.INIT=16'h770F;
  LUT4 ar_sum_8_s4 (
    .F(ar_sum_8_7),
    .I0(eg_in_III[8]),
    .I1(ar_sum_8_11),
    .I2(eg_in_III[9]),
    .I3(ar_sum_8_9) 
);
defparam ar_sum_8_s4.INIT=16'h0777;
  LUT3 ar_sum_6_s4 (
    .F(ar_sum_6_7),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[6]),
    .I2(ar_sum_6_9) 
);
defparam ar_sum_6_s4.INIT=8'h70;
  LUT4 ar_sum_6_s5 (
    .F(ar_sum_6_8),
    .I0(ar_sum_8_9),
    .I1(eg_in_III[8]),
    .I2(ar_sum_6_10),
    .I3(eg_in_III[9]) 
);
defparam ar_sum_6_s5.INIT=16'h7077;
  LUT4 ar_sum_4_s4 (
    .F(ar_sum_4_7),
    .I0(ar_sum_8_9),
    .I1(eg_in_III[6]),
    .I2(ar_sum_6_10),
    .I3(eg_in_III[7]) 
);
defparam ar_sum_4_s4.INIT=16'h7077;
  LUT4 ar_sum_3_s4 (
    .F(ar_sum_3_7),
    .I0(ar_sum_8_9),
    .I1(eg_in_III[5]),
    .I2(ar_sum_6_10),
    .I3(eg_in_III[6]) 
);
defparam ar_sum_3_s4.INIT=16'h7077;
  LUT4 ar_sum_2_s4 (
    .F(ar_sum_2_7),
    .I0(ar_sum_8_9),
    .I1(eg_in_III[3]),
    .I2(ar_sum_6_10),
    .I3(eg_in_III[4]) 
);
defparam ar_sum_2_s4.INIT=16'h7077;
  LUT4 ar_sum_2_s5 (
    .F(ar_sum_2_8),
    .I0(ar_sum_8_9),
    .I1(eg_in_III[4]),
    .I2(ar_sum_6_10),
    .I3(eg_in_III[5]) 
);
defparam ar_sum_2_s5.INIT=16'h7077;
  LUT4 ar_sum_8_s6 (
    .F(ar_sum_8_9),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[3]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam ar_sum_8_s6.INIT=16'h1800;
  LUT4 ar_sum_6_s6 (
    .F(ar_sum_6_9),
    .I0(ar_sum_8_9),
    .I1(eg_in_III[7]),
    .I2(ar_sum_6_10),
    .I3(eg_in_III[8]) 
);
defparam ar_sum_6_s6.INIT=16'h7077;
  LUT4 ar_sum_6_s7 (
    .F(ar_sum_6_10),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam ar_sum_6_s7.INIT=16'hF800;
  LUT4 ar_sum_3_s5 (
    .F(ar_sum_3_9),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[3]),
    .I2(ar_sum_2_8),
    .I3(ar_sum_2_5) 
);
defparam ar_sum_3_s5.INIT=16'h008F;
  LUT4 ar_sum_0_s2 (
    .F(ar_sum[0]),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[2]),
    .I2(ar_sum_2_7),
    .I3(ar_sum_7_7) 
);
defparam ar_sum_0_s2.INIT=16'h7000;
  LUT4 ar_sum_4_s5 (
    .F(ar_sum_4_9),
    .I0(ar_sum_8_11),
    .I1(eg_in_III[4]),
    .I2(ar_sum_3_7),
    .I3(ar_sum_3_9) 
);
defparam ar_sum_4_s5.INIT=16'h8F00;
  LUT4 ar_sum_8_s7 (
    .F(ar_sum_8_11),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam ar_sum_8_s7.INIT=16'hE000;
  LUT4 ar_sum_7_s3 (
    .F(ar_sum_7_7),
    .I0(rate_in_III[4]),
    .I1(rate_in_III[5]),
    .I2(step_III),
    .I3(ar_sum_8_5) 
);
defparam ar_sum_7_s3.INIT=16'h00F8;
  LUT3 dr_sum_2_s1 (
    .F(dr_sum[2]),
    .I0(rate_in_III[2]),
    .I1(rate_in_III[4]),
    .I2(rate_in_III[5]) 
);
defparam dr_sum_2_s1.INIT=8'h80;
  LUT3 dr_sum_3_s2 (
    .F(dr_sum[3]),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[4]),
    .I2(rate_in_III[5]) 
);
defparam dr_sum_3_s2.INIT=8'h80;
  LUT4 dr_sum_0_s5 (
    .F(dr_sum[0]),
    .I0(rate_in_III[3]),
    .I1(rate_in_III[2]),
    .I2(rate_in_III[4]),
    .I3(rate_in_III[5]) 
);
defparam dr_sum_0_s5.INIT=16'h8000;
  LUT4 ar_sum_9_s3 (
    .F(ar_sum[9]),
    .I0(ar_sum_8_4),
    .I1(ar_sum_8_5),
    .I2(eg_in_III[9]),
    .I3(ar_sum_8_11) 
);
defparam ar_sum_9_s3.INIT=16'h8000;
  LUT4 ar_sum_8_s8 (
    .F(ar_sum[8]),
    .I0(ar_sum_8_4),
    .I1(ar_sum_8_5),
    .I2(eg_in_III[9]),
    .I3(ar_sum_8_11) 
);
defparam ar_sum_8_s8.INIT=16'h6888;
  ALU dr_result_0_s (
    .SUM(dr_result[0]),
    .COUT(dr_result_0_3),
    .I0(dr_sum[0]),
    .I1(eg_in_III[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam dr_result_0_s.ALU_MODE=0;
  ALU dr_result_1_s (
    .SUM(dr_result[1]),
    .COUT(dr_result_1_3),
    .I0(dr_sum[1]),
    .I1(eg_in_III[1]),
    .I3(GND),
    .CIN(dr_result_0_3) 
);
defparam dr_result_1_s.ALU_MODE=0;
  ALU dr_result_2_s (
    .SUM(dr_result[2]),
    .COUT(dr_result_2_3),
    .I0(dr_sum[2]),
    .I1(eg_in_III[2]),
    .I3(GND),
    .CIN(dr_result_1_3) 
);
defparam dr_result_2_s.ALU_MODE=0;
  ALU dr_result_3_s (
    .SUM(dr_result[3]),
    .COUT(dr_result_3_3),
    .I0(dr_sum[3]),
    .I1(eg_in_III[3]),
    .I3(GND),
    .CIN(dr_result_2_3) 
);
defparam dr_result_3_s.ALU_MODE=0;
  ALU dr_result_4_s (
    .SUM(dr_result[4]),
    .COUT(dr_result_4_3),
    .I0(GND),
    .I1(eg_in_III[4]),
    .I3(GND),
    .CIN(dr_result_3_3) 
);
defparam dr_result_4_s.ALU_MODE=0;
  ALU dr_result_5_s (
    .SUM(dr_result[5]),
    .COUT(dr_result_5_3),
    .I0(GND),
    .I1(eg_in_III[5]),
    .I3(GND),
    .CIN(dr_result_4_3) 
);
defparam dr_result_5_s.ALU_MODE=0;
  ALU dr_result_6_s (
    .SUM(dr_result[6]),
    .COUT(dr_result_6_3),
    .I0(GND),
    .I1(eg_in_III[6]),
    .I3(GND),
    .CIN(dr_result_5_3) 
);
defparam dr_result_6_s.ALU_MODE=0;
  ALU dr_result_7_s (
    .SUM(dr_result[7]),
    .COUT(dr_result_7_3),
    .I0(GND),
    .I1(eg_in_III[7]),
    .I3(GND),
    .CIN(dr_result_6_3) 
);
defparam dr_result_7_s.ALU_MODE=0;
  ALU dr_result_8_s (
    .SUM(dr_result[8]),
    .COUT(dr_result_8_3),
    .I0(GND),
    .I1(eg_in_III[8]),
    .I3(GND),
    .CIN(dr_result_7_3) 
);
defparam dr_result_8_s.ALU_MODE=0;
  ALU dr_result_9_s (
    .SUM(dr_result[9]),
    .COUT(dr_result[10]),
    .I0(GND),
    .I1(eg_in_III[9]),
    .I3(GND),
    .CIN(dr_result_8_3) 
);
defparam dr_result_9_s.ALU_MODE=0;
  ALU ar_result_0_s (
    .SUM(ar_result[0]),
    .COUT(ar_result_0_3),
    .I0(eg_in_III[0]),
    .I1(ar_sum[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam ar_result_0_s.ALU_MODE=1;
  ALU ar_result_1_s (
    .SUM(ar_result[1]),
    .COUT(ar_result_1_3),
    .I0(eg_in_III[1]),
    .I1(ar_sum[1]),
    .I3(GND),
    .CIN(ar_result_0_3) 
);
defparam ar_result_1_s.ALU_MODE=1;
  ALU ar_result_2_s (
    .SUM(ar_result[2]),
    .COUT(ar_result_2_3),
    .I0(eg_in_III[2]),
    .I1(ar_sum[2]),
    .I3(GND),
    .CIN(ar_result_1_3) 
);
defparam ar_result_2_s.ALU_MODE=1;
  ALU ar_result_3_s (
    .SUM(ar_result[3]),
    .COUT(ar_result_3_3),
    .I0(eg_in_III[3]),
    .I1(ar_sum[3]),
    .I3(GND),
    .CIN(ar_result_2_3) 
);
defparam ar_result_3_s.ALU_MODE=1;
  ALU ar_result_4_s (
    .SUM(ar_result[4]),
    .COUT(ar_result_4_3),
    .I0(eg_in_III[4]),
    .I1(ar_sum[4]),
    .I3(GND),
    .CIN(ar_result_3_3) 
);
defparam ar_result_4_s.ALU_MODE=1;
  ALU ar_result_5_s (
    .SUM(ar_result[5]),
    .COUT(ar_result_5_3),
    .I0(eg_in_III[5]),
    .I1(ar_sum[5]),
    .I3(GND),
    .CIN(ar_result_4_3) 
);
defparam ar_result_5_s.ALU_MODE=1;
  ALU ar_result_6_s (
    .SUM(ar_result[6]),
    .COUT(ar_result_6_3),
    .I0(eg_in_III[6]),
    .I1(ar_sum[6]),
    .I3(GND),
    .CIN(ar_result_5_3) 
);
defparam ar_result_6_s.ALU_MODE=1;
  ALU ar_result_7_s (
    .SUM(ar_result[7]),
    .COUT(ar_result_7_3),
    .I0(eg_in_III[7]),
    .I1(ar_sum[7]),
    .I3(GND),
    .CIN(ar_result_6_3) 
);
defparam ar_result_7_s.ALU_MODE=1;
  ALU ar_result_8_s (
    .SUM(ar_result[8]),
    .COUT(ar_result_8_3),
    .I0(eg_in_III[8]),
    .I1(ar_sum[8]),
    .I3(GND),
    .CIN(ar_result_7_3) 
);
defparam ar_result_8_s.ALU_MODE=1;
  ALU ar_result_9_s (
    .SUM(ar_result[9]),
    .COUT(n152_18),
    .I0(eg_in_III[9]),
    .I1(ar_sum[9]),
    .I3(GND),
    .CIN(ar_result_8_3) 
);
defparam ar_result_9_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_pure_0 */
module jtopl_eg_final_0 (
  am_dep_Z,
  amen_IV,
  cenop_Z,
  eg_in_IV,
  tl_IV,
  block_IV,
  fnum_IV,
  trem_Z,
  ksl_IV,
  eg_limited_9_5,
  sum_eg_tl_am
)
;
input am_dep_Z;
input amen_IV;
input cenop_Z;
input [9:0] eg_in_IV;
input [5:0] tl_IV;
input [2:0] block_IV;
input [3:0] fnum_IV;
input [3:0] trem_Z;
input [1:0] ksl_IV;
output eg_limited_9_5;
output [9:0] sum_eg_tl_am;
wire ksl_base_0_226;
wire ksl_base_0_228;
wire ksl_base_0_230;
wire ksl_base_0_232;
wire n15_11;
wire n15_13;
wire n16_13;
wire ksl_dB_0_8;
wire ksl_dB_1_8;
wire ksl_dB_2_8;
wire ksl_dB_2_9;
wire ksl_dB_3_8;
wire ksl_dB_4_8;
wire ksl_dB_5_8;
wire ksl_dB_6_8;
wire ksl_dB_7_8;
wire ksl_dB_2_10;
wire eg_limited_9_6;
wire sum_eg_tl_am_0_2;
wire sum_eg_tl_am_1_2;
wire sum_eg_tl_am_2_2;
wire sum_eg_tl_am_3_2;
wire sum_eg_tl_am_4_2;
wire sum_eg_tl_am_5_2;
wire sum_eg_tl_am_6_2;
wire sum_eg_tl_am_7_2;
wire sum_eg_tl_am_8_2;
wire sum_eg_tl_am_9_2;
wire sum_eg_tl_am_10_2;
wire n69_2;
wire n69_3;
wire n68_2;
wire n68_3;
wire n67_2;
wire n67_3;
wire n66_2;
wire n66_3;
wire n65_2;
wire n65_3;
wire n64_2;
wire n64_3;
wire n63_2;
wire n62_6;
wire sum_eg_tl_1_3;
wire sum_eg_tl_2_3;
wire sum_eg_tl_3_3;
wire sum_eg_tl_4_3;
wire sum_eg_tl_5_3;
wire sum_eg_tl_6_3;
wire sum_eg_tl_7_3;
wire sum_eg_tl_8_3;
wire sum_eg_tl_9_3;
wire ksl_base_3_6;
wire ksl_base_4_6;
wire ksl_base_5_6;
wire n22_10;
wire [5:0] am_final;
wire [8:0] ksl_dB;
wire [10:10] sum_eg_tl_am_0;
wire [11:1] sum_eg_tl;
wire [6:3] ksl_base;
wire VCC;
wire GND;
  LUT4 ksl_base_0_s148 (
    .F(ksl_base_0_226),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s148.INIT=16'h3ABA;
  LUT4 ksl_base_0_s149 (
    .F(ksl_base_0_228),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s149.INIT=16'h6EEE;
  LUT4 ksl_base_0_s150 (
    .F(ksl_base_0_230),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s150.INIT=16'h7FFE;
  LUT4 ksl_base_0_s151 (
    .F(ksl_base_0_232),
    .I0(fnum_IV[3]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[1]),
    .I3(fnum_IV[0]) 
);
defparam ksl_base_0_s151.INIT=16'h8000;
  LUT3 am_final_0_s1 (
    .F(am_final[0]),
    .I0(am_dep_Z),
    .I1(amen_IV),
    .I2(trem_Z[0]) 
);
defparam am_final_0_s1.INIT=8'h40;
  LUT3 am_final_1_s1 (
    .F(am_final[1]),
    .I0(am_dep_Z),
    .I1(trem_Z[1]),
    .I2(amen_IV) 
);
defparam am_final_1_s1.INIT=8'h40;
  LUT4 am_final_2_s1 (
    .F(am_final[2]),
    .I0(trem_Z[2]),
    .I1(trem_Z[0]),
    .I2(am_dep_Z),
    .I3(amen_IV) 
);
defparam am_final_2_s1.INIT=16'hCA00;
  LUT4 am_final_3_s1 (
    .F(am_final[3]),
    .I0(trem_Z[1]),
    .I1(trem_Z[3]),
    .I2(am_dep_Z),
    .I3(amen_IV) 
);
defparam am_final_3_s1.INIT=16'hAC00;
  LUT3 am_final_4_s1 (
    .F(am_final[4]),
    .I0(amen_IV),
    .I1(am_dep_Z),
    .I2(trem_Z[2]) 
);
defparam am_final_4_s1.INIT=8'h80;
  LUT3 am_final_5_s1 (
    .F(am_final[5]),
    .I0(amen_IV),
    .I1(trem_Z[3]),
    .I2(am_dep_Z) 
);
defparam am_final_5_s1.INIT=8'h80;
  LUT4 ksl_dB_0_s2 (
    .F(ksl_dB[0]),
    .I0(ksl_IV[1]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_0_8) 
);
defparam ksl_dB_0_s2.INIT=16'h4000;
  LUT2 ksl_dB_1_s2 (
    .F(ksl_dB[1]),
    .I0(ksl_dB_1_8),
    .I1(n22_10) 
);
defparam ksl_dB_1_s2.INIT=4'h4;
  LUT4 ksl_dB_2_s2 (
    .F(ksl_dB[2]),
    .I0(ksl_dB_2_8),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_2_9) 
);
defparam ksl_dB_2_s2.INIT=16'h00D0;
  LUT4 ksl_dB_3_s2 (
    .F(ksl_dB[3]),
    .I0(ksl_base[3]),
    .I1(ksl_IV[1]),
    .I2(ksl_dB_3_8),
    .I3(n22_10) 
);
defparam ksl_dB_3_s2.INIT=16'hC200;
  LUT4 ksl_dB_4_s2 (
    .F(ksl_dB[4]),
    .I0(ksl_base[3]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_4_8) 
);
defparam ksl_dB_4_s2.INIT=16'h00E0;
  LUT4 ksl_dB_5_s2 (
    .F(ksl_dB[5]),
    .I0(ksl_base[4]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_5_8) 
);
defparam ksl_dB_5_s2.INIT=16'h00E0;
  LUT4 ksl_dB_6_s2 (
    .F(ksl_dB[6]),
    .I0(ksl_base[5]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_dB_6_8) 
);
defparam ksl_dB_6_s2.INIT=16'h00E0;
  LUT3 ksl_dB_7_s2 (
    .F(ksl_dB[7]),
    .I0(ksl_dB_7_8),
    .I1(ksl_IV[1]),
    .I2(n22_10) 
);
defparam ksl_dB_7_s2.INIT=8'h40;
  LUT4 ksl_dB_8_s2 (
    .F(ksl_dB[8]),
    .I0(ksl_IV[1]),
    .I1(ksl_IV[0]),
    .I2(n22_10),
    .I3(ksl_base[6]) 
);
defparam ksl_dB_8_s2.INIT=16'h8000;
  LUT3 n15_s5 (
    .F(n15_11),
    .I0(block_IV[0]),
    .I1(block_IV[1]),
    .I2(block_IV[2]) 
);
defparam n15_s5.INIT=8'h1E;
  LUT3 n15_s6 (
    .F(n15_13),
    .I0(block_IV[2]),
    .I1(block_IV[0]),
    .I2(block_IV[1]) 
);
defparam n15_s6.INIT=8'h01;
  LUT2 n16_s6 (
    .F(n16_13),
    .I0(block_IV[0]),
    .I1(block_IV[1]) 
);
defparam n16_s6.INIT=4'h6;
  LUT4 ksl_dB_0_s3 (
    .F(ksl_dB_0_8),
    .I0(fnum_IV[1]),
    .I1(fnum_IV[2]),
    .I2(fnum_IV[3]),
    .I3(fnum_IV[0]) 
);
defparam ksl_dB_0_s3.INIT=16'h0EE8;
  LUT4 ksl_dB_1_s3 (
    .F(ksl_dB_1_8),
    .I0(ksl_dB_2_8),
    .I1(ksl_dB_0_8),
    .I2(ksl_IV[1]),
    .I3(ksl_IV[0]) 
);
defparam ksl_dB_1_s3.INIT=16'hFA3F;
  LUT4 ksl_dB_2_s3 (
    .F(ksl_dB_2_8),
    .I0(fnum_IV[2]),
    .I1(fnum_IV[1]),
    .I2(fnum_IV[0]),
    .I3(fnum_IV[3]) 
);
defparam ksl_dB_2_s3.INIT=16'hC35F;
  LUT4 ksl_dB_2_s4 (
    .F(ksl_dB_2_9),
    .I0(ksl_dB_2_10),
    .I1(ksl_dB_0_8),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_2_s4.INIT=16'h305F;
  LUT4 ksl_dB_3_s3 (
    .F(ksl_dB_3_8),
    .I0(ksl_dB_2_10),
    .I1(ksl_dB_2_8),
    .I2(ksl_IV[1]),
    .I3(ksl_IV[0]) 
);
defparam ksl_dB_3_s3.INIT=16'h30AF;
  LUT4 ksl_dB_4_s3 (
    .F(ksl_dB_4_8),
    .I0(ksl_base[4]),
    .I1(ksl_dB_2_10),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_4_s3.INIT=16'h305F;
  LUT4 ksl_dB_5_s3 (
    .F(ksl_dB_5_8),
    .I0(ksl_base[5]),
    .I1(ksl_base[3]),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_5_s3.INIT=16'h305F;
  LUT4 ksl_dB_6_s3 (
    .F(ksl_dB_6_8),
    .I0(ksl_base[6]),
    .I1(ksl_base[4]),
    .I2(ksl_IV[0]),
    .I3(ksl_IV[1]) 
);
defparam ksl_dB_6_s3.INIT=16'h305F;
  LUT3 ksl_dB_7_s3 (
    .F(ksl_dB_7_8),
    .I0(ksl_base[6]),
    .I1(ksl_base[5]),
    .I2(ksl_IV[0]) 
);
defparam ksl_dB_7_s3.INIT=8'h35;
  LUT4 ksl_dB_2_s5 (
    .F(ksl_dB_2_10),
    .I0(fnum_IV[0]),
    .I1(fnum_IV[1]),
    .I2(fnum_IV[3]),
    .I3(fnum_IV[2]) 
);
defparam ksl_dB_2_s5.INIT=16'h7C88;
  LUT2 eg_limited_9_s2 (
    .F(eg_limited_9_5),
    .I0(eg_limited_9_6),
    .I1(cenop_Z) 
);
defparam eg_limited_9_s2.INIT=4'h4;
  LUT4 eg_limited_9_s3 (
    .F(eg_limited_9_6),
    .I0(sum_eg_tl_am_0[10]),
    .I1(GND),
    .I2(sum_eg_tl[11]),
    .I3(sum_eg_tl_am_10_2) 
);
defparam eg_limited_9_s3.INIT=16'h1441;
  ALU sum_eg_tl_am_0_s (
    .SUM(sum_eg_tl_am[0]),
    .COUT(sum_eg_tl_am_0_2),
    .I0(eg_in_IV[0]),
    .I1(am_final[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam sum_eg_tl_am_0_s.ALU_MODE=0;
  ALU sum_eg_tl_am_1_s (
    .SUM(sum_eg_tl_am[1]),
    .COUT(sum_eg_tl_am_1_2),
    .I0(sum_eg_tl[1]),
    .I1(am_final[1]),
    .I3(GND),
    .CIN(sum_eg_tl_am_0_2) 
);
defparam sum_eg_tl_am_1_s.ALU_MODE=0;
  ALU sum_eg_tl_am_2_s (
    .SUM(sum_eg_tl_am[2]),
    .COUT(sum_eg_tl_am_2_2),
    .I0(sum_eg_tl[2]),
    .I1(am_final[2]),
    .I3(GND),
    .CIN(sum_eg_tl_am_1_2) 
);
defparam sum_eg_tl_am_2_s.ALU_MODE=0;
  ALU sum_eg_tl_am_3_s (
    .SUM(sum_eg_tl_am[3]),
    .COUT(sum_eg_tl_am_3_2),
    .I0(sum_eg_tl[3]),
    .I1(am_final[3]),
    .I3(GND),
    .CIN(sum_eg_tl_am_2_2) 
);
defparam sum_eg_tl_am_3_s.ALU_MODE=0;
  ALU sum_eg_tl_am_4_s (
    .SUM(sum_eg_tl_am[4]),
    .COUT(sum_eg_tl_am_4_2),
    .I0(sum_eg_tl[4]),
    .I1(am_final[4]),
    .I3(GND),
    .CIN(sum_eg_tl_am_3_2) 
);
defparam sum_eg_tl_am_4_s.ALU_MODE=0;
  ALU sum_eg_tl_am_5_s (
    .SUM(sum_eg_tl_am[5]),
    .COUT(sum_eg_tl_am_5_2),
    .I0(sum_eg_tl[5]),
    .I1(am_final[5]),
    .I3(GND),
    .CIN(sum_eg_tl_am_4_2) 
);
defparam sum_eg_tl_am_5_s.ALU_MODE=0;
  ALU sum_eg_tl_am_6_s (
    .SUM(sum_eg_tl_am[6]),
    .COUT(sum_eg_tl_am_6_2),
    .I0(sum_eg_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_5_2) 
);
defparam sum_eg_tl_am_6_s.ALU_MODE=0;
  ALU sum_eg_tl_am_7_s (
    .SUM(sum_eg_tl_am[7]),
    .COUT(sum_eg_tl_am_7_2),
    .I0(sum_eg_tl[7]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_6_2) 
);
defparam sum_eg_tl_am_7_s.ALU_MODE=0;
  ALU sum_eg_tl_am_8_s (
    .SUM(sum_eg_tl_am[8]),
    .COUT(sum_eg_tl_am_8_2),
    .I0(sum_eg_tl[8]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_7_2) 
);
defparam sum_eg_tl_am_8_s.ALU_MODE=0;
  ALU sum_eg_tl_am_9_s (
    .SUM(sum_eg_tl_am[9]),
    .COUT(sum_eg_tl_am_9_2),
    .I0(sum_eg_tl[9]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_8_2) 
);
defparam sum_eg_tl_am_9_s.ALU_MODE=0;
  ALU sum_eg_tl_am_10_s (
    .SUM(sum_eg_tl_am_0[10]),
    .COUT(sum_eg_tl_am_10_2),
    .I0(sum_eg_tl[10]),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_am_9_2) 
);
defparam sum_eg_tl_am_10_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_2),
    .COUT(n69_3),
    .I0(tl_IV[0]),
    .I1(ksl_dB[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_2),
    .COUT(n68_3),
    .I0(tl_IV[1]),
    .I1(ksl_dB[3]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_2),
    .COUT(n67_3),
    .I0(tl_IV[2]),
    .I1(ksl_dB[4]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_2),
    .COUT(n66_3),
    .I0(tl_IV[3]),
    .I1(ksl_dB[5]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_2),
    .COUT(n65_3),
    .I0(tl_IV[4]),
    .I1(ksl_dB[6]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_2),
    .COUT(n64_3),
    .I0(tl_IV[5]),
    .I1(ksl_dB[7]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_2),
    .COUT(n62_6),
    .I0(GND),
    .I1(ksl_dB[8]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n63_s.ALU_MODE=0;
  ALU sum_eg_tl_1_s (
    .SUM(sum_eg_tl[1]),
    .COUT(sum_eg_tl_1_3),
    .I0(ksl_dB[0]),
    .I1(eg_in_IV[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam sum_eg_tl_1_s.ALU_MODE=0;
  ALU sum_eg_tl_2_s (
    .SUM(sum_eg_tl[2]),
    .COUT(sum_eg_tl_2_3),
    .I0(ksl_dB[1]),
    .I1(eg_in_IV[2]),
    .I3(GND),
    .CIN(sum_eg_tl_1_3) 
);
defparam sum_eg_tl_2_s.ALU_MODE=0;
  ALU sum_eg_tl_3_s (
    .SUM(sum_eg_tl[3]),
    .COUT(sum_eg_tl_3_3),
    .I0(n69_2),
    .I1(eg_in_IV[3]),
    .I3(GND),
    .CIN(sum_eg_tl_2_3) 
);
defparam sum_eg_tl_3_s.ALU_MODE=0;
  ALU sum_eg_tl_4_s (
    .SUM(sum_eg_tl[4]),
    .COUT(sum_eg_tl_4_3),
    .I0(n68_2),
    .I1(eg_in_IV[4]),
    .I3(GND),
    .CIN(sum_eg_tl_3_3) 
);
defparam sum_eg_tl_4_s.ALU_MODE=0;
  ALU sum_eg_tl_5_s (
    .SUM(sum_eg_tl[5]),
    .COUT(sum_eg_tl_5_3),
    .I0(n67_2),
    .I1(eg_in_IV[5]),
    .I3(GND),
    .CIN(sum_eg_tl_4_3) 
);
defparam sum_eg_tl_5_s.ALU_MODE=0;
  ALU sum_eg_tl_6_s (
    .SUM(sum_eg_tl[6]),
    .COUT(sum_eg_tl_6_3),
    .I0(n66_2),
    .I1(eg_in_IV[6]),
    .I3(GND),
    .CIN(sum_eg_tl_5_3) 
);
defparam sum_eg_tl_6_s.ALU_MODE=0;
  ALU sum_eg_tl_7_s (
    .SUM(sum_eg_tl[7]),
    .COUT(sum_eg_tl_7_3),
    .I0(n65_2),
    .I1(eg_in_IV[7]),
    .I3(GND),
    .CIN(sum_eg_tl_6_3) 
);
defparam sum_eg_tl_7_s.ALU_MODE=0;
  ALU sum_eg_tl_8_s (
    .SUM(sum_eg_tl[8]),
    .COUT(sum_eg_tl_8_3),
    .I0(n64_2),
    .I1(eg_in_IV[8]),
    .I3(GND),
    .CIN(sum_eg_tl_7_3) 
);
defparam sum_eg_tl_8_s.ALU_MODE=0;
  ALU sum_eg_tl_9_s (
    .SUM(sum_eg_tl[9]),
    .COUT(sum_eg_tl_9_3),
    .I0(n63_2),
    .I1(eg_in_IV[9]),
    .I3(GND),
    .CIN(sum_eg_tl_8_3) 
);
defparam sum_eg_tl_9_s.ALU_MODE=0;
  ALU sum_eg_tl_10_s (
    .SUM(sum_eg_tl[10]),
    .COUT(sum_eg_tl[11]),
    .I0(n62_6),
    .I1(GND),
    .I3(GND),
    .CIN(sum_eg_tl_9_3) 
);
defparam sum_eg_tl_10_s.ALU_MODE=0;
  ALU ksl_base_3_s1 (
    .SUM(ksl_base[3]),
    .COUT(ksl_base_3_6),
    .I0(ksl_base_0_226),
    .I1(block_IV[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam ksl_base_3_s1.ALU_MODE=1;
  ALU ksl_base_4_s1 (
    .SUM(ksl_base[4]),
    .COUT(ksl_base_4_6),
    .I0(ksl_base_0_228),
    .I1(n16_13),
    .I3(GND),
    .CIN(ksl_base_3_6) 
);
defparam ksl_base_4_s1.ALU_MODE=1;
  ALU ksl_base_5_s1 (
    .SUM(ksl_base[5]),
    .COUT(ksl_base_5_6),
    .I0(ksl_base_0_230),
    .I1(n15_11),
    .I3(GND),
    .CIN(ksl_base_4_6) 
);
defparam ksl_base_5_s1.ALU_MODE=1;
  ALU ksl_base_6_s0 (
    .SUM(ksl_base[6]),
    .COUT(n22_10),
    .I0(ksl_base_0_232),
    .I1(n15_13),
    .I3(GND),
    .CIN(ksl_base_5_6) 
);
defparam ksl_base_6_s0.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_final_0 */
module jtopl_eg_comb_0 (
  keyon_I_Z,
  keyon_last_I,
  rhy_oen_Z,
  cnt_in_II,
  cenop_Z,
  ksr_II,
  attack_II,
  am_dep_Z,
  amen_IV,
  attack_III,
  step_III,
  sum_in_III,
  sl_I,
  eg_in_I,
  rrate_I,
  state_in_I,
  drate_I,
  arate_I,
  shift_out,
  base_rate_II,
  keycode_II_Z,
  eg_cnt_Z,
  eg_in_IV,
  tl_IV,
  block_IV,
  fnum_IV,
  trem_Z,
  ksl_IV,
  eg_in_III,
  rate_in_III,
  sum_out_II,
  step_3,
  cnt_lsb_II,
  n118_53,
  rate_5_10,
  eg_limited_9_5,
  eg_pure_9_3,
  base_rate_I,
  state_next_I,
  pre_rate,
  sum_eg_tl_am,
  eg_pre_fastar
)
;
input keyon_I_Z;
input keyon_last_I;
input rhy_oen_Z;
input cnt_in_II;
input cenop_Z;
input ksr_II;
input attack_II;
input am_dep_Z;
input amen_IV;
input attack_III;
input step_III;
input sum_in_III;
input [3:0] sl_I;
input [9:0] eg_in_I;
input [3:0] rrate_I;
input [2:0] state_in_I;
input [3:0] drate_I;
input [3:0] arate_I;
input [29:29] shift_out;
input [4:0] base_rate_II;
input [3:1] keycode_II_Z;
input [13:0] eg_cnt_Z;
input [9:0] eg_in_IV;
input [5:0] tl_IV;
input [2:0] block_IV;
input [3:0] fnum_IV;
input [3:0] trem_Z;
input [1:0] ksl_IV;
input [9:0] eg_in_III;
input [5:1] rate_in_III;
output sum_out_II;
output step_3;
output cnt_lsb_II;
output n118_53;
output rate_5_10;
output eg_limited_9_5;
output eg_pure_9_3;
output [4:0] base_rate_I;
output [2:0] state_next_I;
output [5:1] pre_rate;
output [9:0] sum_eg_tl_am;
output [9:0] eg_pre_fastar;
wire VCC;
wire GND;
  jtopl_eg_ctrl_0 u_ctrl (
    .keyon_I_Z(keyon_I_Z),
    .keyon_last_I(keyon_last_I),
    .rhy_oen_Z(rhy_oen_Z),
    .sl_I(sl_I[3:0]),
    .eg_in_I(eg_in_I[9:0]),
    .rrate_I(rrate_I[3:0]),
    .state_in_I(state_in_I[2:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .shift_out(shift_out[29]),
    .base_rate_I(base_rate_I[4:0]),
    .state_next_I(state_next_I[2:0])
);
  jtopl_eg_step_0 u_step (
    .cnt_in_II(cnt_in_II),
    .cenop_Z(cenop_Z),
    .ksr_II(ksr_II),
    .attack_II(attack_II),
    .base_rate_II(base_rate_II[4:0]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .eg_cnt_Z(eg_cnt_Z[13:0]),
    .sum_out_II(sum_out_II),
    .step_3(step_3),
    .cnt_lsb_II(cnt_lsb_II),
    .n118_53(n118_53),
    .rate_5_10(rate_5_10),
    .pre_rate(pre_rate[5:1])
);
  jtopl_eg_pure_0 u_pure (
    .cenop_Z(cenop_Z),
    .attack_III(attack_III),
    .step_III(step_III),
    .sum_in_III(sum_in_III),
    .eg_in_III(eg_in_III[9:0]),
    .rate_in_III(rate_in_III[5:1]),
    .eg_pure_9_3(eg_pure_9_3),
    .eg_pre_fastar(eg_pre_fastar[9:0])
);
  jtopl_eg_final_0 u_final (
    .am_dep_Z(am_dep_Z),
    .amen_IV(amen_IV),
    .cenop_Z(cenop_Z),
    .eg_in_IV(eg_in_IV[9:0]),
    .tl_IV(tl_IV[5:0]),
    .block_IV(block_IV[2:0]),
    .fnum_IV(fnum_IV[3:0]),
    .trem_Z(trem_Z[3:0]),
    .ksl_IV(ksl_IV[1:0]),
    .eg_limited_9_5(eg_limited_9_5),
    .sum_eg_tl_am(sum_eg_tl_am[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_comb_0 */
module jtopl_sh_7 (
  clk_14m_d,
  cenop_Z,
  cnt_lsb_II,
  cnt_in_II
)
;
input clk_14m_d;
input cenop_Z;
input cnt_lsb_II;
output cnt_in_II;
wire [16:0] \bits[0] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(cnt_lsb_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(cnt_in_II),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_7 */
module jtopl_sh_8 (
  clk_14m_d,
  cenop_Z,
  fnum_I,
  fnum_IV
)
;
input clk_14m_d;
input cenop_Z;
input [9:6] fnum_I;
output [3:0] fnum_IV;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(fnum_I[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(fnum_IV[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(fnum_I[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(fnum_IV[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(fnum_I[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(fnum_IV[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(fnum_I[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(fnum_IV[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_8 */
module jtopl_sh_9 (
  clk_14m_d,
  cenop_Z,
  keycode_II_Z,
  block_IV
)
;
input clk_14m_d;
input cenop_Z;
input [3:1] keycode_II_Z;
output [2:0] block_IV;
wire [1:1] \bits[0] ;
wire [1:1] \bits[1] ;
wire [1:1] \bits[2] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(keycode_II_Z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(block_IV[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(keycode_II_Z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(block_IV[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(keycode_II_Z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(block_IV[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_9 */
module jtopl_sh_rst_8 (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  eg_in_IV,
  eg_in_I
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [9:0] eg_in_IV;
output [9:0] eg_in_I;
wire [13:0] \bits[0] ;
wire [13:0] \bits[1] ;
wire [13:0] \bits[2] ;
wire [13:0] \bits[3] ;
wire [13:0] \bits[4] ;
wire [13:0] \bits[5] ;
wire [13:0] \bits[6] ;
wire [13:0] \bits[7] ;
wire [13:0] \bits[8] ;
wire [13:0] \bits[9] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(eg_in_IV[0]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(eg_in_I[1]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(eg_in_IV[1]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(eg_in_I[2]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(eg_in_IV[2]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_14_s0  (
    .Q(eg_in_I[3]),
    .D(\bits[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_13_s0  (
    .Q(\bits[3] [13]),
    .D(\bits[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_12_s0  (
    .Q(\bits[3] [12]),
    .D(\bits[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_11_s0  (
    .Q(\bits[3] [11]),
    .D(\bits[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_10_s0  (
    .Q(\bits[3] [10]),
    .D(\bits[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_9_s0  (
    .Q(\bits[3] [9]),
    .D(\bits[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_8_s0  (
    .Q(\bits[3] [8]),
    .D(\bits[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_7_s0  (
    .Q(\bits[3] [7]),
    .D(\bits[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_6_s0  (
    .Q(\bits[3] [6]),
    .D(\bits[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_5_s0  (
    .Q(\bits[3] [5]),
    .D(\bits[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_4_s0  (
    .Q(\bits[3] [4]),
    .D(\bits[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_3_s0  (
    .Q(\bits[3] [3]),
    .D(\bits[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(\bits[3] [2]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(eg_in_IV[3]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_14_s0  (
    .Q(eg_in_I[4]),
    .D(\bits[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_13_s0  (
    .Q(\bits[4] [13]),
    .D(\bits[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_12_s0  (
    .Q(\bits[4] [12]),
    .D(\bits[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_11_s0  (
    .Q(\bits[4] [11]),
    .D(\bits[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_10_s0  (
    .Q(\bits[4] [10]),
    .D(\bits[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_9_s0  (
    .Q(\bits[4] [9]),
    .D(\bits[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_8_s0  (
    .Q(\bits[4] [8]),
    .D(\bits[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_7_s0  (
    .Q(\bits[4] [7]),
    .D(\bits[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_6_s0  (
    .Q(\bits[4] [6]),
    .D(\bits[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_5_s0  (
    .Q(\bits[4] [5]),
    .D(\bits[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_4_s0  (
    .Q(\bits[4] [4]),
    .D(\bits[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_3_s0  (
    .Q(\bits[4] [3]),
    .D(\bits[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(\bits[4] [2]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(eg_in_IV[4]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_14_s0  (
    .Q(eg_in_I[5]),
    .D(\bits[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_13_s0  (
    .Q(\bits[5] [13]),
    .D(\bits[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_12_s0  (
    .Q(\bits[5] [12]),
    .D(\bits[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_11_s0  (
    .Q(\bits[5] [11]),
    .D(\bits[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_10_s0  (
    .Q(\bits[5] [10]),
    .D(\bits[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_9_s0  (
    .Q(\bits[5] [9]),
    .D(\bits[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_8_s0  (
    .Q(\bits[5] [8]),
    .D(\bits[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_7_s0  (
    .Q(\bits[5] [7]),
    .D(\bits[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_6_s0  (
    .Q(\bits[5] [6]),
    .D(\bits[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_5_s0  (
    .Q(\bits[5] [5]),
    .D(\bits[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_4_s0  (
    .Q(\bits[5] [4]),
    .D(\bits[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_3_s0  (
    .Q(\bits[5] [3]),
    .D(\bits[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(\bits[5] [2]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(eg_in_IV[5]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_14_s0  (
    .Q(eg_in_I[6]),
    .D(\bits[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_13_s0  (
    .Q(\bits[6] [13]),
    .D(\bits[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_12_s0  (
    .Q(\bits[6] [12]),
    .D(\bits[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_11_s0  (
    .Q(\bits[6] [11]),
    .D(\bits[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_10_s0  (
    .Q(\bits[6] [10]),
    .D(\bits[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_9_s0  (
    .Q(\bits[6] [9]),
    .D(\bits[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_8_s0  (
    .Q(\bits[6] [8]),
    .D(\bits[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_7_s0  (
    .Q(\bits[6] [7]),
    .D(\bits[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_6_s0  (
    .Q(\bits[6] [6]),
    .D(\bits[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_5_s0  (
    .Q(\bits[6] [5]),
    .D(\bits[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_4_s0  (
    .Q(\bits[6] [4]),
    .D(\bits[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_3_s0  (
    .Q(\bits[6] [3]),
    .D(\bits[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(\bits[6] [2]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(eg_in_IV[6]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_14_s0  (
    .Q(eg_in_I[7]),
    .D(\bits[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_13_s0  (
    .Q(\bits[7] [13]),
    .D(\bits[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_12_s0  (
    .Q(\bits[7] [12]),
    .D(\bits[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_11_s0  (
    .Q(\bits[7] [11]),
    .D(\bits[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_10_s0  (
    .Q(\bits[7] [10]),
    .D(\bits[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_9_s0  (
    .Q(\bits[7] [9]),
    .D(\bits[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_8_s0  (
    .Q(\bits[7] [8]),
    .D(\bits[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_7_s0  (
    .Q(\bits[7] [7]),
    .D(\bits[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_6_s0  (
    .Q(\bits[7] [6]),
    .D(\bits[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_5_s0  (
    .Q(\bits[7] [5]),
    .D(\bits[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_4_s0  (
    .Q(\bits[7] [4]),
    .D(\bits[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_3_s0  (
    .Q(\bits[7] [3]),
    .D(\bits[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(\bits[7] [2]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(eg_in_IV[7]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_14_s0  (
    .Q(eg_in_I[8]),
    .D(\bits[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_13_s0  (
    .Q(\bits[8] [13]),
    .D(\bits[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_12_s0  (
    .Q(\bits[8] [12]),
    .D(\bits[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_11_s0  (
    .Q(\bits[8] [11]),
    .D(\bits[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_10_s0  (
    .Q(\bits[8] [10]),
    .D(\bits[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_9_s0  (
    .Q(\bits[8] [9]),
    .D(\bits[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_8_s0  (
    .Q(\bits[8] [8]),
    .D(\bits[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_7_s0  (
    .Q(\bits[8] [7]),
    .D(\bits[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_6_s0  (
    .Q(\bits[8] [6]),
    .D(\bits[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_5_s0  (
    .Q(\bits[8] [5]),
    .D(\bits[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_4_s0  (
    .Q(\bits[8] [4]),
    .D(\bits[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_3_s0  (
    .Q(\bits[8] [3]),
    .D(\bits[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(\bits[8] [2]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(eg_in_IV[8]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_14_s0  (
    .Q(eg_in_I[9]),
    .D(\bits[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_13_s0  (
    .Q(\bits[9] [13]),
    .D(\bits[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_12_s0  (
    .Q(\bits[9] [12]),
    .D(\bits[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_11_s0  (
    .Q(\bits[9] [11]),
    .D(\bits[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_10_s0  (
    .Q(\bits[9] [10]),
    .D(\bits[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_9_s0  (
    .Q(\bits[9] [9]),
    .D(\bits[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_8_s0  (
    .Q(\bits[9] [8]),
    .D(\bits[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_7_s0  (
    .Q(\bits[9] [7]),
    .D(\bits[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_6_s0  (
    .Q(\bits[9] [6]),
    .D(\bits[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_5_s0  (
    .Q(\bits[9] [5]),
    .D(\bits[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_4_s0  (
    .Q(\bits[9] [4]),
    .D(\bits[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_3_s0  (
    .Q(\bits[9] [3]),
    .D(\bits[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(\bits[9] [2]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(eg_in_IV[9]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(eg_in_I[0]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_8 */
module jtopl_sh_rst_9 (
  clk_14m_d,
  cenop_Z,
  din_mx_0_4,
  state_next_I,
  state_in_I
)
;
input clk_14m_d;
input cenop_Z;
input din_mx_0_4;
input [2:0] state_next_I;
output [2:0] state_in_I;
wire [16:0] \bits[0] ;
wire [16:0] \bits[1] ;
wire [16:0] \bits[2] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(state_next_I[0]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_17_s0  (
    .Q(state_in_I[1]),
    .D(\bits[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_16_s0  (
    .Q(\bits[1] [16]),
    .D(\bits[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_15_s0  (
    .Q(\bits[1] [15]),
    .D(\bits[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_14_s0  (
    .Q(\bits[1] [14]),
    .D(\bits[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_13_s0  (
    .Q(\bits[1] [13]),
    .D(\bits[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_12_s0  (
    .Q(\bits[1] [12]),
    .D(\bits[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_11_s0  (
    .Q(\bits[1] [11]),
    .D(\bits[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_10_s0  (
    .Q(\bits[1] [10]),
    .D(\bits[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_9_s0  (
    .Q(\bits[1] [9]),
    .D(\bits[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_8_s0  (
    .Q(\bits[1] [8]),
    .D(\bits[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_7_s0  (
    .Q(\bits[1] [7]),
    .D(\bits[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_6_s0  (
    .Q(\bits[1] [6]),
    .D(\bits[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_5_s0  (
    .Q(\bits[1] [5]),
    .D(\bits[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_4_s0  (
    .Q(\bits[1] [4]),
    .D(\bits[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_3_s0  (
    .Q(\bits[1] [3]),
    .D(\bits[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(\bits[1] [2]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(state_next_I[1]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_17_s0  (
    .Q(state_in_I[2]),
    .D(\bits[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_16_s0  (
    .Q(\bits[2] [16]),
    .D(\bits[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_15_s0  (
    .Q(\bits[2] [15]),
    .D(\bits[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_14_s0  (
    .Q(\bits[2] [14]),
    .D(\bits[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_13_s0  (
    .Q(\bits[2] [13]),
    .D(\bits[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_12_s0  (
    .Q(\bits[2] [12]),
    .D(\bits[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_11_s0  (
    .Q(\bits[2] [11]),
    .D(\bits[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_10_s0  (
    .Q(\bits[2] [10]),
    .D(\bits[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_9_s0  (
    .Q(\bits[2] [9]),
    .D(\bits[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_8_s0  (
    .Q(\bits[2] [8]),
    .D(\bits[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_7_s0  (
    .Q(\bits[2] [7]),
    .D(\bits[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_6_s0  (
    .Q(\bits[2] [6]),
    .D(\bits[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_5_s0  (
    .Q(\bits[2] [5]),
    .D(\bits[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_4_s0  (
    .Q(\bits[2] [4]),
    .D(\bits[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_3_s0  (
    .Q(\bits[2] [3]),
    .D(\bits[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(\bits[2] [2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(state_next_I[2]),
    .CLK(clk_14m_d),
    .SET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(state_in_I[0]),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_9 */
module jtopl_sh_rst_10 (
  clk_14m_d,
  cenop_Z,
  keyon_I_Z,
  din_mx_0_4,
  keyon_last_I
)
;
input clk_14m_d;
input cenop_Z;
input keyon_I_Z;
input din_mx_0_4;
output keyon_last_I;
wire [16:0] \bits[0] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_16_s0  (
    .Q(\bits[0] [16]),
    .D(\bits[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_15_s0  (
    .Q(\bits[0] [15]),
    .D(\bits[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_14_s0  (
    .Q(\bits[0] [14]),
    .D(\bits[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_13_s0  (
    .Q(\bits[0] [13]),
    .D(\bits[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_12_s0  (
    .Q(\bits[0] [12]),
    .D(\bits[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_11_s0  (
    .Q(\bits[0] [11]),
    .D(\bits[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_10_s0  (
    .Q(\bits[0] [10]),
    .D(\bits[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_9_s0  (
    .Q(\bits[0] [9]),
    .D(\bits[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_8_s0  (
    .Q(\bits[0] [8]),
    .D(\bits[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_7_s0  (
    .Q(\bits[0] [7]),
    .D(\bits[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_6_s0  (
    .Q(\bits[0] [6]),
    .D(\bits[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_5_s0  (
    .Q(\bits[0] [5]),
    .D(\bits[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_4_s0  (
    .Q(\bits[0] [4]),
    .D(\bits[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_3_s0  (
    .Q(\bits[0] [3]),
    .D(\bits[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(\bits[0] [2]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(keyon_I_Z),
    .CLK(clk_14m_d),
    .RESET(din_mx_0_4),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_17_s0  (
    .Q(keyon_last_I),
    .D(\bits[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_rst_10 */
module jtopl_eg_0 (
  clk_14m_d,
  cenop_Z,
  pre_keyon,
  rhyon_csr,
  rhy_oen_Z,
  audio_mclk_d,
  n6_7,
  zero,
  din_mx_0_4,
  keyon_I_Z,
  ksr_II,
  am_dep_Z,
  amen_IV,
  fnum_I,
  keycode_II_Z,
  sl_I,
  rrate_I,
  drate_I,
  arate_I,
  shift_out,
  tl_IV,
  trem_Z,
  ksl_IV,
  pg_rst_II_Z,
  eg_V_Z
)
;
input clk_14m_d;
input cenop_Z;
input pre_keyon;
input rhyon_csr;
input rhy_oen_Z;
input audio_mclk_d;
input n6_7;
input zero;
input din_mx_0_4;
input keyon_I_Z;
input ksr_II;
input am_dep_Z;
input amen_IV;
input [9:6] fnum_I;
input [3:1] keycode_II_Z;
input [3:0] sl_I;
input [3:0] rrate_I;
input [3:0] drate_I;
input [3:0] arate_I;
input [29:29] shift_out;
input [5:0] tl_IV;
input [3:0] trem_Z;
input [1:0] ksl_IV;
output pg_rst_II_Z;
output [9:0] eg_V_Z;
wire pg_rst_I;
wire attack_II;
wire attack_III;
wire step_III;
wire sum_in_III;
wire sum_out_II;
wire step_3;
wire cnt_lsb_II;
wire n118_53;
wire rate_5_10;
wire eg_limited_9_5;
wire eg_pure_9_3;
wire cnt_in_II;
wire keyon_last_I;
wire [9:0] eg_in_II;
wire [4:0] base_rate_II;
wire [9:0] eg_in_III;
wire [5:1] rate_in_III;
wire [9:0] eg_in_IV;
wire [13:0] eg_cnt_Z;
wire [4:0] base_rate_I;
wire [2:0] state_next_I;
wire [5:1] pre_rate;
wire [9:0] sum_eg_tl_am;
wire [9:0] eg_pre_fastar;
wire [3:0] fnum_IV;
wire [2:0] block_IV;
wire [9:0] eg_in_I;
wire [2:0] state_in_I;
wire VCC;
wire GND;
  LUT4 pg_rst_I_s0 (
    .F(pg_rst_I),
    .I0(keyon_last_I),
    .I1(pre_keyon),
    .I2(rhyon_csr),
    .I3(rhy_oen_Z) 
);
defparam pg_rst_I_s0.INIT=16'h5044;
  DFFRE eg_in_II_8_s0 (
    .Q(eg_in_II[8]),
    .D(eg_in_I[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_7_s0 (
    .Q(eg_in_II[7]),
    .D(eg_in_I[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_6_s0 (
    .Q(eg_in_II[6]),
    .D(eg_in_I[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_5_s0 (
    .Q(eg_in_II[5]),
    .D(eg_in_I[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_4_s0 (
    .Q(eg_in_II[4]),
    .D(eg_in_I[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_3_s0 (
    .Q(eg_in_II[3]),
    .D(eg_in_I[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_2_s0 (
    .Q(eg_in_II[2]),
    .D(eg_in_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_1_s0 (
    .Q(eg_in_II[1]),
    .D(eg_in_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_0_s0 (
    .Q(eg_in_II[0]),
    .D(eg_in_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE attack_II_s0 (
    .Q(attack_II),
    .D(state_next_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_4_s0 (
    .Q(base_rate_II[4]),
    .D(base_rate_I[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_3_s0 (
    .Q(base_rate_II[3]),
    .D(base_rate_I[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_2_s0 (
    .Q(base_rate_II[2]),
    .D(base_rate_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_1_s0 (
    .Q(base_rate_II[1]),
    .D(base_rate_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE base_rate_II_0_s0 (
    .Q(base_rate_II[0]),
    .D(base_rate_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE pg_rst_II_s0 (
    .Q(pg_rst_II_Z),
    .D(pg_rst_I),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_9_s0 (
    .Q(eg_in_III[9]),
    .D(eg_in_II[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_8_s0 (
    .Q(eg_in_III[8]),
    .D(eg_in_II[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_7_s0 (
    .Q(eg_in_III[7]),
    .D(eg_in_II[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_6_s0 (
    .Q(eg_in_III[6]),
    .D(eg_in_II[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_5_s0 (
    .Q(eg_in_III[5]),
    .D(eg_in_II[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_4_s0 (
    .Q(eg_in_III[4]),
    .D(eg_in_II[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_3_s0 (
    .Q(eg_in_III[3]),
    .D(eg_in_II[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_2_s0 (
    .Q(eg_in_III[2]),
    .D(eg_in_II[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_1_s0 (
    .Q(eg_in_III[1]),
    .D(eg_in_II[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_III_0_s0 (
    .Q(eg_in_III[0]),
    .D(eg_in_II[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE attack_III_s0 (
    .Q(attack_III),
    .D(attack_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_5_s0 (
    .Q(rate_in_III[5]),
    .D(pre_rate[5]),
    .CLK(clk_14m_d),
    .SET(rate_5_10),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_4_s0 (
    .Q(rate_in_III[4]),
    .D(pre_rate[4]),
    .CLK(clk_14m_d),
    .SET(rate_5_10),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_3_s0 (
    .Q(rate_in_III[3]),
    .D(pre_rate[3]),
    .CLK(clk_14m_d),
    .SET(rate_5_10),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_2_s0 (
    .Q(rate_in_III[2]),
    .D(pre_rate[2]),
    .CLK(clk_14m_d),
    .SET(rate_5_10),
    .CE(cenop_Z) 
);
  DFFSE rate_in_III_1_s0 (
    .Q(rate_in_III[1]),
    .D(pre_rate[1]),
    .CLK(clk_14m_d),
    .SET(rate_5_10),
    .CE(cenop_Z) 
);
  DFFRE step_III_s0 (
    .Q(step_III),
    .D(n118_53),
    .CLK(clk_14m_d),
    .RESET(step_3),
    .CE(cenop_Z) 
);
  DFFRE sum_in_III_s0 (
    .Q(sum_in_III),
    .D(sum_out_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_9_s0 (
    .Q(eg_in_IV[9]),
    .D(eg_pre_fastar[9]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_8_s0 (
    .Q(eg_in_IV[8]),
    .D(eg_pre_fastar[8]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_7_s0 (
    .Q(eg_in_IV[7]),
    .D(eg_pre_fastar[7]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_6_s0 (
    .Q(eg_in_IV[6]),
    .D(eg_pre_fastar[6]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_5_s0 (
    .Q(eg_in_IV[5]),
    .D(eg_pre_fastar[5]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_4_s0 (
    .Q(eg_in_IV[4]),
    .D(eg_pre_fastar[4]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_3_s0 (
    .Q(eg_in_IV[3]),
    .D(eg_pre_fastar[3]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_2_s0 (
    .Q(eg_in_IV[2]),
    .D(eg_pre_fastar[2]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_1_s0 (
    .Q(eg_in_IV[1]),
    .D(eg_pre_fastar[1]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFRE eg_in_IV_0_s0 (
    .Q(eg_in_IV[0]),
    .D(eg_pre_fastar[0]),
    .CLK(clk_14m_d),
    .RESET(eg_pure_9_3),
    .CE(cenop_Z) 
);
  DFFSE eg_V_9_s0 (
    .Q(eg_V_Z[9]),
    .D(sum_eg_tl_am[9]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_8_s0 (
    .Q(eg_V_Z[8]),
    .D(sum_eg_tl_am[8]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_7_s0 (
    .Q(eg_V_Z[7]),
    .D(sum_eg_tl_am[7]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_6_s0 (
    .Q(eg_V_Z[6]),
    .D(sum_eg_tl_am[6]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_5_s0 (
    .Q(eg_V_Z[5]),
    .D(sum_eg_tl_am[5]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_4_s0 (
    .Q(eg_V_Z[4]),
    .D(sum_eg_tl_am[4]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_3_s0 (
    .Q(eg_V_Z[3]),
    .D(sum_eg_tl_am[3]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_2_s0 (
    .Q(eg_V_Z[2]),
    .D(sum_eg_tl_am[2]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_1_s0 (
    .Q(eg_V_Z[1]),
    .D(sum_eg_tl_am[1]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFSE eg_V_0_s0 (
    .Q(eg_V_Z[0]),
    .D(sum_eg_tl_am[0]),
    .CLK(clk_14m_d),
    .SET(eg_limited_9_5),
    .CE(cenop_Z) 
);
  DFFRE eg_in_II_9_s0 (
    .Q(eg_in_II[9]),
    .D(eg_in_I[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  jtopl_eg_cnt_0 u_egcnt (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n6_7(n6_7),
    .cenop_Z(cenop_Z),
    .zero(zero),
    .eg_cnt_Z(eg_cnt_Z[13:0])
);
  jtopl_eg_comb_0 u_comb (
    .keyon_I_Z(keyon_I_Z),
    .keyon_last_I(keyon_last_I),
    .rhy_oen_Z(rhy_oen_Z),
    .cnt_in_II(cnt_in_II),
    .cenop_Z(cenop_Z),
    .ksr_II(ksr_II),
    .attack_II(attack_II),
    .am_dep_Z(am_dep_Z),
    .amen_IV(amen_IV),
    .attack_III(attack_III),
    .step_III(step_III),
    .sum_in_III(sum_in_III),
    .sl_I(sl_I[3:0]),
    .eg_in_I(eg_in_I[9:0]),
    .rrate_I(rrate_I[3:0]),
    .state_in_I(state_in_I[2:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .shift_out(shift_out[29]),
    .base_rate_II(base_rate_II[4:0]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .eg_cnt_Z(eg_cnt_Z[13:0]),
    .eg_in_IV(eg_in_IV[9:0]),
    .tl_IV(tl_IV[5:0]),
    .block_IV(block_IV[2:0]),
    .fnum_IV(fnum_IV[3:0]),
    .trem_Z(trem_Z[3:0]),
    .ksl_IV(ksl_IV[1:0]),
    .eg_in_III(eg_in_III[9:0]),
    .rate_in_III(rate_in_III[5:1]),
    .sum_out_II(sum_out_II),
    .step_3(step_3),
    .cnt_lsb_II(cnt_lsb_II),
    .n118_53(n118_53),
    .rate_5_10(rate_5_10),
    .eg_limited_9_5(eg_limited_9_5),
    .eg_pure_9_3(eg_pure_9_3),
    .base_rate_I(base_rate_I[4:0]),
    .state_next_I(state_next_I[2:0]),
    .pre_rate(pre_rate[5:1]),
    .sum_eg_tl_am(sum_eg_tl_am[9:0]),
    .eg_pre_fastar(eg_pre_fastar[9:0])
);
  jtopl_sh_7 u_cntsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .cnt_lsb_II(cnt_lsb_II),
    .cnt_in_II(cnt_in_II)
);
  jtopl_sh_8 u_fnumsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .fnum_I(fnum_I[9:6]),
    .fnum_IV(fnum_IV[3:0])
);
  jtopl_sh_9 u_blocksh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .block_IV(block_IV[2:0])
);
  jtopl_sh_rst_8 u_egsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .eg_in_IV(eg_in_IV[9:0]),
    .eg_in_I(eg_in_I[9:0])
);
  jtopl_sh_rst_9 u_egstate (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .din_mx_0_4(din_mx_0_4),
    .state_next_I(state_next_I[2:0]),
    .state_in_I(state_in_I[2:0])
);
  jtopl_sh_rst_10 u_konsh (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .keyon_I_Z(keyon_I_Z),
    .din_mx_0_4(din_mx_0_4),
    .keyon_last_I(keyon_last_I)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_eg_0 */
module jtopl_sh_10 (
  clk_14m_d,
  cenop_Z,
  pre_con,
  con_I_3,
  op_Z,
  fb_I,
  group_Z,
  wavsel_I_Z,
  ctrl_dly
)
;
input clk_14m_d;
input cenop_Z;
input pre_con;
input con_I_3;
input op_Z;
input [2:0] fb_I;
input [1:0] group_Z;
input [1:0] wavsel_I_Z;
output [8:0] ctrl_dly;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(fb_I[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(ctrl_dly[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(fb_I[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(ctrl_dly[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(fb_I[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(ctrl_dly[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(pre_con),
    .CLK(clk_14m_d),
    .SET(con_I_3),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(ctrl_dly[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(op_Z),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(ctrl_dly[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(group_Z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(ctrl_dly[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(group_Z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(ctrl_dly[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(wavsel_I_Z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(ctrl_dly[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(wavsel_I_Z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(ctrl_dly[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_10 */
module jtopl_sh_11 (
  clk_14m_d,
  cenop_Z,
  ctrl_dly,
  op_out,
  con_out
)
;
input clk_14m_d;
input cenop_Z;
input [4:3] ctrl_dly;
output op_out;
output con_out;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(ctrl_dly[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(op_out),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(ctrl_dly[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(con_out),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_11 */
module jtopl_sh_12 (
  clk_14m_d,
  cenop_Z,
  prev0_din,
  prev0
)
;
input clk_14m_d;
input cenop_Z;
input [25:0] prev0_din;
output [25:0] prev0;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire [1:0] \bits[9] ;
wire [1:0] \bits[10] ;
wire [1:0] \bits[11] ;
wire [1:0] \bits[12] ;
wire [1:0] \bits[13] ;
wire [1:0] \bits[14] ;
wire [1:0] \bits[15] ;
wire [1:0] \bits[16] ;
wire [1:0] \bits[17] ;
wire [1:0] \bits[18] ;
wire [1:0] \bits[19] ;
wire [1:0] \bits[20] ;
wire [1:0] \bits[21] ;
wire [1:0] \bits[22] ;
wire [1:0] \bits[23] ;
wire [1:0] \bits[24] ;
wire [1:0] \bits[25] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(prev0_din[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(prev0[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(prev0_din[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(prev0[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(prev0_din[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(prev0[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(prev0_din[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(prev0[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(prev0_din[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(prev0[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(prev0_din[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(prev0[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(prev0_din[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(prev0[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(prev0_din[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(prev0[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(prev0_din[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(prev0[9]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(prev0_din[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(prev0[10]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(prev0_din[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(prev0[11]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(prev0_din[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(prev0[12]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(prev0_din[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(prev0[13]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(prev0_din[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(prev0[14]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(prev0_din[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(prev0[15]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(prev0_din[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(prev0[16]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(prev0_din[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(prev0[17]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(prev0_din[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(prev0[18]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(prev0_din[18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(prev0[19]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(prev0_din[19]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(prev0[20]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(prev0_din[20]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(prev0[21]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(prev0_din[21]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(prev0[22]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(prev0_din[22]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(prev0[23]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(prev0_din[23]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(prev0[24]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(prev0_din[24]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(prev0[25]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(prev0_din[25]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(prev0[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_12 */
module jtopl_sh_13 (
  clk_14m_d,
  cenop_Z,
  prev1_din,
  prev1
)
;
input clk_14m_d;
input cenop_Z;
input [25:0] prev1_din;
output [25:0] prev1;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire [1:0] \bits[9] ;
wire [1:0] \bits[10] ;
wire [1:0] \bits[11] ;
wire [1:0] \bits[12] ;
wire [1:0] \bits[13] ;
wire [1:0] \bits[14] ;
wire [1:0] \bits[15] ;
wire [1:0] \bits[16] ;
wire [1:0] \bits[17] ;
wire [1:0] \bits[18] ;
wire [1:0] \bits[19] ;
wire [1:0] \bits[20] ;
wire [1:0] \bits[21] ;
wire [1:0] \bits[22] ;
wire [1:0] \bits[23] ;
wire [1:0] \bits[24] ;
wire [1:0] \bits[25] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(prev1_din[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(prev1[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(prev1_din[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(prev1[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(prev1_din[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(prev1[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(prev1_din[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(prev1[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(prev1_din[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(prev1[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(prev1_din[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(prev1[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(prev1_din[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(prev1[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(prev1_din[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(prev1[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(prev1_din[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(prev1[9]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(prev1_din[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(prev1[10]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(prev1_din[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(prev1[11]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(prev1_din[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(prev1[12]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(prev1_din[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(prev1[13]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(prev1_din[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(prev1[14]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(prev1_din[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(prev1[15]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(prev1_din[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(prev1[16]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(prev1_din[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(prev1[17]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(prev1_din[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(prev1[18]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(prev1_din[18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(prev1[19]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(prev1_din[19]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(prev1[20]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(prev1_din[20]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(prev1[21]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(prev1_din[21]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(prev1[22]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(prev1_din[22]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(prev1[23]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(prev1_din[23]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(prev1[24]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(prev1_din[24]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(prev1[25]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(prev1_din[25]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(prev1[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_13 */
module jtopl_sh_14 (
  clk_14m_d,
  cenop_Z,
  prev2_din,
  prev2
)
;
input clk_14m_d;
input cenop_Z;
input [25:0] prev2_din;
output [25:0] prev2;
wire [1:0] \bits[0] ;
wire [1:0] \bits[1] ;
wire [1:0] \bits[2] ;
wire [1:0] \bits[3] ;
wire [1:0] \bits[4] ;
wire [1:0] \bits[5] ;
wire [1:0] \bits[6] ;
wire [1:0] \bits[7] ;
wire [1:0] \bits[8] ;
wire [1:0] \bits[9] ;
wire [1:0] \bits[10] ;
wire [1:0] \bits[11] ;
wire [1:0] \bits[12] ;
wire [1:0] \bits[13] ;
wire [1:0] \bits[14] ;
wire [1:0] \bits[15] ;
wire [1:0] \bits[16] ;
wire [1:0] \bits[17] ;
wire [1:0] \bits[18] ;
wire [1:0] \bits[19] ;
wire [1:0] \bits[20] ;
wire [1:0] \bits[21] ;
wire [1:0] \bits[22] ;
wire [1:0] \bits[23] ;
wire [1:0] \bits[24] ;
wire [1:0] \bits[25] ;
wire VCC;
wire GND;
  DFFRE \bits[0]_1_s0  (
    .Q(\bits[0] [1]),
    .D(\bits[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_0_s0  (
    .Q(\bits[0] [0]),
    .D(prev2_din[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_2_s0  (
    .Q(prev2[1]),
    .D(\bits[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_1_s0  (
    .Q(\bits[1] [1]),
    .D(\bits[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[1]_0_s0  (
    .Q(\bits[1] [0]),
    .D(prev2_din[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_2_s0  (
    .Q(prev2[2]),
    .D(\bits[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_1_s0  (
    .Q(\bits[2] [1]),
    .D(\bits[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[2]_0_s0  (
    .Q(\bits[2] [0]),
    .D(prev2_din[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_2_s0  (
    .Q(prev2[3]),
    .D(\bits[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_1_s0  (
    .Q(\bits[3] [1]),
    .D(\bits[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[3]_0_s0  (
    .Q(\bits[3] [0]),
    .D(prev2_din[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_2_s0  (
    .Q(prev2[4]),
    .D(\bits[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_1_s0  (
    .Q(\bits[4] [1]),
    .D(\bits[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[4]_0_s0  (
    .Q(\bits[4] [0]),
    .D(prev2_din[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_2_s0  (
    .Q(prev2[5]),
    .D(\bits[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_1_s0  (
    .Q(\bits[5] [1]),
    .D(\bits[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[5]_0_s0  (
    .Q(\bits[5] [0]),
    .D(prev2_din[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_2_s0  (
    .Q(prev2[6]),
    .D(\bits[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_1_s0  (
    .Q(\bits[6] [1]),
    .D(\bits[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[6]_0_s0  (
    .Q(\bits[6] [0]),
    .D(prev2_din[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_2_s0  (
    .Q(prev2[7]),
    .D(\bits[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_1_s0  (
    .Q(\bits[7] [1]),
    .D(\bits[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[7]_0_s0  (
    .Q(\bits[7] [0]),
    .D(prev2_din[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_2_s0  (
    .Q(prev2[8]),
    .D(\bits[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_1_s0  (
    .Q(\bits[8] [1]),
    .D(\bits[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[8]_0_s0  (
    .Q(\bits[8] [0]),
    .D(prev2_din[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_2_s0  (
    .Q(prev2[9]),
    .D(\bits[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_1_s0  (
    .Q(\bits[9] [1]),
    .D(\bits[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[9]_0_s0  (
    .Q(\bits[9] [0]),
    .D(prev2_din[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_2_s0  (
    .Q(prev2[10]),
    .D(\bits[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_1_s0  (
    .Q(\bits[10] [1]),
    .D(\bits[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[10]_0_s0  (
    .Q(\bits[10] [0]),
    .D(prev2_din[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_2_s0  (
    .Q(prev2[11]),
    .D(\bits[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_1_s0  (
    .Q(\bits[11] [1]),
    .D(\bits[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[11]_0_s0  (
    .Q(\bits[11] [0]),
    .D(prev2_din[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_2_s0  (
    .Q(prev2[12]),
    .D(\bits[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_1_s0  (
    .Q(\bits[12] [1]),
    .D(\bits[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[12]_0_s0  (
    .Q(\bits[12] [0]),
    .D(prev2_din[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_2_s0  (
    .Q(prev2[13]),
    .D(\bits[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_1_s0  (
    .Q(\bits[13] [1]),
    .D(\bits[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[13]_0_s0  (
    .Q(\bits[13] [0]),
    .D(prev2_din[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_2_s0  (
    .Q(prev2[14]),
    .D(\bits[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_1_s0  (
    .Q(\bits[14] [1]),
    .D(\bits[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[14]_0_s0  (
    .Q(\bits[14] [0]),
    .D(prev2_din[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_2_s0  (
    .Q(prev2[15]),
    .D(\bits[15] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_1_s0  (
    .Q(\bits[15] [1]),
    .D(\bits[15] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[15]_0_s0  (
    .Q(\bits[15] [0]),
    .D(prev2_din[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_2_s0  (
    .Q(prev2[16]),
    .D(\bits[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_1_s0  (
    .Q(\bits[16] [1]),
    .D(\bits[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[16]_0_s0  (
    .Q(\bits[16] [0]),
    .D(prev2_din[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_2_s0  (
    .Q(prev2[17]),
    .D(\bits[17] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_1_s0  (
    .Q(\bits[17] [1]),
    .D(\bits[17] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[17]_0_s0  (
    .Q(\bits[17] [0]),
    .D(prev2_din[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_2_s0  (
    .Q(prev2[18]),
    .D(\bits[18] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_1_s0  (
    .Q(\bits[18] [1]),
    .D(\bits[18] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[18]_0_s0  (
    .Q(\bits[18] [0]),
    .D(prev2_din[18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_2_s0  (
    .Q(prev2[19]),
    .D(\bits[19] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_1_s0  (
    .Q(\bits[19] [1]),
    .D(\bits[19] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[19]_0_s0  (
    .Q(\bits[19] [0]),
    .D(prev2_din[19]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_2_s0  (
    .Q(prev2[20]),
    .D(\bits[20] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_1_s0  (
    .Q(\bits[20] [1]),
    .D(\bits[20] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[20]_0_s0  (
    .Q(\bits[20] [0]),
    .D(prev2_din[20]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_2_s0  (
    .Q(prev2[21]),
    .D(\bits[21] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_1_s0  (
    .Q(\bits[21] [1]),
    .D(\bits[21] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[21]_0_s0  (
    .Q(\bits[21] [0]),
    .D(prev2_din[21]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_2_s0  (
    .Q(prev2[22]),
    .D(\bits[22] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_1_s0  (
    .Q(\bits[22] [1]),
    .D(\bits[22] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[22]_0_s0  (
    .Q(\bits[22] [0]),
    .D(prev2_din[22]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_2_s0  (
    .Q(prev2[23]),
    .D(\bits[23] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_1_s0  (
    .Q(\bits[23] [1]),
    .D(\bits[23] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[23]_0_s0  (
    .Q(\bits[23] [0]),
    .D(prev2_din[23]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_2_s0  (
    .Q(prev2[24]),
    .D(\bits[24] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_1_s0  (
    .Q(\bits[24] [1]),
    .D(\bits[24] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[24]_0_s0  (
    .Q(\bits[24] [0]),
    .D(prev2_din[24]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_2_s0  (
    .Q(prev2[25]),
    .D(\bits[25] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_1_s0  (
    .Q(\bits[25] [1]),
    .D(\bits[25] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[25]_0_s0  (
    .Q(\bits[25] [0]),
    .D(prev2_din[25]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE \bits[0]_2_s0  (
    .Q(prev2[0]),
    .D(\bits[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_sh_14 */
module jtopl_logsin_0 (
  clk_14m_d,
  cenop_Z,
  aux_I,
  logsin_II
)
;
input clk_14m_d;
input cenop_Z;
input [7:0] aux_I;
output [11:0] logsin_II;
wire [31:12] DO;
wire VCC;
wire GND;
  pROM sinelut_sinelut_0_0_s (
    .DO({DO[31:12],logsin_II[11:0]}),
    .CLK(clk_14m_d),
    .CE(cenop_Z),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,aux_I[7:0],GND,GND,VCC,VCC}) 
);
defparam sinelut_sinelut_0_0_s.BIT_WIDTH=16;
defparam sinelut_sinelut_0_0_s.INIT_RAM_00=256'h0002000100010001000100010001000100000000000000000000000000000000;
defparam sinelut_sinelut_0_0_s.INIT_RAM_01=256'h0007000700060006000500050005000400040004000300030003000200020002;
defparam sinelut_sinelut_0_0_s.INIT_RAM_02=256'h0010000F000F000E000D000D000C000C000B000A000A00090009000800080007;
defparam sinelut_sinelut_0_0_s.INIT_RAM_03=256'h001D001C001B001A001900180017001700160015001400140013001200110011;
defparam sinelut_sinelut_0_0_s.INIT_RAM_04=256'h002E002D002B002A0029002800270026002500240023002200210020001F001E;
defparam sinelut_sinelut_0_0_s.INIT_RAM_05=256'h004300420040003F003E003C003B00390038003700350034003300310030002F;
defparam sinelut_sinelut_0_0_s.INIT_RAM_06=256'h005E005C005B005900570055005300520050004E004D004B004A004800460045;
defparam sinelut_sinelut_0_0_s.INIT_RAM_07=256'h007F007D007A00780076007400720070006E006C006A00680066006400620060;
defparam sinelut_sinelut_0_0_s.INIT_RAM_08=256'h00A700A400A1009F009C0099009700940092008F008D008A0088008600830081;
defparam sinelut_sinelut_0_0_s.INIT_RAM_09=256'h00D700D400D100CD00CA00C700C400C100BE00BB00B800B500B200AF00AC00A9;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0A=256'h0114010F010B0107010300FF00FB00F800F400F000EC00E900E500E200DE00DB;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0B=256'h0160015B01550150014B01460141013C01370133012E012901250121011C0118;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0C=256'h01C501BE01B701B001A901A2019B0195018F01880182017C01770171016B0166;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0D=256'h0256024B02400236022C02220218020F020601FD01F501EC01E401DC01D401CD;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0E=256'h034E03390324031102FF02ED02DC02CD02BD02AF02A0029302860279026D0261;
defparam sinelut_sinelut_0_0_s.INIT_RAM_0F=256'h085906C30607058B052E04E404A604710443041A03F503D303B50398037E0365;
defparam sinelut_sinelut_0_0_s.READ_MODE=1'b0;
defparam sinelut_sinelut_0_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_logsin_0 */
module jtopl_exprom_0 (
  clk_14m_d,
  cenop_Z,
  level_II,
  mantissa_III
)
;
input clk_14m_d;
input cenop_Z;
input [7:0] level_II;
output [9:0] mantissa_III;
wire [31:10] DO;
wire VCC;
wire GND;
  pROM explut_jt51_explut_jt51_0_0_s (
    .DO({DO[31:10],mantissa_III[9:0]}),
    .CLK(clk_14m_d),
    .CE(cenop_Z),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,level_II[7:0],GND,GND,VCC,VCC}) 
);
defparam explut_jt51_explut_jt51_0_0_s.BIT_WIDTH=16;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_00=256'h03A903AE03B403B903BF03C403C903CF03D403DA03DF03E403EA03EF03F503FA;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_01=256'h0356035B03600365036A03700375037A037F0384038A038F03940399039F03A4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_02=256'h0306030B03100315031A031F03240329032E03330338033D03420347034C0351;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_03=256'h02BA02BF02C402C802CD02D202D602DB02E002E502E902EE02F302F802FD0302;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_04=256'h02710276027A027F02830288028C02910295029A029E02A302A802AC02B102B5;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_05=256'h022B023002340238023C024102450249024E02520257025B025F02640268026D;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_06=256'h01E801EC01F001F501F901FD020102050209020E02120216021A021E02230227;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_07=256'h01A801AC01B001B401B801BC01C001C401C801CC01D001D401D801DC01E001E4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_08=256'h016B016F01720176017A017E018101850189018D019101950199019C01A001A4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_09=256'h013001340137013B013E014201460149014D015101540158015C016001630167;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0A=256'h00F800FB00FF010201060109010C011001140117011B011E012201250129012C;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0B=256'h00C200C500C800CC00CF00D200D600D900DC00E000E300E700EA00ED00F100F4;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0C=256'h008E009100940098009B009E00A100A400A800AB00AE00B100B500B800BB00BE;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0D=256'h005D0060006300660069006C006F007200750078007B007E008200850088008B;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0E=256'h002D0030003300360039003C003F004200450048004B004E005100540057005A;
defparam explut_jt51_explut_jt51_0_0_s.INIT_RAM_0F=256'h0000000300060008000B000E0011001400160019001C001F002200250028002A;
defparam explut_jt51_explut_jt51_0_0_s.READ_MODE=1'b0;
defparam explut_jt51_explut_jt51_0_0_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_exprom_0 */
module jtopl_op_0 (
  clk_14m_d,
  cenop_Z,
  pre_con,
  con_I_3,
  op_Z,
  phase_IV,
  eg_V_Z,
  fb_I,
  group_Z,
  wavsel_I_Z,
  op_out,
  con_out,
  op_result_Z
)
;
input clk_14m_d;
input cenop_Z;
input pre_con;
input con_I_3;
input op_Z;
input [9:0] phase_IV;
input [9:0] eg_V_Z;
input [2:0] fb_I;
input [1:0] group_Z;
input [1:0] wavsel_I_Z;
output op_out;
output con_out;
output [12:0] op_result_Z;
wire n353_3;
wire n361_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n400_3;
wire n448_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire level_II_11_4;
wire n320_7;
wire n319_7;
wire n318_7;
wire n317_7;
wire n316_7;
wire n315_7;
wire n314_7;
wire n313_7;
wire n312_7;
wire n311_7;
wire prev0_din_25_4;
wire prev1_din_25_4;
wire prev2_din_25_4;
wire n448_4;
wire n448_5;
wire n449_4;
wire n449_5;
wire n450_4;
wire n450_5;
wire n451_4;
wire n451_5;
wire n452_4;
wire n453_4;
wire n454_4;
wire prev_25_12;
wire prev_24_12;
wire prev_23_12;
wire prev_22_12;
wire prev_21_12;
wire prev_20_12;
wire prev_19_12;
wire prev_18_12;
wire prev_17_12;
wire prev_16_12;
wire prev_15_12;
wire prev_14_12;
wire prev_13_12;
wire prev_12_12;
wire prev_11_12;
wire prev_10_12;
wire prev_9_12;
wire prev_8_12;
wire prev_7_12;
wire prev_6_12;
wire prev_5_12;
wire prev_4_12;
wire prev_3_12;
wire prev_2_12;
wire prev_1_12;
wire prev_0_12;
wire n320_8;
wire n320_9;
wire n319_8;
wire n318_8;
wire n317_8;
wire n316_8;
wire n315_8;
wire n314_8;
wire n313_8;
wire n312_8;
wire n311_8;
wire n448_6;
wire n448_7;
wire n448_8;
wire n449_6;
wire n449_7;
wire n450_6;
wire n450_7;
wire n451_6;
wire n451_7;
wire n320_10;
wire n320_11;
wire n320_12;
wire n319_9;
wire n319_10;
wire n318_9;
wire n317_9;
wire n316_9;
wire n316_10;
wire n316_11;
wire n315_9;
wire n315_10;
wire n314_9;
wire n313_9;
wire n313_10;
wire n312_9;
wire n311_9;
wire n448_9;
wire n448_10;
wire n448_11;
wire n449_8;
wire n449_9;
wire n450_8;
wire n450_9;
wire n451_8;
wire n320_13;
wire n320_14;
wire n319_11;
wire n319_12;
wire n319_13;
wire n455_6;
wire nullify_II;
wire signbit_III;
wire signbit_II;
wire n267_0_SUM;
wire n267_2;
wire n266_0_SUM;
wire n266_2;
wire n265_1;
wire n265_2;
wire n264_1;
wire n264_2;
wire n263_1;
wire n263_2;
wire n262_1;
wire n262_2;
wire n261_1;
wire n261_2;
wire n260_1;
wire n260_2;
wire n259_1;
wire n259_2;
wire n258_1;
wire n258_2;
wire n257_1;
wire n257_2;
wire n256_1;
wire n256_2;
wire n255_1;
wire n255_0_COUT;
wire phase_0_2;
wire phase_1_2;
wire phase_2_2;
wire phase_3_2;
wire phase_4_2;
wire phase_5_2;
wire phase_6_2;
wire phase_7_2;
wire phase_8_2;
wire phase_9_0_COUT;
wire subtresult_0_3;
wire subtresult_1_3;
wire subtresult_2_3;
wire subtresult_3_3;
wire subtresult_4_3;
wire subtresult_5_3;
wire subtresult_6_3;
wire subtresult_7_3;
wire subtresult_8_3;
wire [25:0] prev0_din;
wire [25:0] prev1_din;
wire [25:0] prev2_din;
wire [7:0] aux_I;
wire [25:0] prev;
wire [7:0] level_II;
wire [3:0] exponent_III;
wire [9:0] phase;
wire [10:0] subtresult;
wire [8:0] ctrl_dly;
wire [25:0] prev0;
wire [25:0] prev1;
wire [25:0] prev2;
wire [11:0] logsin_II;
wire [9:0] mantissa_III;
wire VCC;
wire GND;
  LUT3 prev0_din_25_s0 (
    .F(prev0_din[25]),
    .I0(prev0[12]),
    .I1(prev0[25]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_25_s0.INIT=8'hAC;
  LUT3 prev0_din_24_s0 (
    .F(prev0_din[24]),
    .I0(prev0[11]),
    .I1(prev0[24]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_24_s0.INIT=8'hAC;
  LUT3 prev0_din_23_s0 (
    .F(prev0_din[23]),
    .I0(prev0[10]),
    .I1(prev0[23]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_23_s0.INIT=8'hAC;
  LUT3 prev0_din_22_s0 (
    .F(prev0_din[22]),
    .I0(prev0[9]),
    .I1(prev0[22]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_22_s0.INIT=8'hAC;
  LUT3 prev0_din_21_s0 (
    .F(prev0_din[21]),
    .I0(prev0[8]),
    .I1(prev0[21]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_21_s0.INIT=8'hAC;
  LUT3 prev0_din_20_s0 (
    .F(prev0_din[20]),
    .I0(prev0[7]),
    .I1(prev0[20]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_20_s0.INIT=8'hAC;
  LUT3 prev0_din_19_s0 (
    .F(prev0_din[19]),
    .I0(prev0[6]),
    .I1(prev0[19]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_19_s0.INIT=8'hAC;
  LUT3 prev0_din_18_s0 (
    .F(prev0_din[18]),
    .I0(prev0[5]),
    .I1(prev0[18]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_18_s0.INIT=8'hAC;
  LUT3 prev0_din_17_s0 (
    .F(prev0_din[17]),
    .I0(prev0[4]),
    .I1(prev0[17]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_17_s0.INIT=8'hAC;
  LUT3 prev0_din_16_s0 (
    .F(prev0_din[16]),
    .I0(prev0[3]),
    .I1(prev0[16]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_16_s0.INIT=8'hAC;
  LUT3 prev0_din_15_s0 (
    .F(prev0_din[15]),
    .I0(prev0[2]),
    .I1(prev0[15]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_15_s0.INIT=8'hAC;
  LUT3 prev0_din_14_s0 (
    .F(prev0_din[14]),
    .I0(prev0[1]),
    .I1(prev0[14]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_14_s0.INIT=8'hAC;
  LUT3 prev0_din_13_s0 (
    .F(prev0_din[13]),
    .I0(prev0[0]),
    .I1(prev0[13]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_13_s0.INIT=8'hAC;
  LUT3 prev0_din_12_s0 (
    .F(prev0_din[12]),
    .I0(op_result_Z[12]),
    .I1(prev0[12]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_12_s0.INIT=8'hAC;
  LUT3 prev0_din_11_s0 (
    .F(prev0_din[11]),
    .I0(op_result_Z[11]),
    .I1(prev0[11]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_11_s0.INIT=8'hAC;
  LUT3 prev0_din_10_s0 (
    .F(prev0_din[10]),
    .I0(op_result_Z[10]),
    .I1(prev0[10]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_10_s0.INIT=8'hAC;
  LUT3 prev0_din_9_s0 (
    .F(prev0_din[9]),
    .I0(op_result_Z[9]),
    .I1(prev0[9]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_9_s0.INIT=8'hAC;
  LUT3 prev0_din_8_s0 (
    .F(prev0_din[8]),
    .I0(op_result_Z[8]),
    .I1(prev0[8]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_8_s0.INIT=8'hAC;
  LUT3 prev0_din_7_s0 (
    .F(prev0_din[7]),
    .I0(op_result_Z[7]),
    .I1(prev0[7]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_7_s0.INIT=8'hAC;
  LUT3 prev0_din_6_s0 (
    .F(prev0_din[6]),
    .I0(op_result_Z[6]),
    .I1(prev0[6]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_6_s0.INIT=8'hAC;
  LUT3 prev0_din_5_s0 (
    .F(prev0_din[5]),
    .I0(op_result_Z[5]),
    .I1(prev0[5]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_5_s0.INIT=8'hAC;
  LUT3 prev0_din_4_s0 (
    .F(prev0_din[4]),
    .I0(op_result_Z[4]),
    .I1(prev0[4]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_4_s0.INIT=8'hAC;
  LUT3 prev0_din_3_s0 (
    .F(prev0_din[3]),
    .I0(op_result_Z[3]),
    .I1(prev0[3]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_3_s0.INIT=8'hAC;
  LUT3 prev0_din_2_s0 (
    .F(prev0_din[2]),
    .I0(op_result_Z[2]),
    .I1(prev0[2]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_2_s0.INIT=8'hAC;
  LUT3 prev0_din_1_s0 (
    .F(prev0_din[1]),
    .I0(op_result_Z[1]),
    .I1(prev0[1]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_1_s0.INIT=8'hAC;
  LUT3 prev0_din_0_s0 (
    .F(prev0_din[0]),
    .I0(op_result_Z[0]),
    .I1(prev0[0]),
    .I2(prev0_din_25_4) 
);
defparam prev0_din_0_s0.INIT=8'hAC;
  LUT3 prev1_din_25_s0 (
    .F(prev1_din[25]),
    .I0(prev1[12]),
    .I1(prev1[25]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_25_s0.INIT=8'hAC;
  LUT3 prev1_din_24_s0 (
    .F(prev1_din[24]),
    .I0(prev1[11]),
    .I1(prev1[24]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_24_s0.INIT=8'hAC;
  LUT3 prev1_din_23_s0 (
    .F(prev1_din[23]),
    .I0(prev1[10]),
    .I1(prev1[23]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_23_s0.INIT=8'hAC;
  LUT3 prev1_din_22_s0 (
    .F(prev1_din[22]),
    .I0(prev1[9]),
    .I1(prev1[22]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_22_s0.INIT=8'hAC;
  LUT3 prev1_din_21_s0 (
    .F(prev1_din[21]),
    .I0(prev1[8]),
    .I1(prev1[21]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_21_s0.INIT=8'hAC;
  LUT3 prev1_din_20_s0 (
    .F(prev1_din[20]),
    .I0(prev1[7]),
    .I1(prev1[20]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_20_s0.INIT=8'hAC;
  LUT3 prev1_din_19_s0 (
    .F(prev1_din[19]),
    .I0(prev1[6]),
    .I1(prev1[19]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_19_s0.INIT=8'hAC;
  LUT3 prev1_din_18_s0 (
    .F(prev1_din[18]),
    .I0(prev1[5]),
    .I1(prev1[18]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_18_s0.INIT=8'hAC;
  LUT3 prev1_din_17_s0 (
    .F(prev1_din[17]),
    .I0(prev1[4]),
    .I1(prev1[17]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_17_s0.INIT=8'hAC;
  LUT3 prev1_din_16_s0 (
    .F(prev1_din[16]),
    .I0(prev1[3]),
    .I1(prev1[16]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_16_s0.INIT=8'hAC;
  LUT3 prev1_din_15_s0 (
    .F(prev1_din[15]),
    .I0(prev1[2]),
    .I1(prev1[15]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_15_s0.INIT=8'hAC;
  LUT3 prev1_din_14_s0 (
    .F(prev1_din[14]),
    .I0(prev1[1]),
    .I1(prev1[14]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_14_s0.INIT=8'hAC;
  LUT3 prev1_din_13_s0 (
    .F(prev1_din[13]),
    .I0(prev1[0]),
    .I1(prev1[13]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_13_s0.INIT=8'hAC;
  LUT3 prev1_din_12_s0 (
    .F(prev1_din[12]),
    .I0(prev1[12]),
    .I1(op_result_Z[12]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_12_s0.INIT=8'hCA;
  LUT3 prev1_din_11_s0 (
    .F(prev1_din[11]),
    .I0(prev1[11]),
    .I1(op_result_Z[11]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_11_s0.INIT=8'hCA;
  LUT3 prev1_din_10_s0 (
    .F(prev1_din[10]),
    .I0(prev1[10]),
    .I1(op_result_Z[10]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_10_s0.INIT=8'hCA;
  LUT3 prev1_din_9_s0 (
    .F(prev1_din[9]),
    .I0(prev1[9]),
    .I1(op_result_Z[9]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_9_s0.INIT=8'hCA;
  LUT3 prev1_din_8_s0 (
    .F(prev1_din[8]),
    .I0(prev1[8]),
    .I1(op_result_Z[8]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_8_s0.INIT=8'hCA;
  LUT3 prev1_din_7_s0 (
    .F(prev1_din[7]),
    .I0(prev1[7]),
    .I1(op_result_Z[7]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_7_s0.INIT=8'hCA;
  LUT3 prev1_din_6_s0 (
    .F(prev1_din[6]),
    .I0(prev1[6]),
    .I1(op_result_Z[6]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_6_s0.INIT=8'hCA;
  LUT3 prev1_din_5_s0 (
    .F(prev1_din[5]),
    .I0(prev1[5]),
    .I1(op_result_Z[5]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_5_s0.INIT=8'hCA;
  LUT3 prev1_din_4_s0 (
    .F(prev1_din[4]),
    .I0(prev1[4]),
    .I1(op_result_Z[4]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_4_s0.INIT=8'hCA;
  LUT3 prev1_din_3_s0 (
    .F(prev1_din[3]),
    .I0(prev1[3]),
    .I1(op_result_Z[3]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_3_s0.INIT=8'hCA;
  LUT3 prev1_din_2_s0 (
    .F(prev1_din[2]),
    .I0(prev1[2]),
    .I1(op_result_Z[2]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_2_s0.INIT=8'hCA;
  LUT3 prev1_din_1_s0 (
    .F(prev1_din[1]),
    .I0(prev1[1]),
    .I1(op_result_Z[1]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_1_s0.INIT=8'hCA;
  LUT3 prev1_din_0_s0 (
    .F(prev1_din[0]),
    .I0(prev1[0]),
    .I1(op_result_Z[0]),
    .I2(prev1_din_25_4) 
);
defparam prev1_din_0_s0.INIT=8'hCA;
  LUT3 prev2_din_25_s0 (
    .F(prev2_din[25]),
    .I0(prev2[12]),
    .I1(prev2[25]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_25_s0.INIT=8'hAC;
  LUT3 prev2_din_24_s0 (
    .F(prev2_din[24]),
    .I0(prev2[11]),
    .I1(prev2[24]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_24_s0.INIT=8'hAC;
  LUT3 prev2_din_23_s0 (
    .F(prev2_din[23]),
    .I0(prev2[10]),
    .I1(prev2[23]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_23_s0.INIT=8'hAC;
  LUT3 prev2_din_22_s0 (
    .F(prev2_din[22]),
    .I0(prev2[9]),
    .I1(prev2[22]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_22_s0.INIT=8'hAC;
  LUT3 prev2_din_21_s0 (
    .F(prev2_din[21]),
    .I0(prev2[8]),
    .I1(prev2[21]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_21_s0.INIT=8'hAC;
  LUT3 prev2_din_20_s0 (
    .F(prev2_din[20]),
    .I0(prev2[7]),
    .I1(prev2[20]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_20_s0.INIT=8'hAC;
  LUT3 prev2_din_19_s0 (
    .F(prev2_din[19]),
    .I0(prev2[6]),
    .I1(prev2[19]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_19_s0.INIT=8'hAC;
  LUT3 prev2_din_18_s0 (
    .F(prev2_din[18]),
    .I0(prev2[5]),
    .I1(prev2[18]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_18_s0.INIT=8'hAC;
  LUT3 prev2_din_17_s0 (
    .F(prev2_din[17]),
    .I0(prev2[4]),
    .I1(prev2[17]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_17_s0.INIT=8'hAC;
  LUT3 prev2_din_16_s0 (
    .F(prev2_din[16]),
    .I0(prev2[3]),
    .I1(prev2[16]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_16_s0.INIT=8'hAC;
  LUT3 prev2_din_15_s0 (
    .F(prev2_din[15]),
    .I0(prev2[2]),
    .I1(prev2[15]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_15_s0.INIT=8'hAC;
  LUT3 prev2_din_14_s0 (
    .F(prev2_din[14]),
    .I0(prev2[1]),
    .I1(prev2[14]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_14_s0.INIT=8'hAC;
  LUT3 prev2_din_13_s0 (
    .F(prev2_din[13]),
    .I0(prev2[0]),
    .I1(prev2[13]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_13_s0.INIT=8'hAC;
  LUT3 prev2_din_12_s0 (
    .F(prev2_din[12]),
    .I0(prev2[12]),
    .I1(op_result_Z[12]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_12_s0.INIT=8'hCA;
  LUT3 prev2_din_11_s0 (
    .F(prev2_din[11]),
    .I0(prev2[11]),
    .I1(op_result_Z[11]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_11_s0.INIT=8'hCA;
  LUT3 prev2_din_10_s0 (
    .F(prev2_din[10]),
    .I0(prev2[10]),
    .I1(op_result_Z[10]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_10_s0.INIT=8'hCA;
  LUT3 prev2_din_9_s0 (
    .F(prev2_din[9]),
    .I0(prev2[9]),
    .I1(op_result_Z[9]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_9_s0.INIT=8'hCA;
  LUT3 prev2_din_8_s0 (
    .F(prev2_din[8]),
    .I0(prev2[8]),
    .I1(op_result_Z[8]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_8_s0.INIT=8'hCA;
  LUT3 prev2_din_7_s0 (
    .F(prev2_din[7]),
    .I0(prev2[7]),
    .I1(op_result_Z[7]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_7_s0.INIT=8'hCA;
  LUT3 prev2_din_6_s0 (
    .F(prev2_din[6]),
    .I0(prev2[6]),
    .I1(op_result_Z[6]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_6_s0.INIT=8'hCA;
  LUT3 prev2_din_5_s0 (
    .F(prev2_din[5]),
    .I0(prev2[5]),
    .I1(op_result_Z[5]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_5_s0.INIT=8'hCA;
  LUT3 prev2_din_4_s0 (
    .F(prev2_din[4]),
    .I0(prev2[4]),
    .I1(op_result_Z[4]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_4_s0.INIT=8'hCA;
  LUT3 prev2_din_3_s0 (
    .F(prev2_din[3]),
    .I0(prev2[3]),
    .I1(op_result_Z[3]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_3_s0.INIT=8'hCA;
  LUT3 prev2_din_2_s0 (
    .F(prev2_din[2]),
    .I0(prev2[2]),
    .I1(op_result_Z[2]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_2_s0.INIT=8'hCA;
  LUT3 prev2_din_1_s0 (
    .F(prev2_din[1]),
    .I0(prev2[1]),
    .I1(op_result_Z[1]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_1_s0.INIT=8'hCA;
  LUT3 prev2_din_0_s0 (
    .F(prev2_din[0]),
    .I0(prev2[0]),
    .I1(op_result_Z[0]),
    .I2(prev2_din_25_4) 
);
defparam prev2_din_0_s0.INIT=8'hCA;
  LUT3 n353_s0 (
    .F(n353_3),
    .I0(ctrl_dly[7]),
    .I1(ctrl_dly[8]),
    .I2(phase[9]) 
);
defparam n353_s0.INIT=8'h10;
  LUT4 n361_s0 (
    .F(n361_3),
    .I0(phase[8]),
    .I1(phase[9]),
    .I2(ctrl_dly[8]),
    .I3(ctrl_dly[7]) 
);
defparam n361_s0.INIT=16'hAC00;
  LUT2 n397_s0 (
    .F(n397_3),
    .I0(subtresult[10]),
    .I1(subtresult[6]) 
);
defparam n397_s0.INIT=4'hE;
  LUT2 n398_s0 (
    .F(n398_3),
    .I0(subtresult[10]),
    .I1(subtresult[7]) 
);
defparam n398_s0.INIT=4'hE;
  LUT2 n399_s0 (
    .F(n399_3),
    .I0(subtresult[10]),
    .I1(subtresult[8]) 
);
defparam n399_s0.INIT=4'hE;
  LUT2 n400_s0 (
    .F(n400_3),
    .I0(subtresult[10]),
    .I1(subtresult[9]) 
);
defparam n400_s0.INIT=4'hE;
  LUT4 n448_s0 (
    .F(n448_3),
    .I0(n448_4),
    .I1(exponent_III[3]),
    .I2(n448_5),
    .I3(signbit_III) 
);
defparam n448_s0.INIT=16'hF40B;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n449_4),
    .I1(n449_5),
    .I2(signbit_III),
    .I3(exponent_III[3]) 
);
defparam n449_s0.INIT=16'hE13C;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(n450_4),
    .I1(n450_5),
    .I2(signbit_III),
    .I3(exponent_III[3]) 
);
defparam n450_s0.INIT=16'hD23C;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(n451_4),
    .I1(exponent_III[3]),
    .I2(n451_5),
    .I3(signbit_III) 
);
defparam n451_s0.INIT=16'hF40B;
  LUT3 n452_s0 (
    .F(n452_3),
    .I0(exponent_III[3]),
    .I1(n452_4),
    .I2(signbit_III) 
);
defparam n452_s0.INIT=8'hE1;
  LUT3 n453_s0 (
    .F(n453_3),
    .I0(exponent_III[3]),
    .I1(n453_4),
    .I2(signbit_III) 
);
defparam n453_s0.INIT=8'hE1;
  LUT3 n454_s0 (
    .F(n454_3),
    .I0(exponent_III[3]),
    .I1(n454_4),
    .I2(signbit_III) 
);
defparam n454_s0.INIT=8'hE1;
  LUT3 n455_s0 (
    .F(n455_3),
    .I0(exponent_III[3]),
    .I1(n455_6),
    .I2(signbit_III) 
);
defparam n455_s0.INIT=8'hE1;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n448_4),
    .I3(signbit_III) 
);
defparam n456_s0.INIT=16'hEF10;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n449_4),
    .I3(signbit_III) 
);
defparam n457_s0.INIT=16'hFE01;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n450_4),
    .I3(signbit_III) 
);
defparam n458_s0.INIT=16'hEF10;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(exponent_III[2]),
    .I1(exponent_III[3]),
    .I2(n451_4),
    .I3(signbit_III) 
);
defparam n459_s0.INIT=16'hEF10;
  LUT2 aux_I_0_s2 (
    .F(aux_I[0]),
    .I0(phase[8]),
    .I1(phase[0]) 
);
defparam aux_I_0_s2.INIT=4'h9;
  LUT2 aux_I_1_s2 (
    .F(aux_I[1]),
    .I0(phase[8]),
    .I1(phase[1]) 
);
defparam aux_I_1_s2.INIT=4'h9;
  LUT2 aux_I_2_s2 (
    .F(aux_I[2]),
    .I0(phase[8]),
    .I1(phase[2]) 
);
defparam aux_I_2_s2.INIT=4'h9;
  LUT2 aux_I_3_s2 (
    .F(aux_I[3]),
    .I0(phase[8]),
    .I1(phase[3]) 
);
defparam aux_I_3_s2.INIT=4'h9;
  LUT2 aux_I_4_s2 (
    .F(aux_I[4]),
    .I0(phase[8]),
    .I1(phase[4]) 
);
defparam aux_I_4_s2.INIT=4'h9;
  LUT2 aux_I_5_s2 (
    .F(aux_I[5]),
    .I0(phase[8]),
    .I1(phase[5]) 
);
defparam aux_I_5_s2.INIT=4'h9;
  LUT2 aux_I_6_s2 (
    .F(aux_I[6]),
    .I0(phase[8]),
    .I1(phase[6]) 
);
defparam aux_I_6_s2.INIT=4'h9;
  LUT2 aux_I_7_s2 (
    .F(aux_I[7]),
    .I0(phase[8]),
    .I1(phase[7]) 
);
defparam aux_I_7_s2.INIT=4'h9;
  LUT2 level_II_11_s1 (
    .F(level_II_11_4),
    .I0(cenop_Z),
    .I1(nullify_II) 
);
defparam level_II_11_s1.INIT=4'h8;
  LUT4 prev_25_s7 (
    .F(prev[25]),
    .I0(prev_25_12),
    .I1(prev0[25]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_25_s7.INIT=16'hCA5C;
  LUT4 prev_24_s7 (
    .F(prev[24]),
    .I0(prev_24_12),
    .I1(prev0[24]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_24_s7.INIT=16'hCA5C;
  LUT4 prev_23_s7 (
    .F(prev[23]),
    .I0(prev_23_12),
    .I1(prev0[23]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_23_s7.INIT=16'hCA5C;
  LUT4 prev_22_s7 (
    .F(prev[22]),
    .I0(prev_22_12),
    .I1(prev0[22]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_22_s7.INIT=16'hCA5C;
  LUT4 prev_21_s7 (
    .F(prev[21]),
    .I0(prev_21_12),
    .I1(prev0[21]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_21_s7.INIT=16'hCA5C;
  LUT4 prev_20_s7 (
    .F(prev[20]),
    .I0(prev_20_12),
    .I1(prev0[20]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_20_s7.INIT=16'hCA5C;
  LUT4 prev_19_s7 (
    .F(prev[19]),
    .I0(prev_19_12),
    .I1(prev0[19]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_19_s7.INIT=16'hCA5C;
  LUT4 prev_18_s7 (
    .F(prev[18]),
    .I0(prev_18_12),
    .I1(prev0[18]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_18_s7.INIT=16'hCA5C;
  LUT4 prev_17_s7 (
    .F(prev[17]),
    .I0(prev_17_12),
    .I1(prev0[17]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_17_s7.INIT=16'hCA5C;
  LUT4 prev_16_s7 (
    .F(prev[16]),
    .I0(prev_16_12),
    .I1(prev0[16]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_16_s7.INIT=16'hCA5C;
  LUT4 prev_15_s7 (
    .F(prev[15]),
    .I0(prev_15_12),
    .I1(prev0[15]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_15_s7.INIT=16'hCA5C;
  LUT4 prev_14_s7 (
    .F(prev[14]),
    .I0(prev_14_12),
    .I1(prev0[14]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_14_s7.INIT=16'hCA5C;
  LUT4 prev_13_s7 (
    .F(prev[13]),
    .I0(prev_13_12),
    .I1(prev0[13]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_13_s7.INIT=16'hCA5C;
  LUT4 prev_12_s7 (
    .F(prev[12]),
    .I0(prev_12_12),
    .I1(prev0[12]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_12_s7.INIT=16'hCA5C;
  LUT4 prev_11_s7 (
    .F(prev[11]),
    .I0(prev_11_12),
    .I1(prev0[11]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_11_s7.INIT=16'hCA5C;
  LUT4 prev_10_s7 (
    .F(prev[10]),
    .I0(prev_10_12),
    .I1(prev0[10]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_10_s7.INIT=16'hCA5C;
  LUT4 prev_9_s7 (
    .F(prev[9]),
    .I0(prev_9_12),
    .I1(prev0[9]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_9_s7.INIT=16'hCA5C;
  LUT4 prev_8_s7 (
    .F(prev[8]),
    .I0(prev_8_12),
    .I1(prev0[8]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_8_s7.INIT=16'hCA5C;
  LUT4 prev_7_s7 (
    .F(prev[7]),
    .I0(prev_7_12),
    .I1(prev0[7]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_7_s7.INIT=16'hCA5C;
  LUT4 prev_6_s7 (
    .F(prev[6]),
    .I0(prev_6_12),
    .I1(prev0[6]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_6_s7.INIT=16'hCA5C;
  LUT4 prev_5_s7 (
    .F(prev[5]),
    .I0(prev_5_12),
    .I1(prev0[5]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_5_s7.INIT=16'hCA5C;
  LUT4 prev_4_s7 (
    .F(prev[4]),
    .I0(prev_4_12),
    .I1(prev0[4]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_4_s7.INIT=16'hCA5C;
  LUT4 prev_3_s7 (
    .F(prev[3]),
    .I0(prev_3_12),
    .I1(prev0[3]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_3_s7.INIT=16'hCA5C;
  LUT4 prev_2_s7 (
    .F(prev[2]),
    .I0(prev_2_12),
    .I1(prev0[2]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_2_s7.INIT=16'hCA5C;
  LUT4 prev_1_s7 (
    .F(prev[1]),
    .I0(prev_1_12),
    .I1(prev0[1]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_1_s7.INIT=16'hCA5C;
  LUT4 prev_0_s7 (
    .F(prev[0]),
    .I0(prev_0_12),
    .I1(prev0[0]),
    .I2(ctrl_dly[5]),
    .I3(ctrl_dly[6]) 
);
defparam prev_0_s7.INIT=16'hCA5C;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(op_result_Z[0]),
    .I1(n320_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n320_s2.INIT=16'hA0C0;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(op_result_Z[1]),
    .I1(n319_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n319_s2.INIT=16'hA0C0;
  LUT4 n318_s2 (
    .F(n318_7),
    .I0(n318_8),
    .I1(op_result_Z[2]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n318_s2.INIT=16'hC050;
  LUT4 n317_s2 (
    .F(n317_7),
    .I0(n317_8),
    .I1(op_result_Z[3]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n317_s2.INIT=16'hC050;
  LUT4 n316_s2 (
    .F(n316_7),
    .I0(n316_8),
    .I1(op_result_Z[4]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n316_s2.INIT=16'hC050;
  LUT4 n315_s2 (
    .F(n315_7),
    .I0(op_result_Z[5]),
    .I1(n315_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n315_s2.INIT=16'hA0C0;
  LUT4 n314_s2 (
    .F(n314_7),
    .I0(op_result_Z[6]),
    .I1(n314_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n314_s2.INIT=16'hA030;
  LUT4 n313_s2 (
    .F(n313_7),
    .I0(n313_8),
    .I1(op_result_Z[7]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n313_s2.INIT=16'hC0A0;
  LUT4 n312_s2 (
    .F(n312_7),
    .I0(op_result_Z[8]),
    .I1(n312_8),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n312_s2.INIT=16'hA030;
  LUT4 n311_s2 (
    .F(n311_7),
    .I0(n311_8),
    .I1(op_result_Z[9]),
    .I2(n320_9),
    .I3(ctrl_dly[4]) 
);
defparam n311_s2.INIT=16'hC050;
  LUT3 level_II_0_s2 (
    .F(level_II[0]),
    .I0(logsin_II[0]),
    .I1(subtresult[10]),
    .I2(nullify_II) 
);
defparam level_II_0_s2.INIT=8'hFE;
  LUT3 level_II_1_s2 (
    .F(level_II[1]),
    .I0(subtresult[10]),
    .I1(logsin_II[1]),
    .I2(nullify_II) 
);
defparam level_II_1_s2.INIT=8'hFE;
  LUT3 level_II_2_s2 (
    .F(level_II[2]),
    .I0(subtresult[10]),
    .I1(subtresult[0]),
    .I2(nullify_II) 
);
defparam level_II_2_s2.INIT=8'hFE;
  LUT3 level_II_3_s2 (
    .F(level_II[3]),
    .I0(subtresult[10]),
    .I1(subtresult[1]),
    .I2(nullify_II) 
);
defparam level_II_3_s2.INIT=8'hFE;
  LUT3 level_II_4_s2 (
    .F(level_II[4]),
    .I0(subtresult[10]),
    .I1(subtresult[2]),
    .I2(nullify_II) 
);
defparam level_II_4_s2.INIT=8'hFE;
  LUT3 level_II_5_s2 (
    .F(level_II[5]),
    .I0(subtresult[10]),
    .I1(subtresult[3]),
    .I2(nullify_II) 
);
defparam level_II_5_s2.INIT=8'hFE;
  LUT3 level_II_6_s2 (
    .F(level_II[6]),
    .I0(subtresult[10]),
    .I1(subtresult[4]),
    .I2(nullify_II) 
);
defparam level_II_6_s2.INIT=8'hFE;
  LUT3 level_II_7_s2 (
    .F(level_II[7]),
    .I0(subtresult[10]),
    .I1(subtresult[5]),
    .I2(nullify_II) 
);
defparam level_II_7_s2.INIT=8'hFE;
  LUT3 prev0_din_25_s1 (
    .F(prev0_din_25_4),
    .I0(ctrl_dly[5]),
    .I1(ctrl_dly[6]),
    .I2(ctrl_dly[4]) 
);
defparam prev0_din_25_s1.INIT=8'h10;
  LUT3 prev1_din_25_s1 (
    .F(prev1_din_25_4),
    .I0(ctrl_dly[6]),
    .I1(ctrl_dly[5]),
    .I2(ctrl_dly[4]) 
);
defparam prev1_din_25_s1.INIT=8'h40;
  LUT3 prev2_din_25_s1 (
    .F(prev2_din_25_4),
    .I0(ctrl_dly[5]),
    .I1(ctrl_dly[4]),
    .I2(ctrl_dly[6]) 
);
defparam prev2_din_25_s1.INIT=8'h40;
  LUT4 n448_s1 (
    .F(n448_4),
    .I0(mantissa_III[8]),
    .I1(exponent_III[1]),
    .I2(n448_6),
    .I3(exponent_III[0]) 
);
defparam n448_s1.INIT=16'hEE0F;
  LUT4 n448_s2 (
    .F(n448_5),
    .I0(n448_7),
    .I1(n448_8),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n448_s2.INIT=16'hFA0C;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(mantissa_III[9]),
    .I1(mantissa_III[8]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n449_s1.INIT=16'hF503;
  LUT4 n449_s2 (
    .F(n449_5),
    .I0(n449_6),
    .I1(n449_7),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n449_s2.INIT=16'hF50C;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(mantissa_III[9]),
    .I1(exponent_III[0]),
    .I2(exponent_III[1]) 
);
defparam n450_s1.INIT=8'h0E;
  LUT4 n450_s2 (
    .F(n450_5),
    .I0(n450_6),
    .I1(n450_7),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n450_s2.INIT=16'hF50C;
  LUT2 n451_s1 (
    .F(n451_4),
    .I0(exponent_III[0]),
    .I1(exponent_III[1]) 
);
defparam n451_s1.INIT=4'h1;
  LUT4 n451_s2 (
    .F(n451_5),
    .I0(n451_6),
    .I1(n451_7),
    .I2(exponent_III[3]),
    .I3(exponent_III[2]) 
);
defparam n451_s2.INIT=16'hFA0C;
  LUT3 n452_s1 (
    .F(n452_4),
    .I0(n448_7),
    .I1(n448_4),
    .I2(exponent_III[2]) 
);
defparam n452_s1.INIT=8'h3A;
  LUT3 n453_s1 (
    .F(n453_4),
    .I0(n449_6),
    .I1(n449_4),
    .I2(exponent_III[2]) 
);
defparam n453_s1.INIT=8'hCA;
  LUT3 n454_s1 (
    .F(n454_4),
    .I0(n450_6),
    .I1(n450_4),
    .I2(exponent_III[2]) 
);
defparam n454_s1.INIT=8'h3A;
  LUT3 prev_25_s8 (
    .F(prev_25_12),
    .I0(prev2[25]),
    .I1(prev1[25]),
    .I2(ctrl_dly[5]) 
);
defparam prev_25_s8.INIT=8'h3A;
  LUT3 prev_24_s8 (
    .F(prev_24_12),
    .I0(prev2[24]),
    .I1(prev1[24]),
    .I2(ctrl_dly[5]) 
);
defparam prev_24_s8.INIT=8'h3A;
  LUT3 prev_23_s8 (
    .F(prev_23_12),
    .I0(prev2[23]),
    .I1(prev1[23]),
    .I2(ctrl_dly[5]) 
);
defparam prev_23_s8.INIT=8'h3A;
  LUT3 prev_22_s8 (
    .F(prev_22_12),
    .I0(prev2[22]),
    .I1(prev1[22]),
    .I2(ctrl_dly[5]) 
);
defparam prev_22_s8.INIT=8'h3A;
  LUT3 prev_21_s8 (
    .F(prev_21_12),
    .I0(prev2[21]),
    .I1(prev1[21]),
    .I2(ctrl_dly[5]) 
);
defparam prev_21_s8.INIT=8'h3A;
  LUT3 prev_20_s8 (
    .F(prev_20_12),
    .I0(prev2[20]),
    .I1(prev1[20]),
    .I2(ctrl_dly[5]) 
);
defparam prev_20_s8.INIT=8'h3A;
  LUT3 prev_19_s8 (
    .F(prev_19_12),
    .I0(prev2[19]),
    .I1(prev1[19]),
    .I2(ctrl_dly[5]) 
);
defparam prev_19_s8.INIT=8'h3A;
  LUT3 prev_18_s8 (
    .F(prev_18_12),
    .I0(prev2[18]),
    .I1(prev1[18]),
    .I2(ctrl_dly[5]) 
);
defparam prev_18_s8.INIT=8'h3A;
  LUT3 prev_17_s8 (
    .F(prev_17_12),
    .I0(prev2[17]),
    .I1(prev1[17]),
    .I2(ctrl_dly[5]) 
);
defparam prev_17_s8.INIT=8'h3A;
  LUT3 prev_16_s8 (
    .F(prev_16_12),
    .I0(prev2[16]),
    .I1(prev1[16]),
    .I2(ctrl_dly[5]) 
);
defparam prev_16_s8.INIT=8'h3A;
  LUT3 prev_15_s8 (
    .F(prev_15_12),
    .I0(prev2[15]),
    .I1(prev1[15]),
    .I2(ctrl_dly[5]) 
);
defparam prev_15_s8.INIT=8'h3A;
  LUT3 prev_14_s8 (
    .F(prev_14_12),
    .I0(prev2[14]),
    .I1(prev1[14]),
    .I2(ctrl_dly[5]) 
);
defparam prev_14_s8.INIT=8'h3A;
  LUT3 prev_13_s8 (
    .F(prev_13_12),
    .I0(prev2[13]),
    .I1(prev1[13]),
    .I2(ctrl_dly[5]) 
);
defparam prev_13_s8.INIT=8'h3A;
  LUT3 prev_12_s8 (
    .F(prev_12_12),
    .I0(prev2[12]),
    .I1(prev1[12]),
    .I2(ctrl_dly[5]) 
);
defparam prev_12_s8.INIT=8'h3A;
  LUT3 prev_11_s8 (
    .F(prev_11_12),
    .I0(prev2[11]),
    .I1(prev1[11]),
    .I2(ctrl_dly[5]) 
);
defparam prev_11_s8.INIT=8'h3A;
  LUT3 prev_10_s8 (
    .F(prev_10_12),
    .I0(prev2[10]),
    .I1(prev1[10]),
    .I2(ctrl_dly[5]) 
);
defparam prev_10_s8.INIT=8'h3A;
  LUT3 prev_9_s8 (
    .F(prev_9_12),
    .I0(prev2[9]),
    .I1(prev1[9]),
    .I2(ctrl_dly[5]) 
);
defparam prev_9_s8.INIT=8'h3A;
  LUT3 prev_8_s8 (
    .F(prev_8_12),
    .I0(prev2[8]),
    .I1(prev1[8]),
    .I2(ctrl_dly[5]) 
);
defparam prev_8_s8.INIT=8'h3A;
  LUT3 prev_7_s8 (
    .F(prev_7_12),
    .I0(prev2[7]),
    .I1(prev1[7]),
    .I2(ctrl_dly[5]) 
);
defparam prev_7_s8.INIT=8'h3A;
  LUT3 prev_6_s8 (
    .F(prev_6_12),
    .I0(prev2[6]),
    .I1(prev1[6]),
    .I2(ctrl_dly[5]) 
);
defparam prev_6_s8.INIT=8'h3A;
  LUT3 prev_5_s8 (
    .F(prev_5_12),
    .I0(prev2[5]),
    .I1(prev1[5]),
    .I2(ctrl_dly[5]) 
);
defparam prev_5_s8.INIT=8'h3A;
  LUT3 prev_4_s8 (
    .F(prev_4_12),
    .I0(prev2[4]),
    .I1(prev1[4]),
    .I2(ctrl_dly[5]) 
);
defparam prev_4_s8.INIT=8'h3A;
  LUT3 prev_3_s8 (
    .F(prev_3_12),
    .I0(prev2[3]),
    .I1(prev1[3]),
    .I2(ctrl_dly[5]) 
);
defparam prev_3_s8.INIT=8'h3A;
  LUT3 prev_2_s8 (
    .F(prev_2_12),
    .I0(prev2[2]),
    .I1(prev1[2]),
    .I2(ctrl_dly[5]) 
);
defparam prev_2_s8.INIT=8'h3A;
  LUT3 prev_1_s8 (
    .F(prev_1_12),
    .I0(prev2[1]),
    .I1(prev1[1]),
    .I2(ctrl_dly[5]) 
);
defparam prev_1_s8.INIT=8'h3A;
  LUT3 prev_0_s8 (
    .F(prev_0_12),
    .I0(prev2[0]),
    .I1(prev1[0]),
    .I2(ctrl_dly[5]) 
);
defparam prev_0_s8.INIT=8'h3A;
  LUT3 n320_s3 (
    .F(n320_8),
    .I0(n320_10),
    .I1(n320_11),
    .I2(ctrl_dly[1]) 
);
defparam n320_s3.INIT=8'h35;
  LUT3 n320_s4 (
    .F(n320_9),
    .I0(ctrl_dly[3]),
    .I1(n320_12),
    .I2(ctrl_dly[4]) 
);
defparam n320_s4.INIT=8'h53;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(n319_9),
    .I1(n319_10),
    .I2(ctrl_dly[1]) 
);
defparam n319_s3.INIT=8'h35;
  LUT3 n318_s3 (
    .F(n318_8),
    .I0(n320_10),
    .I1(n318_9),
    .I2(ctrl_dly[1]) 
);
defparam n318_s3.INIT=8'hA3;
  LUT3 n317_s3 (
    .F(n317_8),
    .I0(n319_9),
    .I1(n317_9),
    .I2(ctrl_dly[1]) 
);
defparam n317_s3.INIT=8'hAC;
  LUT4 n316_s3 (
    .F(n316_8),
    .I0(n316_9),
    .I1(n316_10),
    .I2(ctrl_dly[2]),
    .I3(n316_11) 
);
defparam n316_s3.INIT=16'hAFC0;
  LUT3 n315_s3 (
    .F(n315_8),
    .I0(n315_9),
    .I1(n315_10),
    .I2(ctrl_dly[2]) 
);
defparam n315_s3.INIT=8'h35;
  LUT3 n314_s3 (
    .F(n314_8),
    .I0(n314_9),
    .I1(n255_1),
    .I2(ctrl_dly[2]) 
);
defparam n314_s3.INIT=8'hA3;
  LUT4 n313_s3 (
    .F(n313_8),
    .I0(n313_9),
    .I1(n313_10),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[1]) 
);
defparam n313_s3.INIT=16'h5333;
  LUT4 n312_s3 (
    .F(n312_8),
    .I0(n312_9),
    .I1(n255_1),
    .I2(ctrl_dly[1]),
    .I3(ctrl_dly[2]) 
);
defparam n312_s3.INIT=16'hA333;
  LUT3 n311_s3 (
    .F(n311_8),
    .I0(n255_1),
    .I1(n256_1),
    .I2(n311_9) 
);
defparam n311_s3.INIT=8'h35;
  LUT3 n448_s3 (
    .F(n448_6),
    .I0(mantissa_III[9]),
    .I1(mantissa_III[7]),
    .I2(exponent_III[1]) 
);
defparam n448_s3.INIT=8'h53;
  LUT3 n448_s4 (
    .F(n448_7),
    .I0(n448_9),
    .I1(n448_10),
    .I2(exponent_III[0]) 
);
defparam n448_s4.INIT=8'hA3;
  LUT4 n448_s5 (
    .F(n448_8),
    .I0(mantissa_III[0]),
    .I1(n448_11),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n448_s5.INIT=16'hC53F;
  LUT3 n449_s3 (
    .F(n449_6),
    .I0(n448_9),
    .I1(n449_8),
    .I2(exponent_III[0]) 
);
defparam n449_s3.INIT=8'hCA;
  LUT4 n449_s4 (
    .F(n449_7),
    .I0(mantissa_III[2]),
    .I1(mantissa_III[3]),
    .I2(exponent_III[1]),
    .I3(n449_9) 
);
defparam n449_s4.INIT=16'hAFC0;
  LUT3 n450_s3 (
    .F(n450_6),
    .I0(n449_8),
    .I1(n450_8),
    .I2(exponent_III[0]) 
);
defparam n450_s3.INIT=8'hCA;
  LUT4 n450_s4 (
    .F(n450_7),
    .I0(mantissa_III[3]),
    .I1(mantissa_III[4]),
    .I2(exponent_III[1]),
    .I3(n450_9) 
);
defparam n450_s4.INIT=16'hAFC0;
  LUT3 n451_s3 (
    .F(n451_6),
    .I0(n450_8),
    .I1(n448_6),
    .I2(exponent_III[0]) 
);
defparam n451_s3.INIT=8'hCA;
  LUT4 n451_s4 (
    .F(n451_7),
    .I0(mantissa_III[4]),
    .I1(mantissa_III[5]),
    .I2(exponent_III[1]),
    .I3(n451_8) 
);
defparam n451_s4.INIT=16'h305F;
  LUT3 n320_s5 (
    .F(n320_10),
    .I0(n316_10),
    .I1(n320_13),
    .I2(ctrl_dly[2]) 
);
defparam n320_s5.INIT=8'hCA;
  LUT3 n320_s6 (
    .F(n320_11),
    .I0(n316_9),
    .I1(n320_14),
    .I2(ctrl_dly[2]) 
);
defparam n320_s6.INIT=8'hCA;
  LUT3 n320_s7 (
    .F(n320_12),
    .I0(ctrl_dly[0]),
    .I1(ctrl_dly[1]),
    .I2(ctrl_dly[2]) 
);
defparam n320_s7.INIT=8'h01;
  LUT3 n319_s4 (
    .F(n319_9),
    .I0(n313_9),
    .I1(n319_11),
    .I2(ctrl_dly[2]) 
);
defparam n319_s4.INIT=8'hCA;
  LUT3 n319_s5 (
    .F(n319_10),
    .I0(n319_12),
    .I1(n319_13),
    .I2(ctrl_dly[2]) 
);
defparam n319_s5.INIT=8'hCA;
  LUT3 n318_s4 (
    .F(n318_9),
    .I0(n312_9),
    .I1(n316_9),
    .I2(ctrl_dly[2]) 
);
defparam n318_s4.INIT=8'h35;
  LUT3 n317_s4 (
    .F(n317_9),
    .I0(n319_12),
    .I1(n256_1),
    .I2(ctrl_dly[2]) 
);
defparam n317_s4.INIT=8'hA3;
  LUT3 n316_s4 (
    .F(n316_9),
    .I0(n261_1),
    .I1(n260_1),
    .I2(ctrl_dly[0]) 
);
defparam n316_s4.INIT=8'h53;
  LUT3 n316_s5 (
    .F(n316_10),
    .I0(n259_1),
    .I1(n258_1),
    .I2(ctrl_dly[0]) 
);
defparam n316_s5.INIT=8'h53;
  LUT4 n316_s6 (
    .F(n316_11),
    .I0(n312_9),
    .I1(n255_1),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[1]) 
);
defparam n316_s6.INIT=16'hFA03;
  LUT4 n315_s4 (
    .F(n315_9),
    .I0(n256_1),
    .I1(n255_1),
    .I2(ctrl_dly[0]),
    .I3(ctrl_dly[1]) 
);
defparam n315_s4.INIT=16'h5333;
  LUT3 n315_s5 (
    .F(n315_10),
    .I0(n313_9),
    .I1(n319_12),
    .I2(ctrl_dly[1]) 
);
defparam n315_s5.INIT=8'hCA;
  LUT3 n314_s4 (
    .F(n314_9),
    .I0(n312_9),
    .I1(n316_10),
    .I2(ctrl_dly[1]) 
);
defparam n314_s4.INIT=8'hCA;
  LUT3 n313_s4 (
    .F(n313_9),
    .I0(n258_1),
    .I1(n257_1),
    .I2(ctrl_dly[0]) 
);
defparam n313_s4.INIT=8'h53;
  LUT4 n313_s5 (
    .F(n313_10),
    .I0(n256_1),
    .I1(n255_1),
    .I2(ctrl_dly[2]),
    .I3(ctrl_dly[0]) 
);
defparam n313_s5.INIT=16'h5333;
  LUT3 n312_s4 (
    .F(n312_9),
    .I0(n257_1),
    .I1(n256_1),
    .I2(ctrl_dly[0]) 
);
defparam n312_s4.INIT=8'h53;
  LUT3 n311_s4 (
    .F(n311_9),
    .I0(ctrl_dly[0]),
    .I1(ctrl_dly[1]),
    .I2(ctrl_dly[2]) 
);
defparam n311_s4.INIT=8'h80;
  LUT3 n448_s6 (
    .F(n448_9),
    .I0(mantissa_III[6]),
    .I1(mantissa_III[4]),
    .I2(exponent_III[1]) 
);
defparam n448_s6.INIT=8'h53;
  LUT3 n448_s7 (
    .F(n448_10),
    .I0(mantissa_III[5]),
    .I1(mantissa_III[3]),
    .I2(exponent_III[1]) 
);
defparam n448_s7.INIT=8'hAC;
  LUT3 n448_s8 (
    .F(n448_11),
    .I0(mantissa_III[1]),
    .I1(mantissa_III[2]),
    .I2(exponent_III[0]) 
);
defparam n448_s8.INIT=8'h3A;
  LUT3 n449_s5 (
    .F(n449_8),
    .I0(mantissa_III[7]),
    .I1(mantissa_III[5]),
    .I2(exponent_III[1]) 
);
defparam n449_s5.INIT=8'h53;
  LUT4 n449_s6 (
    .F(n449_9),
    .I0(mantissa_III[0]),
    .I1(mantissa_III[1]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n449_s6.INIT=16'h0CFA;
  LUT3 n450_s5 (
    .F(n450_8),
    .I0(mantissa_III[8]),
    .I1(mantissa_III[6]),
    .I2(exponent_III[1]) 
);
defparam n450_s5.INIT=8'h53;
  LUT4 n450_s6 (
    .F(n450_9),
    .I0(mantissa_III[1]),
    .I1(mantissa_III[2]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n450_s6.INIT=16'h0CFA;
  LUT4 n451_s5 (
    .F(n451_8),
    .I0(mantissa_III[3]),
    .I1(mantissa_III[2]),
    .I2(exponent_III[1]),
    .I3(exponent_III[0]) 
);
defparam n451_s5.INIT=16'hFA0C;
  LUT3 n320_s8 (
    .F(n320_13),
    .I0(n263_1),
    .I1(n262_1),
    .I2(ctrl_dly[0]) 
);
defparam n320_s8.INIT=8'h53;
  LUT3 n320_s9 (
    .F(n320_14),
    .I0(n265_1),
    .I1(n264_1),
    .I2(ctrl_dly[0]) 
);
defparam n320_s9.INIT=8'h53;
  LUT3 n319_s6 (
    .F(n319_11),
    .I0(n262_1),
    .I1(n261_1),
    .I2(ctrl_dly[0]) 
);
defparam n319_s6.INIT=8'h53;
  LUT3 n319_s7 (
    .F(n319_12),
    .I0(n260_1),
    .I1(n259_1),
    .I2(ctrl_dly[0]) 
);
defparam n319_s7.INIT=8'h53;
  LUT3 n319_s8 (
    .F(n319_13),
    .I0(n264_1),
    .I1(n263_1),
    .I2(ctrl_dly[0]) 
);
defparam n319_s8.INIT=8'h53;
  LUT4 n455_s2 (
    .F(n455_6),
    .I0(n451_6),
    .I1(exponent_III[0]),
    .I2(exponent_III[1]),
    .I3(exponent_III[2]) 
);
defparam n455_s2.INIT=16'hFCAA;
  DFFRE nullify_II_s0 (
    .Q(nullify_II),
    .D(n361_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_3_s0 (
    .Q(exponent_III[3]),
    .D(n400_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_2_s0 (
    .Q(exponent_III[2]),
    .D(n399_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_1_s0 (
    .Q(exponent_III[1]),
    .D(n398_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFSE exponent_III_0_s0 (
    .Q(exponent_III[0]),
    .D(n397_3),
    .CLK(clk_14m_d),
    .SET(level_II_11_4),
    .CE(cenop_Z) 
);
  DFFRE signbit_III_s0 (
    .Q(signbit_III),
    .D(signbit_II),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_12_s0 (
    .Q(op_result_Z[12]),
    .D(signbit_III),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_11_s0 (
    .Q(op_result_Z[11]),
    .D(n459_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_10_s0 (
    .Q(op_result_Z[10]),
    .D(n458_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_9_s0 (
    .Q(op_result_Z[9]),
    .D(n457_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_8_s0 (
    .Q(op_result_Z[8]),
    .D(n456_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_7_s0 (
    .Q(op_result_Z[7]),
    .D(n455_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_6_s0 (
    .Q(op_result_Z[6]),
    .D(n454_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_5_s0 (
    .Q(op_result_Z[5]),
    .D(n453_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_4_s0 (
    .Q(op_result_Z[4]),
    .D(n452_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_3_s0 (
    .Q(op_result_Z[3]),
    .D(n451_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_2_s0 (
    .Q(op_result_Z[2]),
    .D(n450_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_1_s0 (
    .Q(op_result_Z[1]),
    .D(n449_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE op_result_0_s0 (
    .Q(op_result_Z[0]),
    .D(n448_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE signbit_II_s0 (
    .Q(signbit_II),
    .D(n353_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  ALU n267_s (
    .SUM(n267_0_SUM),
    .COUT(n267_2),
    .I0(prev[13]),
    .I1(prev[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n267_s.ALU_MODE=0;
  ALU n266_s (
    .SUM(n266_0_SUM),
    .COUT(n266_2),
    .I0(prev[14]),
    .I1(prev[1]),
    .I3(GND),
    .CIN(n267_2) 
);
defparam n266_s.ALU_MODE=0;
  ALU n265_s (
    .SUM(n265_1),
    .COUT(n265_2),
    .I0(prev[15]),
    .I1(prev[2]),
    .I3(GND),
    .CIN(n266_2) 
);
defparam n265_s.ALU_MODE=0;
  ALU n264_s (
    .SUM(n264_1),
    .COUT(n264_2),
    .I0(prev[16]),
    .I1(prev[3]),
    .I3(GND),
    .CIN(n265_2) 
);
defparam n264_s.ALU_MODE=0;
  ALU n263_s (
    .SUM(n263_1),
    .COUT(n263_2),
    .I0(prev[17]),
    .I1(prev[4]),
    .I3(GND),
    .CIN(n264_2) 
);
defparam n263_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_1),
    .COUT(n262_2),
    .I0(prev[18]),
    .I1(prev[5]),
    .I3(GND),
    .CIN(n263_2) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_1),
    .COUT(n261_2),
    .I0(prev[19]),
    .I1(prev[6]),
    .I3(GND),
    .CIN(n262_2) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_1),
    .COUT(n260_2),
    .I0(prev[20]),
    .I1(prev[7]),
    .I3(GND),
    .CIN(n261_2) 
);
defparam n260_s.ALU_MODE=0;
  ALU n259_s (
    .SUM(n259_1),
    .COUT(n259_2),
    .I0(prev[21]),
    .I1(prev[8]),
    .I3(GND),
    .CIN(n260_2) 
);
defparam n259_s.ALU_MODE=0;
  ALU n258_s (
    .SUM(n258_1),
    .COUT(n258_2),
    .I0(prev[22]),
    .I1(prev[9]),
    .I3(GND),
    .CIN(n259_2) 
);
defparam n258_s.ALU_MODE=0;
  ALU n257_s (
    .SUM(n257_1),
    .COUT(n257_2),
    .I0(prev[23]),
    .I1(prev[10]),
    .I3(GND),
    .CIN(n258_2) 
);
defparam n257_s.ALU_MODE=0;
  ALU n256_s (
    .SUM(n256_1),
    .COUT(n256_2),
    .I0(prev[24]),
    .I1(prev[11]),
    .I3(GND),
    .CIN(n257_2) 
);
defparam n256_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_1),
    .COUT(n255_0_COUT),
    .I0(prev[25]),
    .I1(prev[12]),
    .I3(GND),
    .CIN(n256_2) 
);
defparam n255_s.ALU_MODE=0;
  ALU phase_0_s (
    .SUM(phase[0]),
    .COUT(phase_0_2),
    .I0(n320_7),
    .I1(phase_IV[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam phase_0_s.ALU_MODE=0;
  ALU phase_1_s (
    .SUM(phase[1]),
    .COUT(phase_1_2),
    .I0(n319_7),
    .I1(phase_IV[1]),
    .I3(GND),
    .CIN(phase_0_2) 
);
defparam phase_1_s.ALU_MODE=0;
  ALU phase_2_s (
    .SUM(phase[2]),
    .COUT(phase_2_2),
    .I0(n318_7),
    .I1(phase_IV[2]),
    .I3(GND),
    .CIN(phase_1_2) 
);
defparam phase_2_s.ALU_MODE=0;
  ALU phase_3_s (
    .SUM(phase[3]),
    .COUT(phase_3_2),
    .I0(n317_7),
    .I1(phase_IV[3]),
    .I3(GND),
    .CIN(phase_2_2) 
);
defparam phase_3_s.ALU_MODE=0;
  ALU phase_4_s (
    .SUM(phase[4]),
    .COUT(phase_4_2),
    .I0(n316_7),
    .I1(phase_IV[4]),
    .I3(GND),
    .CIN(phase_3_2) 
);
defparam phase_4_s.ALU_MODE=0;
  ALU phase_5_s (
    .SUM(phase[5]),
    .COUT(phase_5_2),
    .I0(n315_7),
    .I1(phase_IV[5]),
    .I3(GND),
    .CIN(phase_4_2) 
);
defparam phase_5_s.ALU_MODE=0;
  ALU phase_6_s (
    .SUM(phase[6]),
    .COUT(phase_6_2),
    .I0(n314_7),
    .I1(phase_IV[6]),
    .I3(GND),
    .CIN(phase_5_2) 
);
defparam phase_6_s.ALU_MODE=0;
  ALU phase_7_s (
    .SUM(phase[7]),
    .COUT(phase_7_2),
    .I0(n313_7),
    .I1(phase_IV[7]),
    .I3(GND),
    .CIN(phase_6_2) 
);
defparam phase_7_s.ALU_MODE=0;
  ALU phase_8_s (
    .SUM(phase[8]),
    .COUT(phase_8_2),
    .I0(n312_7),
    .I1(phase_IV[8]),
    .I3(GND),
    .CIN(phase_7_2) 
);
defparam phase_8_s.ALU_MODE=0;
  ALU phase_9_s (
    .SUM(phase[9]),
    .COUT(phase_9_0_COUT),
    .I0(n311_7),
    .I1(phase_IV[9]),
    .I3(GND),
    .CIN(phase_8_2) 
);
defparam phase_9_s.ALU_MODE=0;
  ALU subtresult_0_s (
    .SUM(subtresult[0]),
    .COUT(subtresult_0_3),
    .I0(eg_V_Z[0]),
    .I1(logsin_II[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam subtresult_0_s.ALU_MODE=0;
  ALU subtresult_1_s (
    .SUM(subtresult[1]),
    .COUT(subtresult_1_3),
    .I0(eg_V_Z[1]),
    .I1(logsin_II[3]),
    .I3(GND),
    .CIN(subtresult_0_3) 
);
defparam subtresult_1_s.ALU_MODE=0;
  ALU subtresult_2_s (
    .SUM(subtresult[2]),
    .COUT(subtresult_2_3),
    .I0(eg_V_Z[2]),
    .I1(logsin_II[4]),
    .I3(GND),
    .CIN(subtresult_1_3) 
);
defparam subtresult_2_s.ALU_MODE=0;
  ALU subtresult_3_s (
    .SUM(subtresult[3]),
    .COUT(subtresult_3_3),
    .I0(eg_V_Z[3]),
    .I1(logsin_II[5]),
    .I3(GND),
    .CIN(subtresult_2_3) 
);
defparam subtresult_3_s.ALU_MODE=0;
  ALU subtresult_4_s (
    .SUM(subtresult[4]),
    .COUT(subtresult_4_3),
    .I0(eg_V_Z[4]),
    .I1(logsin_II[6]),
    .I3(GND),
    .CIN(subtresult_3_3) 
);
defparam subtresult_4_s.ALU_MODE=0;
  ALU subtresult_5_s (
    .SUM(subtresult[5]),
    .COUT(subtresult_5_3),
    .I0(eg_V_Z[5]),
    .I1(logsin_II[7]),
    .I3(GND),
    .CIN(subtresult_4_3) 
);
defparam subtresult_5_s.ALU_MODE=0;
  ALU subtresult_6_s (
    .SUM(subtresult[6]),
    .COUT(subtresult_6_3),
    .I0(eg_V_Z[6]),
    .I1(logsin_II[8]),
    .I3(GND),
    .CIN(subtresult_5_3) 
);
defparam subtresult_6_s.ALU_MODE=0;
  ALU subtresult_7_s (
    .SUM(subtresult[7]),
    .COUT(subtresult_7_3),
    .I0(eg_V_Z[7]),
    .I1(logsin_II[9]),
    .I3(GND),
    .CIN(subtresult_6_3) 
);
defparam subtresult_7_s.ALU_MODE=0;
  ALU subtresult_8_s (
    .SUM(subtresult[8]),
    .COUT(subtresult_8_3),
    .I0(eg_V_Z[8]),
    .I1(logsin_II[10]),
    .I3(GND),
    .CIN(subtresult_7_3) 
);
defparam subtresult_8_s.ALU_MODE=0;
  ALU subtresult_9_s (
    .SUM(subtresult[9]),
    .COUT(subtresult[10]),
    .I0(eg_V_Z[9]),
    .I1(logsin_II[11]),
    .I3(GND),
    .CIN(subtresult_8_3) 
);
defparam subtresult_9_s.ALU_MODE=0;
  jtopl_sh_10 u_delay (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .pre_con(pre_con),
    .con_I_3(con_I_3),
    .op_Z(op_Z),
    .fb_I(fb_I[2:0]),
    .group_Z(group_Z[1:0]),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .ctrl_dly(ctrl_dly[8:0])
);
  jtopl_sh_11 u_condly (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .ctrl_dly(ctrl_dly[4:3]),
    .op_out(op_out),
    .con_out(con_out)
);
  jtopl_sh_12 u_csr0 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .prev0_din(prev0_din[25:0]),
    .prev0(prev0[25:0])
);
  jtopl_sh_13 u_csr1 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .prev1_din(prev1_din[25:0]),
    .prev1(prev1[25:0])
);
  jtopl_sh_14 u_csr2 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .prev2_din(prev2_din[25:0]),
    .prev2(prev2[25:0])
);
  jtopl_logsin_0 u_logsin (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .aux_I(aux_I[7:0]),
    .logsin_II(logsin_II[11:0])
);
  jtopl_exprom_0 u_exprom (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .level_II(level_II[7:0]),
    .mantissa_III(mantissa_III[9:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_op_0 */
module jtopl_single_acc_0 (
  clk_14m_d,
  cenop_Z,
  n6_7,
  zero,
  op_out,
  con_out,
  rhy_en_Z,
  op_result_Z,
  slot_Z,
  w_sound_out1
)
;
input clk_14m_d;
input cenop_Z;
input n6_7;
input zero;
input op_out;
input con_out;
input rhy_en_Z;
input [12:0] op_result_Z;
input [7:2] slot_Z;
output [15:0] w_sound_out1;
wire n41_3;
wire n42_3;
wire n43_3;
wire n44_3;
wire n45_3;
wire n46_3;
wire n47_3;
wire n48_3;
wire n49_3;
wire n50_3;
wire n51_3;
wire n52_3;
wire n53_3;
wire n54_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n65_4;
wire n66_4;
wire n67_4;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n73_4;
wire n74_4;
wire current_0_7;
wire current_0_8;
wire current_0_9;
wire n40_1;
wire n40_2;
wire n39_1;
wire n39_2;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire [16:0] current;
wire [16:0] acc;
wire VCC;
wire GND;
  LUT3 n41_s0 (
    .F(n41_3),
    .I0(n24_1),
    .I1(current[16]),
    .I2(zero) 
);
defparam n41_s0.INIT=8'hCA;
  LUT3 n42_s0 (
    .F(n42_3),
    .I0(n25_1),
    .I1(current[16]),
    .I2(zero) 
);
defparam n42_s0.INIT=8'hCA;
  LUT3 n43_s0 (
    .F(n43_3),
    .I0(n26_1),
    .I1(current[16]),
    .I2(zero) 
);
defparam n43_s0.INIT=8'hCA;
  LUT3 n44_s0 (
    .F(n44_3),
    .I0(n27_1),
    .I1(current[16]),
    .I2(zero) 
);
defparam n44_s0.INIT=8'hCA;
  LUT3 n45_s0 (
    .F(n45_3),
    .I0(n28_1),
    .I1(current[12]),
    .I2(zero) 
);
defparam n45_s0.INIT=8'hCA;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(n29_1),
    .I1(current[11]),
    .I2(zero) 
);
defparam n46_s0.INIT=8'hCA;
  LUT3 n47_s0 (
    .F(n47_3),
    .I0(n30_1),
    .I1(current[10]),
    .I2(zero) 
);
defparam n47_s0.INIT=8'hCA;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(n31_1),
    .I1(current[9]),
    .I2(zero) 
);
defparam n48_s0.INIT=8'hCA;
  LUT3 n49_s0 (
    .F(n49_3),
    .I0(n32_1),
    .I1(current[8]),
    .I2(zero) 
);
defparam n49_s0.INIT=8'hCA;
  LUT3 n50_s0 (
    .F(n50_3),
    .I0(n33_1),
    .I1(current[7]),
    .I2(zero) 
);
defparam n50_s0.INIT=8'hCA;
  LUT3 n51_s0 (
    .F(n51_3),
    .I0(n34_1),
    .I1(current[6]),
    .I2(zero) 
);
defparam n51_s0.INIT=8'hCA;
  LUT3 n52_s0 (
    .F(n52_3),
    .I0(n35_1),
    .I1(current[5]),
    .I2(zero) 
);
defparam n52_s0.INIT=8'hCA;
  LUT3 n53_s0 (
    .F(n53_3),
    .I0(n36_1),
    .I1(current[4]),
    .I2(zero) 
);
defparam n53_s0.INIT=8'hCA;
  LUT3 n54_s0 (
    .F(n54_3),
    .I0(n37_1),
    .I1(current[3]),
    .I2(zero) 
);
defparam n54_s0.INIT=8'hCA;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(n38_1),
    .I1(current[2]),
    .I2(zero) 
);
defparam n55_s0.INIT=8'hCA;
  LUT3 n56_s0 (
    .F(n56_3),
    .I0(n39_1),
    .I1(current[1]),
    .I2(zero) 
);
defparam n56_s0.INIT=8'hCA;
  LUT3 n57_s0 (
    .F(n57_3),
    .I0(n40_1),
    .I1(current[0]),
    .I2(zero) 
);
defparam n57_s0.INIT=8'hCA;
  LUT3 n60_s1 (
    .F(n60_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[14]) 
);
defparam n60_s1.INIT=8'hD4;
  LUT3 n61_s1 (
    .F(n61_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[13]) 
);
defparam n61_s1.INIT=8'hD4;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[12]) 
);
defparam n62_s1.INIT=8'hD4;
  LUT3 n63_s1 (
    .F(n63_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[11]) 
);
defparam n63_s1.INIT=8'hD4;
  LUT3 n64_s1 (
    .F(n64_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[10]) 
);
defparam n64_s1.INIT=8'hD4;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[9]) 
);
defparam n65_s1.INIT=8'hD4;
  LUT3 n66_s1 (
    .F(n66_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[8]) 
);
defparam n66_s1.INIT=8'hD4;
  LUT3 n67_s1 (
    .F(n67_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[7]) 
);
defparam n67_s1.INIT=8'hD4;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[6]) 
);
defparam n68_s1.INIT=8'hD4;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[5]) 
);
defparam n69_s1.INIT=8'hD4;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[4]) 
);
defparam n70_s1.INIT=8'hD4;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[3]) 
);
defparam n71_s1.INIT=8'hD4;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[2]) 
);
defparam n72_s1.INIT=8'hD4;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[1]) 
);
defparam n73_s1.INIT=8'hD4;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(acc[16]),
    .I1(acc[15]),
    .I2(acc[0]) 
);
defparam n74_s1.INIT=8'hD4;
  LUT4 current_1_s1 (
    .F(current[1]),
    .I0(op_result_Z[0]),
    .I1(op_result_Z[1]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_1_s1.INIT=16'h0A0C;
  LUT4 current_2_s1 (
    .F(current[2]),
    .I0(op_result_Z[1]),
    .I1(op_result_Z[2]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_2_s1.INIT=16'h0A0C;
  LUT4 current_3_s1 (
    .F(current[3]),
    .I0(op_result_Z[2]),
    .I1(op_result_Z[3]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_3_s1.INIT=16'h0A0C;
  LUT4 current_4_s1 (
    .F(current[4]),
    .I0(op_result_Z[3]),
    .I1(op_result_Z[4]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_4_s1.INIT=16'h0A0C;
  LUT4 current_5_s1 (
    .F(current[5]),
    .I0(op_result_Z[4]),
    .I1(op_result_Z[5]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_5_s1.INIT=16'h0A0C;
  LUT4 current_6_s1 (
    .F(current[6]),
    .I0(op_result_Z[5]),
    .I1(op_result_Z[6]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_6_s1.INIT=16'h0A0C;
  LUT4 current_7_s1 (
    .F(current[7]),
    .I0(op_result_Z[6]),
    .I1(op_result_Z[7]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_7_s1.INIT=16'h0A0C;
  LUT4 current_8_s1 (
    .F(current[8]),
    .I0(op_result_Z[7]),
    .I1(op_result_Z[8]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_8_s1.INIT=16'h0A0C;
  LUT4 current_9_s1 (
    .F(current[9]),
    .I0(op_result_Z[8]),
    .I1(op_result_Z[9]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_9_s1.INIT=16'h0A0C;
  LUT4 current_10_s1 (
    .F(current[10]),
    .I0(op_result_Z[9]),
    .I1(op_result_Z[10]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_10_s1.INIT=16'h0A0C;
  LUT4 current_11_s1 (
    .F(current[11]),
    .I0(op_result_Z[10]),
    .I1(op_result_Z[11]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_11_s1.INIT=16'h0A0C;
  LUT4 current_12_s1 (
    .F(current[12]),
    .I0(op_result_Z[11]),
    .I1(op_result_Z[12]),
    .I2(current_0_7),
    .I3(current_0_8) 
);
defparam current_12_s1.INIT=16'h0A0C;
  LUT2 current_0_s2 (
    .F(current_0_7),
    .I0(op_out),
    .I1(con_out) 
);
defparam current_0_s2.INIT=4'h1;
  LUT4 current_0_s3 (
    .F(current_0_8),
    .I0(slot_Z[2]),
    .I1(slot_Z[7]),
    .I2(current_0_9),
    .I3(rhy_en_Z) 
);
defparam current_0_s3.INIT=16'hEF00;
  LUT4 current_0_s4 (
    .F(current_0_9),
    .I0(slot_Z[3]),
    .I1(slot_Z[4]),
    .I2(slot_Z[5]),
    .I3(slot_Z[6]) 
);
defparam current_0_s4.INIT=16'h0001;
  LUT3 current_16_s2 (
    .F(current[16]),
    .I0(op_out),
    .I1(con_out),
    .I2(op_result_Z[12]) 
);
defparam current_16_s2.INIT=8'hE0;
  LUT4 current_0_s5 (
    .F(current[0]),
    .I0(op_out),
    .I1(con_out),
    .I2(current_0_8),
    .I3(op_result_Z[0]) 
);
defparam current_0_s5.INIT=16'h0E00;
  DFFRE acc_15_s0 (
    .Q(acc[15]),
    .D(n42_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_14_s0 (
    .Q(acc[14]),
    .D(n43_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_13_s0 (
    .Q(acc[13]),
    .D(n44_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_12_s0 (
    .Q(acc[12]),
    .D(n45_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_11_s0 (
    .Q(acc[11]),
    .D(n46_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_10_s0 (
    .Q(acc[10]),
    .D(n47_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_9_s0 (
    .Q(acc[9]),
    .D(n48_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_8_s0 (
    .Q(acc[8]),
    .D(n49_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_7_s0 (
    .Q(acc[7]),
    .D(n50_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_6_s0 (
    .Q(acc[6]),
    .D(n51_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_5_s0 (
    .Q(acc[5]),
    .D(n52_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_4_s0 (
    .Q(acc[4]),
    .D(n53_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_3_s0 (
    .Q(acc[3]),
    .D(n54_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_2_s0 (
    .Q(acc[2]),
    .D(n55_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_1_s0 (
    .Q(acc[1]),
    .D(n56_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE acc_0_s0 (
    .Q(acc[0]),
    .D(n57_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  DFFRE snd_15_s0 (
    .Q(w_sound_out1[15]),
    .D(acc[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_14_s0 (
    .Q(w_sound_out1[14]),
    .D(n60_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_13_s0 (
    .Q(w_sound_out1[13]),
    .D(n61_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_12_s0 (
    .Q(w_sound_out1[12]),
    .D(n62_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_11_s0 (
    .Q(w_sound_out1[11]),
    .D(n63_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_10_s0 (
    .Q(w_sound_out1[10]),
    .D(n64_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_9_s0 (
    .Q(w_sound_out1[9]),
    .D(n65_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_8_s0 (
    .Q(w_sound_out1[8]),
    .D(n66_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_7_s0 (
    .Q(w_sound_out1[7]),
    .D(n67_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_6_s0 (
    .Q(w_sound_out1[6]),
    .D(n68_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_5_s0 (
    .Q(w_sound_out1[5]),
    .D(n69_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_4_s0 (
    .Q(w_sound_out1[4]),
    .D(n70_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_3_s0 (
    .Q(w_sound_out1[3]),
    .D(n71_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_2_s0 (
    .Q(w_sound_out1[2]),
    .D(n72_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_1_s0 (
    .Q(w_sound_out1[1]),
    .D(n73_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE snd_0_s0 (
    .Q(w_sound_out1[0]),
    .D(n74_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n6_7) 
);
  DFFRE acc_16_s0 (
    .Q(acc[16]),
    .D(n41_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_Z) 
);
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_2),
    .I0(current[0]),
    .I1(acc[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_1),
    .COUT(n39_2),
    .I0(current[1]),
    .I1(acc[1]),
    .I3(GND),
    .CIN(n40_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(current[2]),
    .I1(acc[2]),
    .I3(GND),
    .CIN(n39_2) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(current[3]),
    .I1(acc[3]),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(current[4]),
    .I1(acc[4]),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(current[5]),
    .I1(acc[5]),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(current[6]),
    .I1(acc[6]),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(current[7]),
    .I1(acc[7]),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(current[8]),
    .I1(acc[8]),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(current[9]),
    .I1(acc[9]),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(current[10]),
    .I1(acc[10]),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(current[11]),
    .I1(acc[11]),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(current[12]),
    .I1(acc[12]),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(current[16]),
    .I1(acc[13]),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(current[16]),
    .I1(acc[14]),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(current[16]),
    .I1(acc[15]),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(current[16]),
    .I1(acc[16]),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_single_acc_0 */
module jtopl_acc_0 (
  clk_14m_d,
  cenop_Z,
  n6_7,
  zero,
  op_out,
  con_out,
  rhy_en_Z,
  op_result_Z,
  slot_Z,
  w_sound_out1
)
;
input clk_14m_d;
input cenop_Z;
input n6_7;
input zero;
input op_out;
input con_out;
input rhy_en_Z;
input [12:0] op_result_Z;
input [7:2] slot_Z;
output [15:0] w_sound_out1;
wire VCC;
wire GND;
  jtopl_single_acc_0 u_acc_0 (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .n6_7(n6_7),
    .zero(zero),
    .op_out(op_out),
    .con_out(con_out),
    .rhy_en_Z(rhy_en_Z),
    .op_result_Z(op_result_Z[12:0]),
    .slot_Z(slot_Z[7:2]),
    .w_sound_out1(w_sound_out1[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_acc_0 */
module jtopl_0 (
  bus_write,
  write_6,
  clk_14m_d,
  audio_mclk_d,
  n250_5,
  n251_5,
  cenop_Z,
  n40_5,
  bus_address,
  bus_wdata,
  cnt,
  write_4,
  flagen_A_Z,
  flagen_B_Z,
  din_mx_0_4,
  n13_5,
  n6_9,
  pre_A,
  pre_B,
  w_sound_out1
)
;
input bus_write;
input write_6;
input clk_14m_d;
input audio_mclk_d;
input n250_5;
input n251_5;
input cenop_Z;
input n40_5;
input [3:0] bus_address;
input [7:0] bus_wdata;
input [1:0] cnt;
output write_4;
output flagen_A_Z;
output flagen_B_Z;
output din_mx_0_4;
output n13_5;
output n6_9;
output pre_A;
output pre_B;
output [15:0] w_sound_out1;
wire write;
wire rhy_en_Z;
wire am_dep_Z;
wire vib_dep_Z;
wire load_A_Z;
wire load_B_Z;
wire clr_flag_A_Z;
wire clr_flag_B_Z;
wire keyon_I_Z;
wire con_I_3;
wire zero;
wire op_Z;
wire pre_con;
wire rhyon_csr;
wire rhy_oen_Z;
wire pre_keyon;
wire ksr_II;
wire viben_I;
wire amen_IV;
wire n6_7;
wire pg_rst_II_Z;
wire op_out;
wire con_out;
wire [7:0] value_B_Z;
wire [7:0] value_A_Z;
wire [1:0] wavsel_I_Z;
wire [1:0] group_Z;
wire [17:2] slot_Z;
wire [2:0] block_I;
wire [9:0] fnum_I;
wire [2:0] fb_I;
wire [3:0] rrate_I;
wire [3:0] sl_I;
wire [3:0] drate_I;
wire [3:0] arate_I;
wire [5:0] tl_IV;
wire [1:0] ksl_IV;
wire [3:0] mul_II;
wire [29:29] shift_out;
wire [2:0] vib_cnt;
wire [3:0] trem_Z;
wire [3:1] keycode_II_Z;
wire [9:0] phase_IV;
wire [9:0] eg_V_Z;
wire [12:0] op_result_Z;
wire VCC;
wire GND;
  LUT3 write_s1 (
    .F(write_4),
    .I0(bus_address[2]),
    .I1(bus_address[3]),
    .I2(bus_address[1]) 
);
defparam write_s1.INIT=8'h10;
  LUT3 write_s2 (
    .F(write),
    .I0(bus_write),
    .I1(write_6),
    .I2(write_4) 
);
defparam write_s2.INIT=8'h80;
  jtopl_mmr_0 u_mmr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n250_5(n250_5),
    .n251_5(n251_5),
    .cenop_Z(cenop_Z),
    .write(write),
    .bus_write(bus_write),
    .write_6(write_6),
    .write_4(write_4),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address(bus_address[0]),
    .cnt(cnt[1:0]),
    .rhy_en_Z(rhy_en_Z),
    .am_dep_Z(am_dep_Z),
    .vib_dep_Z(vib_dep_Z),
    .load_A_Z(load_A_Z),
    .load_B_Z(load_B_Z),
    .flagen_A_Z(flagen_A_Z),
    .flagen_B_Z(flagen_B_Z),
    .clr_flag_A_Z(clr_flag_A_Z),
    .clr_flag_B_Z(clr_flag_B_Z),
    .keyon_I_Z(keyon_I_Z),
    .con_I_3(con_I_3),
    .zero(zero),
    .op_Z(op_Z),
    .pre_con(pre_con),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .pre_keyon(pre_keyon),
    .ksr_II(ksr_II),
    .viben_I(viben_I),
    .amen_IV(amen_IV),
    .din_mx_0_4(din_mx_0_4),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .value_B_Z(value_B_Z[7:0]),
    .value_A_Z(value_A_Z[7:0]),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .group_Z(group_Z[1:0]),
    .slot_Z_2(slot_Z[2]),
    .slot_Z_3(slot_Z[3]),
    .slot_Z_4(slot_Z[4]),
    .slot_Z_5(slot_Z[5]),
    .slot_Z_6(slot_Z[6]),
    .slot_Z_7(slot_Z[7]),
    .slot_Z_8(slot_Z[8]),
    .slot_Z_13(slot_Z[13]),
    .slot_Z_14(slot_Z[14]),
    .slot_Z_17(slot_Z[17]),
    .block_I(block_I[2:0]),
    .fnum_I(fnum_I[9:0]),
    .fb_I(fb_I[2:0]),
    .rrate_I(rrate_I[3:0]),
    .sl_I(sl_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .tl_IV(tl_IV[5:0]),
    .ksl_IV(ksl_IV[1:0]),
    .mul_II(mul_II[3:0]),
    .shift_out(shift_out[29])
);
  jtopl_timers_0 u_timers (
    .load_A_Z(load_A_Z),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .clr_flag_A_Z(clr_flag_A_Z),
    .cenop_Z(cenop_Z),
    .zero(zero),
    .load_B_Z(load_B_Z),
    .clr_flag_B_Z(clr_flag_B_Z),
    .value_A_Z(value_A_Z[7:0]),
    .value_B_Z(value_B_Z[7:0]),
    .pre_A(pre_A),
    .n6_7(n6_7),
    .pre_B(pre_B)
);
  jtopl_lfo_0 u_lfo (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .cenop_Z(cenop_Z),
    .n6_7(n6_7),
    .zero(zero),
    .slot_Z_8(slot_Z[8]),
    .slot_Z_17(slot_Z[17]),
    .vib_cnt(vib_cnt[2:0]),
    .trem_Z(trem_Z[3:0])
);
  jtopl_pg_0 u_pg (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .audio_mclk_d(audio_mclk_d),
    .n40_5(n40_5),
    .din_mx_0_4(din_mx_0_4),
    .pg_rst_II_Z(pg_rst_II_Z),
    .rhy_en_Z(rhy_en_Z),
    .zero(zero),
    .viben_I(viben_I),
    .vib_dep_Z(vib_dep_Z),
    .block_I(block_I[2:0]),
    .slot_Z_13(slot_Z[13]),
    .slot_Z_14(slot_Z[14]),
    .slot_Z_17(slot_Z[17]),
    .mul_II(mul_II[3:0]),
    .fnum_I(fnum_I[9:0]),
    .vib_cnt(vib_cnt[2:0]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .phase_IV(phase_IV[9:0])
);
  jtopl_eg_0 u_eg (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .pre_keyon(pre_keyon),
    .rhyon_csr(rhyon_csr),
    .rhy_oen_Z(rhy_oen_Z),
    .audio_mclk_d(audio_mclk_d),
    .n6_7(n6_7),
    .zero(zero),
    .din_mx_0_4(din_mx_0_4),
    .keyon_I_Z(keyon_I_Z),
    .ksr_II(ksr_II),
    .am_dep_Z(am_dep_Z),
    .amen_IV(amen_IV),
    .fnum_I(fnum_I[9:6]),
    .keycode_II_Z(keycode_II_Z[3:1]),
    .sl_I(sl_I[3:0]),
    .rrate_I(rrate_I[3:0]),
    .drate_I(drate_I[3:0]),
    .arate_I(arate_I[3:0]),
    .shift_out(shift_out[29]),
    .tl_IV(tl_IV[5:0]),
    .trem_Z(trem_Z[3:0]),
    .ksl_IV(ksl_IV[1:0]),
    .pg_rst_II_Z(pg_rst_II_Z),
    .eg_V_Z(eg_V_Z[9:0])
);
  jtopl_op_0 u_op (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .pre_con(pre_con),
    .con_I_3(con_I_3),
    .op_Z(op_Z),
    .phase_IV(phase_IV[9:0]),
    .eg_V_Z(eg_V_Z[9:0]),
    .fb_I(fb_I[2:0]),
    .group_Z(group_Z[1:0]),
    .wavsel_I_Z(wavsel_I_Z[1:0]),
    .op_out(op_out),
    .con_out(con_out),
    .op_result_Z(op_result_Z[12:0])
);
  jtopl_acc_0 u_acc (
    .clk_14m_d(clk_14m_d),
    .cenop_Z(cenop_Z),
    .n6_7(n6_7),
    .zero(zero),
    .op_out(op_out),
    .con_out(con_out),
    .rhy_en_Z(rhy_en_Z),
    .op_result_Z(op_result_Z[12:0]),
    .slot_Z(slot_Z[7:2]),
    .w_sound_out1(w_sound_out1[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl_0 */
module jtopl2_0 (
  bus_write,
  write_6,
  clk_14m_d,
  audio_mclk_d,
  n250_5,
  n251_5,
  cenop_Z,
  n40_5,
  bus_address,
  bus_wdata,
  cnt,
  write_4,
  flagen_A_Z,
  flagen_B_Z,
  din_mx_0_4,
  n13_5,
  n6_9,
  pre_A,
  pre_B,
  w_sound_out1
)
;
input bus_write;
input write_6;
input clk_14m_d;
input audio_mclk_d;
input n250_5;
input n251_5;
input cenop_Z;
input n40_5;
input [3:0] bus_address;
input [7:0] bus_wdata;
input [1:0] cnt;
output write_4;
output flagen_A_Z;
output flagen_B_Z;
output din_mx_0_4;
output n13_5;
output n6_9;
output pre_A;
output pre_B;
output [15:0] w_sound_out1;
wire VCC;
wire GND;
  jtopl_0 u_base (
    .bus_write(bus_write),
    .write_6(write_6),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n250_5(n250_5),
    .n251_5(n251_5),
    .cenop_Z(cenop_Z),
    .n40_5(n40_5),
    .bus_address(bus_address[3:0]),
    .bus_wdata(bus_wdata[7:0]),
    .cnt(cnt[1:0]),
    .write_4(write_4),
    .flagen_A_Z(flagen_A_Z),
    .flagen_B_Z(flagen_B_Z),
    .din_mx_0_4(din_mx_0_4),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .pre_A(pre_A),
    .pre_B(pre_B),
    .w_sound_out1(w_sound_out1[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* jtopl2_0 */
module dual_opl2 (
  clk_14m_d,
  n40_5,
  bus_write,
  ff_enable,
  n227_5,
  audio_mclk_d,
  bus_address,
  bus_wdata,
  bus_opl2_rdata_en,
  write_4,
  flagen_A_Z,
  flagen_B_Z,
  cenop_29,
  pre_A,
  pre_B,
  write_4_6,
  flagen_A_Z_7,
  flagen_B_Z_8,
  pre_A_9,
  pre_B_10,
  w_opl2_out_l,
  w_opl2_out_r
)
;
input clk_14m_d;
input n40_5;
input bus_write;
input ff_enable;
input n227_5;
input audio_mclk_d;
input [7:0] bus_address;
input [7:0] bus_wdata;
output bus_opl2_rdata_en;
output write_4;
output flagen_A_Z;
output flagen_B_Z;
output cenop_29;
output pre_A;
output pre_B;
output write_4_6;
output flagen_A_Z_7;
output flagen_B_Z_8;
output pre_A_9;
output pre_B_10;
output [15:0] w_opl2_out_l;
output [15:0] w_opl2_out_r;
wire ff_ready_6;
wire n78_10;
wire write_6;
wire n250_5;
wire n251_5;
wire cenop_Z;
wire w_sound_en0;
wire din_mx_0_4;
wire n13_5;
wire n6_9;
wire [1:0] cnt;
wire [15:0] w_sound_out0;
wire [15:0] w_sound_out1;
wire VCC;
wire GND;
  LUT4 ff_ready_s3 (
    .F(ff_ready_6),
    .I0(bus_write),
    .I1(bus_address[2]),
    .I2(bus_address[3]),
    .I3(write_6) 
);
defparam ff_ready_s3.INIT=16'h0100;
  LUT3 n78_s4 (
    .F(n78_10),
    .I0(ff_ready_6),
    .I1(bus_opl2_rdata_en),
    .I2(ff_enable) 
);
defparam n78_s4.INIT=8'h2C;
  DFFRE ff_sound_out0_15_s0 (
    .Q(w_opl2_out_l[15]),
    .D(w_sound_out0[15]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_14_s0 (
    .Q(w_opl2_out_l[14]),
    .D(w_sound_out0[14]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_13_s0 (
    .Q(w_opl2_out_l[13]),
    .D(w_sound_out0[13]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_12_s0 (
    .Q(w_opl2_out_l[12]),
    .D(w_sound_out0[12]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_11_s0 (
    .Q(w_opl2_out_l[11]),
    .D(w_sound_out0[11]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_10_s0 (
    .Q(w_opl2_out_l[10]),
    .D(w_sound_out0[10]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_9_s0 (
    .Q(w_opl2_out_l[9]),
    .D(w_sound_out0[9]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_8_s0 (
    .Q(w_opl2_out_l[8]),
    .D(w_sound_out0[8]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_7_s0 (
    .Q(w_opl2_out_l[7]),
    .D(w_sound_out0[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_6_s0 (
    .Q(w_opl2_out_l[6]),
    .D(w_sound_out0[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_5_s0 (
    .Q(w_opl2_out_l[5]),
    .D(w_sound_out0[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_4_s0 (
    .Q(w_opl2_out_l[4]),
    .D(w_sound_out0[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_3_s0 (
    .Q(w_opl2_out_l[3]),
    .D(w_sound_out0[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_2_s0 (
    .Q(w_opl2_out_l[2]),
    .D(w_sound_out0[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_1_s0 (
    .Q(w_opl2_out_l[1]),
    .D(w_sound_out0[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out0_0_s0 (
    .Q(w_opl2_out_l[0]),
    .D(w_sound_out0[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_15_s0 (
    .Q(w_opl2_out_r[15]),
    .D(w_sound_out1[15]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_14_s0 (
    .Q(w_opl2_out_r[14]),
    .D(w_sound_out1[14]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_13_s0 (
    .Q(w_opl2_out_r[13]),
    .D(w_sound_out1[13]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_12_s0 (
    .Q(w_opl2_out_r[12]),
    .D(w_sound_out1[12]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_11_s0 (
    .Q(w_opl2_out_r[11]),
    .D(w_sound_out1[11]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_10_s0 (
    .Q(w_opl2_out_r[10]),
    .D(w_sound_out1[10]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_9_s0 (
    .Q(w_opl2_out_r[9]),
    .D(w_sound_out1[9]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_8_s0 (
    .Q(w_opl2_out_r[8]),
    .D(w_sound_out1[8]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_7_s0 (
    .Q(w_opl2_out_r[7]),
    .D(w_sound_out1[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_6_s0 (
    .Q(w_opl2_out_r[6]),
    .D(w_sound_out1[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_5_s0 (
    .Q(w_opl2_out_r[5]),
    .D(w_sound_out1[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_4_s0 (
    .Q(w_opl2_out_r[4]),
    .D(w_sound_out1[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_3_s0 (
    .Q(w_opl2_out_r[3]),
    .D(w_sound_out1[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_2_s0 (
    .Q(w_opl2_out_r[2]),
    .D(w_sound_out1[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_1_s0 (
    .Q(w_opl2_out_r[1]),
    .D(w_sound_out1[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_sound_out1_0_s0 (
    .Q(w_opl2_out_r[0]),
    .D(w_sound_out1[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(w_sound_en0) 
);
  DFFRE ff_rdata_en_s2 (
    .Q(bus_opl2_rdata_en),
    .D(n78_10),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_rdata_en_s2.INIT=1'b0;
  jtopl2 u_opl2_0 (
    .n227_5(n227_5),
    .bus_write(bus_write),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .din_mx_0_4(din_mx_0_4),
    .n40_5(n40_5),
    .bus_address(bus_address[7:0]),
    .bus_wdata(bus_wdata[7:0]),
    .write_4(write_4),
    .write_6(write_6),
    .flagen_A_Z(flagen_A_Z),
    .flagen_B_Z(flagen_B_Z),
    .n250_5(n250_5),
    .n251_5(n251_5),
    .cenop_Z(cenop_Z),
    .cenop_29(cenop_29),
    .w_sound_en0(w_sound_en0),
    .pre_A(pre_A),
    .pre_B(pre_B),
    .cnt(cnt[1:0]),
    .w_sound_out0(w_sound_out0[15:0])
);
  jtopl2_0 u_opl2_1 (
    .bus_write(bus_write),
    .write_6(write_6),
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .n250_5(n250_5),
    .n251_5(n251_5),
    .cenop_Z(cenop_Z),
    .n40_5(n40_5),
    .bus_address(bus_address[3:0]),
    .bus_wdata(bus_wdata[7:0]),
    .cnt(cnt[1:0]),
    .write_4(write_4_6),
    .flagen_A_Z(flagen_A_Z_7),
    .flagen_B_Z(flagen_B_Z_8),
    .din_mx_0_4(din_mx_0_4),
    .n13_5(n13_5),
    .n6_9(n6_9),
    .pre_A(pre_A_9),
    .pre_B(pre_B_10),
    .w_sound_out1(w_sound_out1[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_opl2 */
module IKAOPLL_timinggen (
  clk_14m_d,
  rst_n,
  rhythm_en,
  ff_enable,
  ic_n_negedge,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  cycle_d4,
  cycle_d4_zz,
  cycle_d3_zz,
  hh_tt_sel,
  n21_4,
  cycle_12,
  cycle_00,
  ro_ctrl,
  m_nc_sel,
  n38_4,
  n86_4,
  n84_4,
  mcyccntr_hi_1_6,
  n158_6,
  n34_6,
  inhibit_fdbk,
  phisr,
  mcyccntr_lo,
  mcyccntr_hi
)
;
input clk_14m_d;
input rst_n;
input rhythm_en;
input ff_enable;
input ic_n_negedge;
input [3:2] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
output cycle_d4;
output cycle_d4_zz;
output cycle_d3_zz;
output hh_tt_sel;
output n21_4;
output cycle_12;
output cycle_00;
output ro_ctrl;
output m_nc_sel;
output n38_4;
output n86_4;
output n84_4;
output mcyccntr_hi_1_6;
output n158_6;
output n34_6;
output inhibit_fdbk;
output [1:1] phisr;
output [2:0] mcyccntr_lo;
output [0:0] mcyccntr_hi;
wire n33_3;
wire n158_5;
wire n78_7;
wire n77_6;
wire n64_4;
wire n63_4;
wire ro_ctrl_3;
wire ro_ctrl_4;
wire n81_7;
wire n65_6;
wire [3:0] phisr_0;
wire [0:0] mc_d4_dly;
wire [0:0] mc_d3_dly;
wire VCC;
wire GND;
  LUT2 n21_s1 (
    .F(n21_4),
    .I0(rst_n),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]) 
);
defparam n21_s1.INIT=4'h4;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(phisr[1]),
    .I1(phisr_0[2]),
    .I2(phisr_0[0]),
    .I3(phisr_0[3]) 
);
defparam n33_s0.INIT=16'h7F00;
  LUT4 cycle_12_s (
    .F(cycle_12),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n77_6) 
);
defparam cycle_12_s.INIT=16'h1000;
  LUT4 cycle_00_s (
    .F(cycle_00),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n78_7) 
);
defparam cycle_00_s.INIT=16'h0100;
  LUT4 ro_ctrl_s (
    .F(ro_ctrl),
    .I0(m_nc_sel),
    .I1(cycle_d4_zz),
    .I2(ro_ctrl_3),
    .I3(rhythm_en) 
);
defparam ro_ctrl_s.INIT=16'h0D00;
  LUT3 m_nc_sel_s (
    .F(m_nc_sel),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam m_nc_sel_s.INIT=8'hC5;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(n158_6),
    .I1(mcyccntr_lo[2]),
    .I2(m_nc_sel) 
);
defparam n158_s1.INIT=8'hD0;
  LUT2 n38_s1 (
    .F(n38_4),
    .I0(ff_enable),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n38_s1.INIT=4'hB;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(phisr_0[3]),
    .I1(ic_n_negedge),
    .I2(ff_enable),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n86_s1.INIT=16'h10FF;
  LUT2 n84_s2 (
    .F(n84_4),
    .I0(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I1(ic_n_negedge) 
);
defparam n84_s2.INIT=4'h4;
  LUT4 mcyccntr_hi_1_s3 (
    .F(mcyccntr_hi_1_6),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]),
    .I3(n86_4) 
);
defparam mcyccntr_hi_1_s3.INIT=16'h4000;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4) 
);
defparam n78_s2.INIT=4'h1;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(cycle_d4),
    .I1(mcyccntr_hi[0]) 
);
defparam n77_s1.INIT=4'h4;
  LUT2 n64_s0 (
    .F(n64_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]) 
);
defparam n64_s0.INIT=4'h6;
  LUT3 n63_s0 (
    .F(n63_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]) 
);
defparam n63_s0.INIT=8'h78;
  LUT2 ro_ctrl_s0 (
    .F(ro_ctrl_3),
    .I0(mcyccntr_lo[0]),
    .I1(ro_ctrl_4) 
);
defparam ro_ctrl_s0.INIT=4'h1;
  LUT3 n158_s2 (
    .F(n158_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(rhythm_en) 
);
defparam n158_s2.INIT=8'h40;
  LUT4 ro_ctrl_s1 (
    .F(ro_ctrl_4),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s1.INIT=16'hEFF7;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(mcyccntr_hi_1_6),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I2(ic_n_negedge) 
);
defparam n81_s3.INIT=8'hBA;
  LUT3 n34_s2 (
    .F(n34_6),
    .I0(ic_n_negedge),
    .I1(ff_enable),
    .I2(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n34_s2.INIT=8'h8A;
  LUT4 inhibit_fdbk_s0 (
    .F(inhibit_fdbk),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam inhibit_fdbk_s0.INIT=16'h5710;
  DFFSE phisr_3_s0 (
    .Q(phisr_0[3]),
    .D(phisr_0[2]),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFSE phisr_2_s0 (
    .Q(phisr_0[2]),
    .D(phisr[1]),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFSE phisr_1_s0 (
    .Q(phisr[1]),
    .D(phisr_0[0]),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFSE phisr_0_s0 (
    .Q(phisr_0[0]),
    .D(n33_3),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFRE mcyccntr_lo_2_s0 (
    .Q(mcyccntr_lo[2]),
    .D(n63_4),
    .CLK(clk_14m_d),
    .RESET(n81_7),
    .CE(n86_4) 
);
defparam mcyccntr_lo_2_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_1_s0 (
    .Q(mcyccntr_lo[1]),
    .D(n64_4),
    .CLK(clk_14m_d),
    .RESET(n81_7),
    .CE(n86_4) 
);
defparam mcyccntr_lo_1_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_0_s0 (
    .Q(mcyccntr_lo[0]),
    .D(n65_6),
    .CLK(clk_14m_d),
    .RESET(n81_7),
    .CE(n86_4) 
);
defparam mcyccntr_lo_0_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_1_s0 (
    .Q(cycle_d4),
    .D(n77_6),
    .CLK(clk_14m_d),
    .RESET(n84_4),
    .CE(mcyccntr_hi_1_6) 
);
defparam mcyccntr_hi_1_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_0_s0 (
    .Q(mcyccntr_hi[0]),
    .D(n78_7),
    .CLK(clk_14m_d),
    .RESET(n84_4),
    .CE(mcyccntr_hi_1_6) 
);
defparam mcyccntr_hi_0_s0.INIT=1'b0;
  DFFRE mc_d4_dly_1_s0 (
    .Q(cycle_d4_zz),
    .D(mc_d4_dly[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE mc_d4_dly_0_s0 (
    .Q(mc_d4_dly[0]),
    .D(cycle_d4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE mc_d3_dly_1_s0 (
    .Q(cycle_d3_zz),
    .D(mc_d3_dly[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE mc_d3_dly_0_s0 (
    .Q(mc_d3_dly[0]),
    .D(mcyccntr_hi[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE o_HH_TT_SEL_s0 (
    .Q(hh_tt_sel),
    .D(n158_5),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  INV n65_s2 (
    .O(n65_6),
    .I(mcyccntr_lo[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_timinggen */
module IKAOPLL_rw_synchronizer (
  clk_14m_d,
  n660_5,
  m_nc_sel_z_6,
  n86_4,
  w_cs0_n_9,
  w_bus_ssg_ready1,
  bus_write,
  ff_enable,
  bus_address,
  addrreg_wrrq
)
;
input clk_14m_d;
input n660_5;
input m_nc_sel_z_6;
input n86_4;
input w_cs0_n_9;
input w_bus_ssg_ready1;
input bus_write;
input ff_enable;
input [0:0] bus_address;
output addrreg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire n8_25;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I0(bus_address[0]),
    .I1(w_cs0_n_9),
    .I2(w_bus_ssg_ready1),
    .I3(bus_write) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=16'h1000;
  LUT4 n8_s13 (
    .F(n8_25),
    .I0(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .I2(addrreg_wrrq),
    .I3(ff_enable) 
);
defparam n8_s13.INIT=16'h0ECC;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(m_nc_sel_z_6) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(addrreg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_25),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(VCC) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer */
module IKAOPLL_rw_synchronizer_0 (
  clk_14m_d,
  n660_5,
  m_nc_sel_z_6,
  n86_4,
  w_cs0_n_9,
  bus_write,
  w_bus_ssg_ready1,
  ff_enable,
  bus_address,
  datareg_wrrq
)
;
input clk_14m_d;
input n660_5;
input m_nc_sel_z_6;
input n86_4;
input w_cs0_n_9;
input bus_write;
input w_bus_ssg_ready1;
input ff_enable;
input [0:0] bus_address;
output datareg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire n8_25;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I0(w_cs0_n_9),
    .I1(bus_write),
    .I2(bus_address[0]),
    .I3(w_bus_ssg_ready1) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=16'h4000;
  LUT4 n8_s13 (
    .F(n8_25),
    .I0(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .I2(datareg_wrrq),
    .I3(ff_enable) 
);
defparam n8_s13.INIT=16'h0ECC;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(m_nc_sel_z_6) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(datareg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_25),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(VCC) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_0 */
module IKAOPLL_sr (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [7:0] d;
output [7:0] q_0;
output [7:0] q_1;
output [7:0] q_2;
output [7:0] q_last;
wire [7:0] \sr[0] ;
wire [7:0] \sr[2] ;
wire [7:0] \sr[3] ;
wire [7:0] \sr[5] ;
wire [7:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(d[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(d[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(d[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(q_0[7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(q_0[6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(q_0[5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(q_0[4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(q_0[3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(q_0[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(q_0[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(q_0[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(q_0[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(q_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(q_1[7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(q_1[6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(q_1[5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(q_1[4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(\sr[5] [7]),
    .D(q_1[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(\sr[5] [6]),
    .D(q_1[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(\sr[5] [5]),
    .D(q_1[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(\sr[5] [4]),
    .D(q_1[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(q_1[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(\sr[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(\sr[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(\sr[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(\sr[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(q_2[7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(q_2[6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(q_2[5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(q_2[4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(q_last[7]),
    .D(q_2[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(q_last[6]),
    .D(q_2[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(q_last[5]),
    .D(q_2[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(q_last[4]),
    .D(q_2[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(d[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr */
module IKAOPLL_d9reg (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n911_3,
  n905_5,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addr,
  d9reg_addrcntr,
  d_7_5,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n911_3;
input n905_5;
input clk_14m_d;
input n86_4;
input [7:0] d9reg_data;
input [6:4] d9reg_addr;
input [4:4] d9reg_addrcntr;
output d_7_5;
output [7:0] fnum;
wire d_7_4;
wire fnum_7_4;
wire fnum_6_4;
wire fnum_5_4;
wire fnum_4_4;
wire fnum_3_4;
wire fnum_2_4;
wire fnum_1_4;
wire fnum_0_4;
wire [7:0] d;
wire [7:0] q_0;
wire [7:0] q_1;
wire [7:0] q_2;
wire [7:0] q_last;
wire VCC;
wire GND;
  LUT4 d_7_s0 (
    .F(d[7]),
    .I0(d9reg_data[7]),
    .I1(q_last[7]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_7_s0.INIT=16'hAC00;
  LUT4 d_6_s0 (
    .F(d[6]),
    .I0(d9reg_data[6]),
    .I1(q_last[6]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_6_s0.INIT=16'hAC00;
  LUT4 d_5_s0 (
    .F(d[5]),
    .I0(d9reg_data[5]),
    .I1(q_last[5]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_5_s0.INIT=16'hAC00;
  LUT4 d_4_s0 (
    .F(d[4]),
    .I0(d9reg_data[4]),
    .I1(q_last[4]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_4_s0.INIT=16'hAC00;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(d9reg_data[3]),
    .I1(q_last[3]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_3_s0.INIT=16'hAC00;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[2]),
    .I1(q_last[2]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[1]),
    .I1(q_last[1]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 fnum_7_s (
    .F(fnum[7]),
    .I0(cycle_d4_zz),
    .I1(q_1[7]),
    .I2(fnum_7_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_7_s.INIT=16'h44F0;
  LUT4 fnum_6_s (
    .F(fnum[6]),
    .I0(cycle_d4_zz),
    .I1(q_1[6]),
    .I2(fnum_6_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_6_s.INIT=16'h44F0;
  LUT4 fnum_5_s (
    .F(fnum[5]),
    .I0(cycle_d4_zz),
    .I1(q_1[5]),
    .I2(fnum_5_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_5_s.INIT=16'h44F0;
  LUT4 fnum_4_s (
    .F(fnum[4]),
    .I0(cycle_d4_zz),
    .I1(q_1[4]),
    .I2(fnum_4_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_4_s.INIT=16'h44F0;
  LUT4 fnum_3_s (
    .F(fnum[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(fnum_3_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_3_s.INIT=16'h44F0;
  LUT4 fnum_2_s (
    .F(fnum[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(fnum_2_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_2_s.INIT=16'h44F0;
  LUT4 fnum_1_s (
    .F(fnum[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(fnum_1_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_1_s.INIT=16'h44F0;
  LUT4 fnum_0_s (
    .F(fnum[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_0_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_0_s.INIT=16'h44F0;
  LUT3 d_7_s1 (
    .F(d_7_4),
    .I0(d9reg_addr[5]),
    .I1(d9reg_addr[4]),
    .I2(d_7_5) 
);
defparam d_7_s1.INIT=8'h40;
  LUT3 fnum_7_s0 (
    .F(fnum_7_4),
    .I0(q_0[7]),
    .I1(q_2[7]),
    .I2(cycle_d4_zz) 
);
defparam fnum_7_s0.INIT=8'hCA;
  LUT3 fnum_6_s0 (
    .F(fnum_6_4),
    .I0(q_0[6]),
    .I1(q_2[6]),
    .I2(cycle_d4_zz) 
);
defparam fnum_6_s0.INIT=8'hCA;
  LUT3 fnum_5_s0 (
    .F(fnum_5_4),
    .I0(q_0[5]),
    .I1(q_2[5]),
    .I2(cycle_d4_zz) 
);
defparam fnum_5_s0.INIT=8'hCA;
  LUT3 fnum_4_s0 (
    .F(fnum_4_4),
    .I0(q_0[4]),
    .I1(q_2[4]),
    .I2(cycle_d4_zz) 
);
defparam fnum_4_s0.INIT=8'hCA;
  LUT3 fnum_3_s0 (
    .F(fnum_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam fnum_3_s0.INIT=8'hCA;
  LUT3 fnum_2_s0 (
    .F(fnum_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam fnum_2_s0.INIT=8'hCA;
  LUT3 fnum_1_s0 (
    .F(fnum_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam fnum_1_s0.INIT=8'hCA;
  LUT3 fnum_0_s0 (
    .F(fnum_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_0_s0.INIT=8'hCA;
  LUT4 d_7_s2 (
    .F(d_7_5),
    .I0(d9reg_addrcntr[4]),
    .I1(d9reg_addr[6]),
    .I2(n911_3),
    .I3(n905_5) 
);
defparam d_7_s2.INIT=16'h0100;
  IKAOPLL_sr u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[7:0]),
    .q_0(q_0[7:0]),
    .q_1(q_1[7:0]),
    .q_2(q_2[7:0]),
    .q_last(q_last[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg */
module IKAOPLL_sr_0 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_0 */
module IKAOPLL_d9reg_0 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addr,
  d_0_4,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input clk_14m_d;
input n86_4;
input [0:0] d9reg_data;
input [5:4] d9reg_addr;
output d_0_4;
output [8:8] fnum;
wire fnum_8_4;
wire [0:0] d;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 fnum_8_s (
    .F(fnum[8]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_8_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_8_s.INIT=16'h44F0;
  LUT3 d_0_s1 (
    .F(d_0_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5) 
);
defparam d_0_s1.INIT=8'h40;
  LUT3 fnum_8_s0 (
    .F(fnum_8_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_8_s0.INIT=8'hCA;
  IKAOPLL_sr_0 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_0 */
module IKAOPLL_sr_1 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [2:0] d;
output [2:0] q_0;
output [2:0] q_1;
output [2:0] q_2;
output [2:0] q_last;
wire [2:0] \sr[0] ;
wire [2:0] \sr[2] ;
wire [2:0] \sr[3] ;
wire [2:0] \sr[5] ;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_1 */
module IKAOPLL_d9reg_1 (
  d_0_4,
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  clk_14m_d,
  n86_4,
  d9reg_data,
  block
)
;
input d_0_4;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input clk_14m_d;
input n86_4;
input [3:1] d9reg_data;
output [2:0] block;
wire block_2_4;
wire block_1_4;
wire block_0_4;
wire [2:0] d;
wire [2:0] q_0;
wire [2:0] q_1;
wire [2:0] q_2;
wire [2:0] q_last;
wire VCC;
wire GND;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[3]),
    .I1(q_last[2]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[2]),
    .I1(q_last[1]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[1]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 block_2_s (
    .F(block[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(block_2_4),
    .I3(cycle_d3_zz) 
);
defparam block_2_s.INIT=16'h44F0;
  LUT4 block_1_s (
    .F(block[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(block_1_4),
    .I3(cycle_d3_zz) 
);
defparam block_1_s.INIT=16'h44F0;
  LUT4 block_0_s (
    .F(block[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(block_0_4),
    .I3(cycle_d3_zz) 
);
defparam block_0_s.INIT=16'h44F0;
  LUT3 block_2_s0 (
    .F(block_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam block_2_s0.INIT=8'hCA;
  LUT3 block_1_s0 (
    .F(block_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam block_1_s0.INIT=8'hCA;
  LUT3 block_0_s0 (
    .F(block_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam block_0_s0.INIT=8'hCA;
  IKAOPLL_sr_1 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[2:0]),
    .q_0(q_0[2:0]),
    .q_1(q_1[2:0]),
    .q_2(q_2[2:0]),
    .q_last(q_last[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_1 */
module IKAOPLL_sr_2 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_2 */
module IKAOPLL_d9reg_2 (
  d_0_4,
  rst_n,
  clk_14m_d,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input d_0_4;
input rst_n;
input clk_14m_d;
input n86_4;
input [4:4] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[4]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  IKAOPLL_sr_2 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_2 */
module IKAOPLL_sr_3 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_3 */
module IKAOPLL_d9reg_3 (
  d_0_4,
  rst_n,
  clk_14m_d,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input d_0_4;
input rst_n;
input clk_14m_d;
input n86_4;
input [5:5] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[5]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  IKAOPLL_sr_3 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_3 */
module IKAOPLL_sr_4 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [3:0] d;
output [3:0] q_0;
output [3:0] q_1;
output [3:0] q_2;
output [3:0] q_last;
wire [3:0] \sr[0] ;
wire [3:0] \sr[2] ;
wire [3:0] \sr[3] ;
wire [3:0] \sr[5] ;
wire [3:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(q_0[3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(q_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(q_1[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_4 */
module IKAOPLL_d9reg_4 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addr,
  d_3_4,
  vol_reg
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input clk_14m_d;
input n86_4;
input [3:0] d9reg_data;
input [5:4] d9reg_addr;
output d_3_4;
output [3:0] vol_reg;
wire vol_reg_3_4;
wire vol_reg_2_4;
wire vol_reg_1_4;
wire vol_reg_0_4;
wire [3:0] d;
wire [3:0] q_0;
wire [3:0] q_1;
wire [3:0] q_2;
wire [3:0] q_last;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(d9reg_data[3]),
    .I1(q_last[3]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_3_s0.INIT=16'hAC00;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[2]),
    .I1(q_last[2]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[1]),
    .I1(q_last[1]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 vol_reg_3_s (
    .F(vol_reg[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(vol_reg_3_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_3_s.INIT=16'h44F0;
  LUT4 vol_reg_2_s (
    .F(vol_reg[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(vol_reg_2_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_2_s.INIT=16'h44F0;
  LUT4 vol_reg_1_s (
    .F(vol_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(vol_reg_1_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_1_s.INIT=16'h44F0;
  LUT4 vol_reg_0_s (
    .F(vol_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(vol_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_0_s.INIT=16'h44F0;
  LUT3 d_3_s1 (
    .F(d_3_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5) 
);
defparam d_3_s1.INIT=8'h80;
  LUT3 vol_reg_3_s0 (
    .F(vol_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_3_s0.INIT=8'hCA;
  LUT3 vol_reg_2_s0 (
    .F(vol_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_2_s0.INIT=8'hCA;
  LUT3 vol_reg_1_s0 (
    .F(vol_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_1_s0.INIT=8'hCA;
  LUT3 vol_reg_0_s0 (
    .F(vol_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_0_s0.INIT=8'hCA;
  IKAOPLL_sr_4 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[3:0]),
    .q_0(q_0[3:0]),
    .q_1(q_1[3:0]),
    .q_2(q_2[3:0]),
    .q_last(q_last[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_4 */
module IKAOPLL_sr_5 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [3:0] d;
output [3:0] q_0;
output [3:0] q_1;
output [3:0] q_2;
output [3:0] q_last;
wire [3:0] \sr[0] ;
wire [3:0] \sr[2] ;
wire [3:0] \sr[3] ;
wire [3:0] \sr[5] ;
wire [3:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(q_0[3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(q_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(q_1[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_5 */
module IKAOPLL_d9reg_5 (
  d_3_4,
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  clk_14m_d,
  n86_4,
  d9reg_data,
  inst_reg
)
;
input d_3_4;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input clk_14m_d;
input n86_4;
input [7:4] d9reg_data;
output [3:0] inst_reg;
wire inst_reg_3_4;
wire inst_reg_2_4;
wire inst_reg_1_4;
wire inst_reg_0_4;
wire [3:0] d;
wire [3:0] q_0;
wire [3:0] q_1;
wire [3:0] q_2;
wire [3:0] q_last;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(d9reg_data[7]),
    .I1(q_last[3]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_3_s0.INIT=16'hAC00;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[6]),
    .I1(q_last[2]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[5]),
    .I1(q_last[1]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[4]),
    .I1(q_last[0]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 inst_reg_3_s (
    .F(inst_reg[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(inst_reg_3_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_3_s.INIT=16'h44F0;
  LUT4 inst_reg_2_s (
    .F(inst_reg[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(inst_reg_2_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_2_s.INIT=16'h44F0;
  LUT4 inst_reg_1_s (
    .F(inst_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(inst_reg_1_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_1_s.INIT=16'h44F0;
  LUT4 inst_reg_0_s (
    .F(inst_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(inst_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_0_s.INIT=16'h44F0;
  LUT3 inst_reg_3_s0 (
    .F(inst_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_3_s0.INIT=8'hCA;
  LUT3 inst_reg_2_s0 (
    .F(inst_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_2_s0.INIT=8'hCA;
  LUT3 inst_reg_1_s0 (
    .F(inst_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_1_s0.INIT=8'hCA;
  LUT3 inst_reg_0_s0 (
    .F(inst_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_0_s0.INIT=8'hCA;
  IKAOPLL_sr_5 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[3:0]),
    .q_0(q_0[3:0]),
    .q_1(q_1[3:0]),
    .q_2(q_2[3:0]),
    .q_last(q_last[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_5 */
module IKAOPLL_sr_6 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [1:0] d;
output [1:0] q_0;
output [1:0] q_1;
output [1:0] q_2;
output [1:0] q_last;
wire [1:0] \sr[0] ;
wire [1:0] \sr[2] ;
wire [1:0] \sr[3] ;
wire [1:0] \sr[5] ;
wire [1:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_6 */
module IKAOPLL_d9reg_6 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n905_5,
  n911_3,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addrcntr,
  d9reg_addr,
  bank_reg
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n905_5;
input n911_3;
input clk_14m_d;
input n86_4;
input [1:0] d9reg_data;
input [4:4] d9reg_addrcntr;
input [6:4] d9reg_addr;
output [1:0] bank_reg;
wire d_1_4;
wire bank_reg_1_5;
wire bank_reg_0_5;
wire d_1_5;
wire [1:0] d;
wire [1:0] q_0;
wire [1:0] q_1;
wire [1:0] q_2;
wire [1:0] q_last;
wire VCC;
wire GND;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[1]),
    .I1(q_last[1]),
    .I2(d_1_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_1_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 bank_reg_1_s0 (
    .F(bank_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(bank_reg_1_5),
    .I3(cycle_d3_zz) 
);
defparam bank_reg_1_s0.INIT=16'h44F0;
  LUT4 bank_reg_0_s0 (
    .F(bank_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(bank_reg_0_5),
    .I3(cycle_d3_zz) 
);
defparam bank_reg_0_s0.INIT=16'h44F0;
  LUT4 d_1_s1 (
    .F(d_1_4),
    .I0(d9reg_addrcntr[4]),
    .I1(d9reg_addr[4]),
    .I2(d_1_5),
    .I3(n905_5) 
);
defparam d_1_s1.INIT=16'h1000;
  LUT3 bank_reg_1_s1 (
    .F(bank_reg_1_5),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam bank_reg_1_s1.INIT=8'hCA;
  LUT3 bank_reg_0_s1 (
    .F(bank_reg_0_5),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam bank_reg_0_s1.INIT=8'hCA;
  LUT3 d_1_s2 (
    .F(d_1_5),
    .I0(d9reg_addr[5]),
    .I1(n911_3),
    .I2(d9reg_addr[6]) 
);
defparam d_1_s2.INIT=8'h10;
  IKAOPLL_sr_6 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[1:0]),
    .q_0(q_0[1:0]),
    .q_1(q_1[1:0]),
    .q_2(q_2[1:0]),
    .q_last(q_last[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_6 */
module IKAOPLL_instrom (
  clk_14m_d,
  m_nc_sel_z_6,
  perc_proc_d,
  bank_reg,
  perc_proc,
  inst_reg,
  dm_rom,
  dc_rom,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_6,
  mem_q_7,
  mem_q_8,
  mem_q_9,
  mem_q_10,
  mem_q_11,
  mem_q_12,
  mem_q_13,
  mem_q_14,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_33,
  mem_q_34,
  mem_q_35,
  mem_q_36,
  mem_q_37,
  mem_q_38,
  mem_q_40,
  mem_q_41,
  mem_q_42,
  mem_q_43,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  mem_q_48,
  mem_q_49,
  mem_q_50,
  mem_q_51,
  fb_rom,
  tl_rom,
  mem_addr
)
;
input clk_14m_d;
input m_nc_sel_z_6;
input perc_proc_d;
input [1:0] bank_reg;
input [4:0] perc_proc;
input [3:0] inst_reg;
output dm_rom;
output dc_rom;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_6;
output mem_q_7;
output mem_q_8;
output mem_q_9;
output mem_q_10;
output mem_q_11;
output mem_q_12;
output mem_q_13;
output mem_q_14;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_33;
output mem_q_34;
output mem_q_35;
output mem_q_36;
output mem_q_37;
output mem_q_38;
output mem_q_40;
output mem_q_41;
output mem_q_42;
output mem_q_43;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output mem_q_48;
output mem_q_49;
output mem_q_50;
output mem_q_51;
output [2:0] fb_rom;
output [5:0] tl_rom;
output [4:4] mem_addr;
wire percussion_sel_4;
wire mem_addr_3_5;
wire mem_addr_3_6;
wire mem_addr_0_5;
wire mem_addr_3_7;
wire mem_addr_3_8;
wire [3:0] mem_addr_0;
wire [31:29] DO;
wire VCC;
wire GND;
  LUT4 percussion_sel_s0 (
    .F(mem_addr[4]),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc_d),
    .I3(percussion_sel_4) 
);
defparam percussion_sel_s0.INIT=16'hFEFF;
  LUT4 mem_addr_3_s1 (
    .F(mem_addr_0[3]),
    .I0(mem_addr_3_5),
    .I1(mem_addr_3_6),
    .I2(inst_reg[3]),
    .I3(mem_addr[4]) 
);
defparam mem_addr_3_s1.INIT=16'h11F0;
  LUT3 mem_addr_2_s1 (
    .F(mem_addr_0[2]),
    .I0(mem_addr[4]),
    .I1(inst_reg[2]),
    .I2(mem_addr_3_6) 
);
defparam mem_addr_2_s1.INIT=8'h0E;
  LUT4 mem_addr_0_s1 (
    .F(mem_addr_0[0]),
    .I0(perc_proc[0]),
    .I1(perc_proc[2]),
    .I2(perc_proc[4]),
    .I3(mem_addr_0_5) 
);
defparam mem_addr_0_s1.INIT=16'hFEFF;
  LUT3 percussion_sel_s1 (
    .F(percussion_sel_4),
    .I0(perc_proc[2]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]) 
);
defparam percussion_sel_s1.INIT=8'h01;
  LUT3 mem_addr_3_s2 (
    .F(mem_addr_3_5),
    .I0(mem_addr_3_7),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]) 
);
defparam mem_addr_3_s2.INIT=8'h01;
  LUT3 mem_addr_3_s3 (
    .F(mem_addr_3_6),
    .I0(mem_addr_3_8),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]) 
);
defparam mem_addr_3_s3.INIT=8'h01;
  LUT4 mem_addr_0_s2 (
    .F(mem_addr_0_5),
    .I0(inst_reg[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[3]),
    .I3(perc_proc_d) 
);
defparam mem_addr_0_s2.INIT=16'h033D;
  LUT4 mem_addr_3_s4 (
    .F(mem_addr_3_7),
    .I0(perc_proc[0]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]),
    .I3(perc_proc_d) 
);
defparam mem_addr_3_s4.INIT=16'hFEE9;
  LUT4 mem_addr_3_s5 (
    .F(mem_addr_3_8),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]),
    .I3(perc_proc_d) 
);
defparam mem_addr_3_s5.INIT=16'hFEE9;
  LUT3 mem_addr_1_s2 (
    .F(mem_addr_0[1]),
    .I0(inst_reg[1]),
    .I1(mem_addr[4]),
    .I2(mem_addr_3_5) 
);
defparam mem_addr_1_s2.INIT=8'h0E;
  pROM mem_q_0_s2 (
    .DO({mem_q_31,mem_q_30,mem_q_29,mem_q_28,mem_q_27,mem_q_26,mem_q_25,mem_q_24,mem_q_23,mem_q_22,mem_q_21,mem_q_20,mem_q_19,mem_q_18,mem_q_17,mem_q_16,mem_q_15,mem_q_14,mem_q_13,mem_q_12,mem_q_11,mem_q_10,mem_q_9,mem_q_8,mem_q_7,mem_q_6,mem_q_5,mem_q_4,mem_q_3,mem_q_2,mem_q_1,mem_q_0}),
    .CLK(clk_14m_d),
    .CE(m_nc_sel_z_6),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,bank_reg[1:0],mem_addr[4],mem_addr_0[3:0],GND,VCC,VCC,VCC,VCC}) 
);
defparam mem_q_0_s2.BIT_WIDTH=32;
defparam mem_q_0_s2.INIT_RAM_00=256'h882F1007E70101F8B7F6020896847207FC241213FF872133E7FF010700000000;
defparam mem_q_0_s2.INIT_RAM_01=256'hFE151113C9320032FF252492FF882122FEA410048F5F801766451107F7FF0007;
defparam mem_q_0_s2.INIT_RAM_02=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.INIT_RAM_04=256'h57112206FF745805561F6009FF327B04FF227705FF327F0B954F100600000000;
defparam mem_q_0_s2.INIT_RAM_05=256'hFF24297CFF31BF7C9C41FF77FF537F72C956FF36FF3520044625200673440006;
defparam mem_q_0_s2.INIT_RAM_06=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.INIT_RAM_08=256'h884F1007F6912207F7960208F6947107FF143213F8637633F664011600000000;
defparam mem_q_0_s2.INIT_RAM_09=256'h98540FF5DFD3FFFBFFF37F75FF732F17CF532F02FF23FF77F7505F1566644279;
defparam mem_q_0_s2.INIT_RAM_0A=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.INIT_RAM_0C=256'h882F1007AFC20032F7F60208F6846207FCA22282FF872132C881422700000000;
defparam mem_q_0_s2.INIT_RAM_0D=256'hAF1F5008AF4F3006F9328F3267541106FFA82122BA8A500247110F01F7F30107;
defparam mem_q_0_s2.INIT_RAM_0E=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.READ_MODE=1'b0;
defparam mem_q_0_s2.RESET_MODE="SYNC";
  pROM mem_q_0_s4 (
    .DO({DO[31:29],tl_rom[5:0],dc_rom,dm_rom,fb_rom[2:0],mem_q_51,mem_q_50,mem_q_49,mem_q_48,mem_q_47,mem_q_46,mem_q_45,mem_q_44,mem_q_43,mem_q_42,mem_q_41,mem_q_40,mem_q_38,mem_q_37,mem_q_36,mem_q_35,mem_q_34,mem_q_33}),
    .CLK(clk_14m_d),
    .CE(m_nc_sel_z_6),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,bank_reg[1:0],mem_addr[4],mem_addr_0[3:0],GND,VCC,VCC,VCC,VCC}) 
);
defparam mem_q_0_s4.BIT_WIDTH=32;
defparam mem_q_0_s4.INIT_RAM_00=256'h0E9C70480B1438500F183088071C78480C8008CC0D3448C80F5CF84800000000;
defparam mem_q_0_s4.INIT_RAM_01=256'h048CC04C0A0C004A0614E440119D09C801C408CC05E0F0480D98D04816D030C8;
defparam mem_q_0_s4.INIT_RAM_02=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.INIT_RAM_04=256'h0E1C9C480C181CC00B94BC8C141F1CD00894904908931CCA0D9CF04800000000;
defparam mem_q_0_s4.INIT_RAM_05=256'h06943C700B983C00088DB0140E03FE4E0D9CF04808149001068C9C020D9DD460;
defparam mem_q_0_s4.INIT_RAM_06=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.INIT_RAM_08=256'h0D9C70480138500C0F18108805BCB8480B0008CC028004020D1CB88800000000;
defparam mem_q_0_s4.INIT_RAM_09=256'h001C3A88001C1C4800007960129D09C80C1800000F1C298A038CC04805083DD6;
defparam mem_q_0_s4.INIT_RAM_0A=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.INIT_RAM_0C=256'h0E9C7048028000880F183088061C784804202C480A3448C8029810C800000000;
defparam mem_q_0_s4.INIT_RAM_0D=256'h068070500600F058099400560898B8580F1D49CA083E094812800D48115C30C8;
defparam mem_q_0_s4.INIT_RAM_0E=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.READ_MODE=1'b0;
defparam mem_q_0_s4.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_instrom */
module IKAOPLL_reg (
  clk_14m_d,
  ff_memreq_15,
  w_cs0_n_9,
  n59_6,
  n1827_7,
  n86_4,
  cycle_12,
  m_nc_sel,
  ic_n_negedge,
  ff_enable,
  cycle_d4_zz,
  cycle_d3_zz,
  rst_n,
  w_bus_ssg_ready1,
  bus_write,
  bus_wdata,
  phisr,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  bus_address,
  eg_envcntr_test_data,
  rhythm_en,
  m_nc_sel_z,
  cust_inst_sel_z,
  inst_latch_oe,
  kon_z,
  kon,
  m_nc_sel_z_6,
  am,
  pm,
  dc,
  dm,
  kon_3,
  kon_4,
  n660_5,
  \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  etyp_reg,
  ksr_reg,
  \ksl_reg[0] ,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \ar_reg[1] ,
  \dr_reg[0] ,
  \dr_reg[1] ,
  \rr_reg[0] ,
  \rr_reg[1] ,
  test,
  tl,
  mul,
  sl,
  fb,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_6,
  mem_q_7,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_33,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  fnum,
  fnum_11,
  block,
  q_0,
  q_1,
  q_2
)
;
input clk_14m_d;
input ff_memreq_15;
input w_cs0_n_9;
input n59_6;
input n1827_7;
input n86_4;
input cycle_12;
input m_nc_sel;
input ic_n_negedge;
input ff_enable;
input cycle_d4_zz;
input cycle_d3_zz;
input rst_n;
input w_bus_ssg_ready1;
input bus_write;
input [7:0] bus_wdata;
input [1:1] phisr;
input [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [0:0] bus_address;
output eg_envcntr_test_data;
output rhythm_en;
output m_nc_sel_z;
output cust_inst_sel_z;
output inst_latch_oe;
output kon_z;
output kon;
output m_nc_sel_z_6;
output am;
output pm;
output dc;
output dm;
output kon_3;
output kon_4;
output n660_5;
output [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
output [1:1] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
output [1:0] etyp_reg;
output [1:0] ksr_reg;
output [1:0] \ksl_reg[0] ;
output [1:0] \ksl_reg[1] ;
output [3:0] \ar_reg[0] ;
output [3:0] \ar_reg[1] ;
output [3:0] \dr_reg[0] ;
output [3:0] \dr_reg[1] ;
output [3:0] \rr_reg[0] ;
output [3:0] \rr_reg[1] ;
output [3:0] test;
output [5:0] tl;
output [3:0] mul;
output [3:0] sl;
output [2:0] fb;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_6;
output mem_q_7;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_33;
output mem_q_34;
output mem_q_35;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output [7:0] fnum;
output [8:8] fnum_11;
output [2:0] block;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire n1429_4;
wire n2150_4;
wire n2154_4;
wire n2166_4;
wire n2170_4;
wire n2182_4;
wire n2188_4;
wire n2200_4;
wire perc_proc_d;
wire cust_inst_sel;
wire n1066_3;
wire \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ;
wire n836_4;
wire n905_4;
wire n2119_5;
wire n2119_6;
wire n2123_5;
wire n2150_5;
wire cust_inst_sel_4;
wire n905_5;
wire tl_5_4;
wire tl_4_4;
wire tl_3_4;
wire tl_2_4;
wire am_4;
wire pm_4;
wire mul_3_4;
wire mul_2_4;
wire mul_1_4;
wire mul_0_4;
wire sl_3_4;
wire sl_2_4;
wire sl_1_4;
wire sl_0_4;
wire tl_1_5;
wire n2119_7;
wire kon_5;
wire kon_6;
wire kon_7;
wire kon_8;
wire tl_5_5;
wire tl_4_5;
wire tl_3_5;
wire tl_2_5;
wire n2119_8;
wire n2123_7;
wire n2119_10;
wire n2170_7;
wire n2166_7;
wire n2143_6;
wire n2135_7;
wire n2193_6;
wire dc_reg;
wire dm_reg;
wire d9reg_en;
wire d9reg_wrdata_queued_n;
wire cyc13;
wire n881_1;
wire n881_2;
wire n880_1;
wire n880_2;
wire n879_1;
wire n879_2;
wire n878_1;
wire n878_0_COUT;
wire n908_1_SUM;
wire n908_3;
wire n909_1_SUM;
wire n909_3;
wire n910_1_SUM;
wire n910_3;
wire n911_1_SUM;
wire n911_3;
wire n882_6;
wire addrreg_wrrq;
wire datareg_wrrq;
wire d_7_5;
wire d_0_4;
wire d_3_4;
wire dm_rom;
wire dc_rom;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] ;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain ;
wire [0:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0 ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp ;
wire [7:0] d1reg_addr;
wire [1:0] am_reg;
wire [1:0] pm_reg;
wire [3:0] \mul_reg[0] ;
wire [3:0] \mul_reg[1] ;
wire [3:0] \sl_reg[0] ;
wire [3:0] \sl_reg[1] ;
wire [5:0] tl_reg;
wire [2:0] fb_reg;
wire [4:0] rhythm_reg;
wire [6:0] d9reg_addr;
wire [7:0] d9reg_data;
wire [4:0] d9reg_addrcntr;
wire [4:0] perc_proc;
wire [3:0] vol_reg_latch;
wire [3:0] inst_reg_latch;
wire [0:0] q_0_0;
wire [0:0] q_1_0;
wire [0:0] q_2_0;
wire [3:0] vol_reg;
wire [3:0] inst_reg;
wire [1:0] bank_reg;
wire [51:8] mem_q_8;
wire [2:0] fb_rom;
wire [5:0] tl_rom;
wire [4:4] mem_addr;
wire VCC;
wire GND;
  LUT2 n1429_s1 (
    .F(n1429_4),
    .I0(addrreg_wrrq),
    .I1(n86_4) 
);
defparam n1429_s1.INIT=4'h8;
  LUT2 n2150_s1 (
    .F(n2150_4),
    .I0(d1reg_addr[0]),
    .I1(n2150_5) 
);
defparam n2150_s1.INIT=4'h4;
  LUT2 n2154_s1 (
    .F(n2154_4),
    .I0(d1reg_addr[0]),
    .I1(n2150_5) 
);
defparam n2154_s1.INIT=4'h8;
  LUT4 n2166_s1 (
    .F(n2166_4),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[2]),
    .I3(n2166_7) 
);
defparam n2166_s1.INIT=16'h1000;
  LUT4 n2170_s1 (
    .F(n2170_4),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[2]),
    .I3(n2170_7) 
);
defparam n2170_s1.INIT=16'h1000;
  LUT4 n2182_s1 (
    .F(n2182_4),
    .I0(d1reg_addr[4]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[2]),
    .I3(n2166_7) 
);
defparam n2182_s1.INIT=16'h4000;
  LUT4 n2188_s1 (
    .F(n2188_4),
    .I0(d1reg_addr[4]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[2]),
    .I3(n2170_7) 
);
defparam n2188_s1.INIT=16'h4000;
  LUT3 n2200_s1 (
    .F(n2200_4),
    .I0(datareg_wrrq),
    .I1(d9reg_en),
    .I2(n86_4) 
);
defparam n2200_s1.INIT=8'h80;
  LUT2 perc_proc_d_s0 (
    .F(perc_proc_d),
    .I0(rhythm_en),
    .I1(cyc13) 
);
defparam perc_proc_d_s0.INIT=4'h8;
  LUT2 kon_s (
    .F(kon),
    .I0(kon_3),
    .I1(kon_4) 
);
defparam kon_s.INIT=4'h7;
  LUT4 cust_inst_sel_s0 (
    .F(cust_inst_sel),
    .I0(inst_reg[0]),
    .I1(inst_reg[3]),
    .I2(inst_reg[2]),
    .I3(cust_inst_sel_4) 
);
defparam cust_inst_sel_s0.INIT=16'h0100;
  LUT2 n1066_s0 (
    .F(n1066_3),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]) 
);
defparam n1066_s0.INIT=4'hE;
  LUT2 \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2 .INIT=4'h1;
  LUT2 n836_s1 (
    .F(n836_4),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]) 
);
defparam n836_s1.INIT=4'h1;
  LUT3 n905_s1 (
    .F(n905_4),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n905_5) 
);
defparam n905_s1.INIT=8'h07;
  LUT4 m_nc_sel_z_s2 (
    .F(m_nc_sel_z_6),
    .I0(phisr[1]),
    .I1(ic_n_negedge),
    .I2(ff_enable),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam m_nc_sel_z_s2.INIT=16'h10FF;
  LUT4 tl_5_s (
    .F(tl[5]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[3]),
    .I2(tl_5_4),
    .I3(m_nc_sel_z) 
);
defparam tl_5_s.INIT=16'h0F44;
  LUT4 tl_4_s (
    .F(tl[4]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[2]),
    .I2(tl_4_4),
    .I3(m_nc_sel_z) 
);
defparam tl_4_s.INIT=16'h0F44;
  LUT4 tl_3_s (
    .F(tl[3]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[1]),
    .I2(tl_3_4),
    .I3(m_nc_sel_z) 
);
defparam tl_3_s.INIT=16'h0F44;
  LUT4 tl_2_s (
    .F(tl[2]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[0]),
    .I2(tl_2_4),
    .I3(m_nc_sel_z) 
);
defparam tl_2_s.INIT=16'h0F44;
  LUT4 am_s (
    .F(am),
    .I0(mem_q_8[51]),
    .I1(am_reg[0]),
    .I2(m_nc_sel_z),
    .I3(am_4) 
);
defparam am_s.INIT=16'hCFA0;
  LUT4 pm_s (
    .F(pm),
    .I0(mem_q_8[49]),
    .I1(pm_reg[0]),
    .I2(m_nc_sel_z),
    .I3(pm_4) 
);
defparam pm_s.INIT=16'hCFA0;
  LUT4 mul_3_s (
    .F(mul[3]),
    .I0(mem_q_8[43]),
    .I1(mul_3_4),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam mul_3_s.INIT=16'h3AC0;
  LUT4 mul_2_s (
    .F(mul[2]),
    .I0(mem_q_8[42]),
    .I1(\mul_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(mul_2_4) 
);
defparam mul_2_s.INIT=16'hCFA0;
  LUT4 mul_1_s (
    .F(mul[1]),
    .I0(mem_q_8[41]),
    .I1(\mul_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(mul_1_4) 
);
defparam mul_1_s.INIT=16'hCFA0;
  LUT4 mul_0_s (
    .F(mul[0]),
    .I0(mem_q_8[40]),
    .I1(\mul_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(mul_0_4) 
);
defparam mul_0_s.INIT=16'hCFA0;
  LUT4 sl_3_s (
    .F(sl[3]),
    .I0(mem_q_8[15]),
    .I1(\sl_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(sl_3_4) 
);
defparam sl_3_s.INIT=16'hCFA0;
  LUT4 sl_2_s (
    .F(sl[2]),
    .I0(mem_q_8[14]),
    .I1(\sl_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(sl_2_4) 
);
defparam sl_2_s.INIT=16'hCFA0;
  LUT4 sl_1_s (
    .F(sl[1]),
    .I0(mem_q_8[13]),
    .I1(\sl_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(sl_1_4) 
);
defparam sl_1_s.INIT=16'hCFA0;
  LUT4 sl_0_s (
    .F(sl[0]),
    .I0(mem_q_8[12]),
    .I1(\sl_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(sl_0_4) 
);
defparam sl_0_s.INIT=16'hCFA0;
  LUT4 tl_1_s (
    .F(tl[1]),
    .I0(tl_rom[1]),
    .I1(tl_reg[1]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_1_s.INIT=16'hCA00;
  LUT4 tl_0_s (
    .F(tl[0]),
    .I0(tl_rom[0]),
    .I1(tl_reg[0]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_0_s.INIT=16'hCA00;
  LUT3 dc_s (
    .F(dc),
    .I0(dc_rom),
    .I1(dc_reg),
    .I2(cust_inst_sel_z) 
);
defparam dc_s.INIT=8'hCA;
  LUT3 dm_s (
    .F(dm),
    .I0(dm_rom),
    .I1(dm_reg),
    .I2(cust_inst_sel_z) 
);
defparam dm_s.INIT=8'hCA;
  LUT3 fb_2_s (
    .F(fb[2]),
    .I0(fb_rom[2]),
    .I1(fb_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam fb_2_s.INIT=8'hCA;
  LUT3 fb_1_s (
    .F(fb[1]),
    .I0(fb_rom[1]),
    .I1(fb_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam fb_1_s.INIT=8'hCA;
  LUT3 fb_0_s (
    .F(fb[0]),
    .I0(fb_rom[0]),
    .I1(fb_reg[0]),
    .I2(cust_inst_sel_z) 
);
defparam fb_0_s.INIT=8'hCA;
  LUT2 n2119_s2 (
    .F(n2119_5),
    .I0(d1reg_addr[1]),
    .I1(n2119_7) 
);
defparam n2119_s2.INIT=4'h4;
  LUT4 n2119_s3 (
    .F(n2119_6),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[2]),
    .I2(d1reg_addr[3]),
    .I3(d1reg_addr[4]) 
);
defparam n2119_s3.INIT=16'h0001;
  LUT4 n2123_s2 (
    .F(n2123_5),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(d1reg_addr[0]) 
);
defparam n2123_s2.INIT=16'h0100;
  LUT4 n2150_s2 (
    .F(n2150_5),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[2]),
    .I3(n2119_5) 
);
defparam n2150_s2.INIT=16'h1000;
  LUT4 kon_s0 (
    .F(kon_3),
    .I0(cycle_d4_zz),
    .I1(q_1_0[0]),
    .I2(kon_5),
    .I3(cycle_d3_zz) 
);
defparam kon_s0.INIT=16'hBB0F;
  LUT4 kon_s1 (
    .F(kon_4),
    .I0(rhythm_reg[4]),
    .I1(kon_6),
    .I2(kon_7),
    .I3(kon_8) 
);
defparam kon_s1.INIT=16'hD000;
  LUT2 cust_inst_sel_s1 (
    .F(cust_inst_sel_4),
    .I0(inst_reg[1]),
    .I1(mem_addr[4]) 
);
defparam cust_inst_sel_s1.INIT=4'h1;
  LUT3 n905_s2 (
    .F(n905_5),
    .I0(addrreg_wrrq),
    .I1(d9reg_wrdata_queued_n),
    .I2(rst_n) 
);
defparam n905_s2.INIT=8'h10;
  LUT4 tl_5_s0 (
    .F(tl_5_4),
    .I0(tl_reg[5]),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_5_s0.INIT=16'hF5C3;
  LUT4 tl_4_s0 (
    .F(tl_4_4),
    .I0(tl_reg[4]),
    .I1(tl_4_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_4_s0.INIT=16'hF5C3;
  LUT4 tl_3_s0 (
    .F(tl_3_4),
    .I0(tl_reg[3]),
    .I1(tl_3_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_3_s0.INIT=16'hF5C3;
  LUT4 tl_2_s0 (
    .F(tl_2_4),
    .I0(tl_reg[2]),
    .I1(tl_2_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_2_s0.INIT=16'hF5C3;
  LUT4 am_s0 (
    .F(am_4),
    .I0(am_reg[1]),
    .I1(mem_q_8[50]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam am_s0.INIT=16'hFA0C;
  LUT4 pm_s0 (
    .F(pm_4),
    .I0(pm_reg[1]),
    .I1(mem_q_8[48]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam pm_s0.INIT=16'hFA0C;
  LUT3 mul_3_s0 (
    .F(mul_3_4),
    .I0(\mul_reg[1] [3]),
    .I1(\mul_reg[0] [3]),
    .I2(m_nc_sel_z) 
);
defparam mul_3_s0.INIT=8'h3A;
  LUT4 mul_2_s0 (
    .F(mul_2_4),
    .I0(\mul_reg[1] [2]),
    .I1(mem_q_8[38]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_2_s0.INIT=16'hFA0C;
  LUT4 mul_1_s0 (
    .F(mul_1_4),
    .I0(\mul_reg[1] [1]),
    .I1(mem_q_8[37]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_1_s0.INIT=16'hFA0C;
  LUT4 mul_0_s0 (
    .F(mul_0_4),
    .I0(\mul_reg[1] [0]),
    .I1(mem_q_8[36]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_0_s0.INIT=16'hFA0C;
  LUT4 sl_3_s0 (
    .F(sl_3_4),
    .I0(\sl_reg[1] [3]),
    .I1(mem_q_8[11]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_3_s0.INIT=16'hFA0C;
  LUT4 sl_2_s0 (
    .F(sl_2_4),
    .I0(\sl_reg[1] [2]),
    .I1(mem_q_8[10]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_2_s0.INIT=16'hFA0C;
  LUT4 sl_1_s0 (
    .F(sl_1_4),
    .I0(\sl_reg[1] [1]),
    .I1(mem_q_8[9]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_1_s0.INIT=16'hFA0C;
  LUT4 sl_0_s0 (
    .F(sl_0_4),
    .I0(\sl_reg[1] [0]),
    .I1(mem_q_8[8]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_0_s0.INIT=16'hFA0C;
  LUT2 tl_1_s0 (
    .F(tl_1_5),
    .I0(inst_latch_oe),
    .I1(m_nc_sel_z) 
);
defparam tl_1_s0.INIT=4'h4;
  LUT4 n2119_s4 (
    .F(n2119_7),
    .I0(d1reg_addr[5]),
    .I1(d1reg_addr[6]),
    .I2(n2119_8),
    .I3(n86_4) 
);
defparam n2119_s4.INIT=16'h1000;
  LUT3 kon_s2 (
    .F(kon_5),
    .I0(q_0_0[0]),
    .I1(q_2_0[0]),
    .I2(cycle_d4_zz) 
);
defparam kon_s2.INIT=8'hCA;
  LUT3 kon_s3 (
    .F(kon_6),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[2]) 
);
defparam kon_s3.INIT=8'h07;
  LUT4 kon_s4 (
    .F(kon_7),
    .I0(rhythm_reg[1]),
    .I1(perc_proc[4]),
    .I2(rhythm_reg[2]),
    .I3(perc_proc[1]) 
);
defparam kon_s4.INIT=16'h0777;
  LUT4 kon_s5 (
    .F(kon_8),
    .I0(rhythm_reg[3]),
    .I1(perc_proc[3]),
    .I2(rhythm_reg[0]),
    .I3(perc_proc[0]) 
);
defparam kon_s5.INIT=16'h0777;
  LUT3 tl_5_s1 (
    .F(tl_5_5),
    .I0(tl_rom[5]),
    .I1(inst_reg_latch[3]),
    .I2(inst_latch_oe) 
);
defparam tl_5_s1.INIT=8'h3A;
  LUT3 tl_4_s1 (
    .F(tl_4_5),
    .I0(tl_rom[4]),
    .I1(inst_reg_latch[2]),
    .I2(inst_latch_oe) 
);
defparam tl_4_s1.INIT=8'h3A;
  LUT3 tl_3_s1 (
    .F(tl_3_5),
    .I0(tl_rom[3]),
    .I1(inst_reg_latch[1]),
    .I2(inst_latch_oe) 
);
defparam tl_3_s1.INIT=8'h3A;
  LUT3 tl_2_s1 (
    .F(tl_2_5),
    .I0(tl_rom[2]),
    .I1(inst_reg_latch[0]),
    .I2(inst_latch_oe) 
);
defparam tl_2_s1.INIT=8'h3A;
  LUT2 n2119_s5 (
    .F(n2119_8),
    .I0(d1reg_addr[7]),
    .I1(datareg_wrrq) 
);
defparam n2119_s5.INIT=4'h4;
  LUT3 n2123_s3 (
    .F(n2123_7),
    .I0(d1reg_addr[1]),
    .I1(n2119_7),
    .I2(n2123_5) 
);
defparam n2123_s3.INIT=8'h40;
  LUT3 n2119_s6 (
    .F(n2119_10),
    .I0(d1reg_addr[1]),
    .I1(n2119_7),
    .I2(n2119_6) 
);
defparam n2119_s6.INIT=8'h40;
  LUT3 n2170_s3 (
    .F(n2170_7),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2119_7) 
);
defparam n2170_s3.INIT=8'h80;
  LUT3 n2166_s3 (
    .F(n2166_7),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2119_7) 
);
defparam n2166_s3.INIT=8'h40;
  LUT3 n2143_s2 (
    .F(n2143_6),
    .I0(n2123_5),
    .I1(d1reg_addr[1]),
    .I2(n2119_7) 
);
defparam n2143_s2.INIT=8'h80;
  LUT3 n2135_s3 (
    .F(n2135_7),
    .I0(n2119_6),
    .I1(d1reg_addr[1]),
    .I2(n2119_7) 
);
defparam n2135_s3.INIT=8'h80;
  LUT3 n2193_s2 (
    .F(n2193_6),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .I1(addrreg_wrrq),
    .I2(n86_4) 
);
defparam n2193_s2.INIT=8'h40;
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [7]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [6]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [5]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [4]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [3]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [2]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [1]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [0]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .D(ff_memreq_15),
    .CLK(clk_14m_d),
    .SET(w_cs0_n_9),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0 [0]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0 [0]),
    .D(n59_6),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_2_s0  (
    .Q(eg_envcntr_test_data),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE d1reg_addr_7_s0 (
    .Q(d1reg_addr[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_6_s0 (
    .Q(d1reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_5_s0 (
    .Q(d1reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_4_s0 (
    .Q(d1reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_3_s0 (
    .Q(d1reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_2_s0 (
    .Q(d1reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_1_s0 (
    .Q(d1reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_0_s0 (
    .Q(d1reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE am_reg_1_s0 (
    .Q(am_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE am_reg_0_s0 (
    .Q(am_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE pm_reg_1_s0 (
    .Q(pm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE pm_reg_0_s0 (
    .Q(pm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE etyp_reg_1_s0 (
    .Q(etyp_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE etyp_reg_0_s0 (
    .Q(etyp_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE ksr_reg_1_s0 (
    .Q(ksr_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE ksr_reg_0_s0 (
    .Q(ksr_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE \mul_reg[0]_3_s0  (
    .Q(\mul_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE \mul_reg[0]_2_s0  (
    .Q(\mul_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE \mul_reg[0]_1_s0  (
    .Q(\mul_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE \mul_reg[0]_0_s0  (
    .Q(\mul_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_10) 
);
  DFFRE \mul_reg[1]_3_s0  (
    .Q(\mul_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE \mul_reg[1]_2_s0  (
    .Q(\mul_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE \mul_reg[1]_1_s0  (
    .Q(\mul_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE \mul_reg[1]_0_s0  (
    .Q(\mul_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_7) 
);
  DFFRE \ksl_reg[0]_1_s0  (
    .Q(\ksl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE \ksl_reg[0]_0_s0  (
    .Q(\ksl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE \ksl_reg[1]_1_s0  (
    .Q(\ksl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE \ksl_reg[1]_0_s0  (
    .Q(\ksl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE \ar_reg[0]_3_s0  (
    .Q(\ar_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[0]_2_s0  (
    .Q(\ar_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[0]_1_s0  (
    .Q(\ar_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[0]_0_s0  (
    .Q(\ar_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[1]_3_s0  (
    .Q(\ar_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \ar_reg[1]_2_s0  (
    .Q(\ar_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \ar_reg[1]_1_s0  (
    .Q(\ar_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \ar_reg[1]_0_s0  (
    .Q(\ar_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[0]_3_s0  (
    .Q(\dr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[0]_2_s0  (
    .Q(\dr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[0]_1_s0  (
    .Q(\dr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[0]_0_s0  (
    .Q(\dr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[1]_3_s0  (
    .Q(\dr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[1]_2_s0  (
    .Q(\dr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[1]_1_s0  (
    .Q(\dr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[1]_0_s0  (
    .Q(\dr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \sl_reg[0]_3_s0  (
    .Q(\sl_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[0]_2_s0  (
    .Q(\sl_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[0]_1_s0  (
    .Q(\sl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[0]_0_s0  (
    .Q(\sl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[1]_3_s0  (
    .Q(\sl_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \sl_reg[1]_2_s0  (
    .Q(\sl_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \sl_reg[1]_1_s0  (
    .Q(\sl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \sl_reg[1]_0_s0  (
    .Q(\sl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[0]_3_s0  (
    .Q(\rr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[0]_2_s0  (
    .Q(\rr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[0]_1_s0  (
    .Q(\rr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[0]_0_s0  (
    .Q(\rr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[1]_3_s0  (
    .Q(\rr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[1]_2_s0  (
    .Q(\rr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[1]_1_s0  (
    .Q(\rr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[1]_0_s0  (
    .Q(\rr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE tl_reg_5_s0 (
    .Q(tl_reg[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE tl_reg_4_s0 (
    .Q(tl_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE tl_reg_3_s0 (
    .Q(tl_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE tl_reg_2_s0 (
    .Q(tl_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE tl_reg_1_s0 (
    .Q(tl_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE tl_reg_0_s0 (
    .Q(tl_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_7) 
);
  DFFRE dc_reg_s0 (
    .Q(dc_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE dm_reg_s0 (
    .Q(dm_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE fb_reg_2_s0 (
    .Q(fb_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE fb_reg_1_s0 (
    .Q(fb_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE fb_reg_0_s0 (
    .Q(fb_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_6) 
);
  DFFRE test_reg_3_s0 (
    .Q(test[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE test_reg_2_s0 (
    .Q(test[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE test_reg_1_s0 (
    .Q(test[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE test_reg_0_s0 (
    .Q(test[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE rhythm_reg_5_s0 (
    .Q(rhythm_en),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_4_s0 (
    .Q(rhythm_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_3_s0 (
    .Q(rhythm_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_2_s0 (
    .Q(rhythm_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_1_s0 (
    .Q(rhythm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_0_s0 (
    .Q(rhythm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE d9reg_addr_6_s0 (
    .Q(d9reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_5_s0 (
    .Q(d9reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_4_s0 (
    .Q(d9reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_3_s0 (
    .Q(d9reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_2_s0 (
    .Q(d9reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_1_s0 (
    .Q(d9reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_0_s0 (
    .Q(d9reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_en_s0 (
    .Q(d9reg_en),
    .D(n836_4),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n1429_4) 
);
  DFFRE d9reg_data_7_s0 (
    .Q(d9reg_data[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_6_s0 (
    .Q(d9reg_data[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_5_s0 (
    .Q(d9reg_data[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_4_s0 (
    .Q(d9reg_data[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_3_s0 (
    .Q(d9reg_data[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_2_s0 (
    .Q(d9reg_data[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_1_s0 (
    .Q(d9reg_data[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_0_s0 (
    .Q(d9reg_data[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_addrcntr_4_s0 (
    .Q(d9reg_addrcntr[4]),
    .D(n878_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_3_s0 (
    .Q(d9reg_addrcntr[3]),
    .D(n879_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_2_s0 (
    .Q(d9reg_addrcntr[2]),
    .D(n880_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_1_s0 (
    .Q(d9reg_addrcntr[1]),
    .D(n881_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_0_s0 (
    .Q(d9reg_addrcntr[0]),
    .D(n882_6),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_wrdata_queued_n_s0 (
    .Q(d9reg_wrdata_queued_n),
    .D(n905_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc13_s0 (
    .Q(cyc13),
    .D(cycle_12),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_4_s0 (
    .Q(perc_proc[4]),
    .D(perc_proc[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_3_s0 (
    .Q(perc_proc[3]),
    .D(perc_proc[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_2_s0 (
    .Q(perc_proc[2]),
    .D(perc_proc[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_1_s0 (
    .Q(perc_proc[1]),
    .D(perc_proc[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_0_s0 (
    .Q(perc_proc[0]),
    .D(perc_proc_d),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE m_nc_sel_z_s0 (
    .Q(m_nc_sel_z),
    .D(m_nc_sel),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE cust_inst_sel_z_s0 (
    .Q(cust_inst_sel_z),
    .D(cust_inst_sel),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_latch_oe_s0 (
    .Q(inst_latch_oe),
    .D(n1066_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_3_s0 (
    .Q(vol_reg_latch[3]),
    .D(vol_reg[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_2_s0 (
    .Q(vol_reg_latch[2]),
    .D(vol_reg[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_1_s0 (
    .Q(vol_reg_latch[1]),
    .D(vol_reg[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_0_s0 (
    .Q(vol_reg_latch[0]),
    .D(vol_reg[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_3_s0 (
    .Q(inst_reg_latch[3]),
    .D(inst_reg[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_2_s0 (
    .Q(inst_reg_latch[2]),
    .D(inst_reg[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_1_s0 (
    .Q(inst_reg_latch[1]),
    .D(inst_reg[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_0_s0 (
    .Q(inst_reg_latch[0]),
    .D(inst_reg[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE kon_z_s0 (
    .Q(kon_z),
    .D(kon),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  ALU n881_s (
    .SUM(n881_1),
    .COUT(n881_2),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n881_s.ALU_MODE=0;
  ALU n880_s (
    .SUM(n880_1),
    .COUT(n880_2),
    .I0(d9reg_addrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n881_2) 
);
defparam n880_s.ALU_MODE=0;
  ALU n879_s (
    .SUM(n879_1),
    .COUT(n879_2),
    .I0(d9reg_addrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n880_2) 
);
defparam n879_s.ALU_MODE=0;
  ALU n878_s (
    .SUM(n878_1),
    .COUT(n878_0_COUT),
    .I0(d9reg_addrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n879_2) 
);
defparam n878_s.ALU_MODE=0;
  ALU n908_s0 (
    .SUM(n908_1_SUM),
    .COUT(n908_3),
    .I0(d9reg_addrcntr[0]),
    .I1(d9reg_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n908_s0.ALU_MODE=3;
  ALU n909_s0 (
    .SUM(n909_1_SUM),
    .COUT(n909_3),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addr[1]),
    .I3(GND),
    .CIN(n908_3) 
);
defparam n909_s0.ALU_MODE=3;
  ALU n910_s0 (
    .SUM(n910_1_SUM),
    .COUT(n910_3),
    .I0(d9reg_addrcntr[2]),
    .I1(d9reg_addr[2]),
    .I3(GND),
    .CIN(n909_3) 
);
defparam n910_s0.ALU_MODE=3;
  ALU n911_s0 (
    .SUM(n911_1_SUM),
    .COUT(n911_3),
    .I0(d9reg_addrcntr[3]),
    .I1(d9reg_addr[3]),
    .I3(GND),
    .CIN(n910_3) 
);
defparam n911_s0.ALU_MODE=3;
  INV n660_s2 (
    .O(n660_5),
    .I(rst_n) 
);
  INV n882_s2 (
    .O(n882_6),
    .I(d9reg_addrcntr[0]) 
);
  IKAOPLL_rw_synchronizer u_sync_addrreg (
    .clk_14m_d(clk_14m_d),
    .n660_5(n660_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n86_4(n86_4),
    .w_cs0_n_9(w_cs0_n_9),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .ff_enable(ff_enable),
    .bus_address(bus_address[0]),
    .addrreg_wrrq(addrreg_wrrq)
);
  IKAOPLL_rw_synchronizer_0 u_sync_datareg (
    .clk_14m_d(clk_14m_d),
    .n660_5(n660_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n86_4(n86_4),
    .w_cs0_n_9(w_cs0_n_9),
    .bus_write(bus_write),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .ff_enable(ff_enable),
    .bus_address(bus_address[0]),
    .datareg_wrrq(datareg_wrrq)
);
  IKAOPLL_d9reg u_fnum_lsbs (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n911_3(n911_3),
    .n905_5(n905_5),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[7:0]),
    .d9reg_addr(d9reg_addr[6:4]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d_7_5(d_7_5),
    .fnum(fnum[7:0])
);
  IKAOPLL_d9reg_0 u_fnum_msb (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d_0_4(d_0_4),
    .fnum(fnum_11[8])
);
  IKAOPLL_d9reg_1 u_block (
    .d_0_4(d_0_4),
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:1]),
    .block(block[2:0])
);
  IKAOPLL_d9reg_2 u_kon (
    .d_0_4(d_0_4),
    .rst_n(rst_n),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[4]),
    .q_0(q_0_0[0]),
    .q_1(q_1_0[0]),
    .q_2(q_2_0[0])
);
  IKAOPLL_d9reg_3 u_susen (
    .d_0_4(d_0_4),
    .rst_n(rst_n),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[5]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_d9reg_4 u_vol (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d_3_4(d_3_4),
    .vol_reg(vol_reg[3:0])
);
  IKAOPLL_d9reg_5 u_inst (
    .d_3_4(d_3_4),
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[7:4]),
    .inst_reg(inst_reg[3:0])
);
  IKAOPLL_d9reg_6 u_bank (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n905_5(n905_5),
    .n911_3(n911_3),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[1:0]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d9reg_addr(d9reg_addr[6:4]),
    .bank_reg(bank_reg[1:0])
);
  IKAOPLL_instrom u_instrom (
    .clk_14m_d(clk_14m_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .perc_proc_d(perc_proc_d),
    .bank_reg(bank_reg[1:0]),
    .perc_proc(perc_proc[4:0]),
    .inst_reg(inst_reg[3:0]),
    .dm_rom(dm_rom),
    .dc_rom(dc_rom),
    .mem_q_0(mem_q_0),
    .mem_q_1(mem_q_1),
    .mem_q_2(mem_q_2),
    .mem_q_3(mem_q_3),
    .mem_q_4(mem_q_4),
    .mem_q_5(mem_q_5),
    .mem_q_6(mem_q_6),
    .mem_q_7(mem_q_7),
    .mem_q_8(mem_q_8[8]),
    .mem_q_9(mem_q_8[9]),
    .mem_q_10(mem_q_8[10]),
    .mem_q_11(mem_q_8[11]),
    .mem_q_12(mem_q_8[12]),
    .mem_q_13(mem_q_8[13]),
    .mem_q_14(mem_q_8[14]),
    .mem_q_15(mem_q_8[15]),
    .mem_q_16(mem_q_16),
    .mem_q_17(mem_q_17),
    .mem_q_18(mem_q_18),
    .mem_q_19(mem_q_19),
    .mem_q_20(mem_q_20),
    .mem_q_21(mem_q_21),
    .mem_q_22(mem_q_22),
    .mem_q_23(mem_q_23),
    .mem_q_24(mem_q_24),
    .mem_q_25(mem_q_25),
    .mem_q_26(mem_q_26),
    .mem_q_27(mem_q_27),
    .mem_q_28(mem_q_28),
    .mem_q_29(mem_q_29),
    .mem_q_30(mem_q_30),
    .mem_q_31(mem_q_31),
    .mem_q_33(mem_q_33),
    .mem_q_34(mem_q_34),
    .mem_q_35(mem_q_35),
    .mem_q_36(mem_q_8[36]),
    .mem_q_37(mem_q_8[37]),
    .mem_q_38(mem_q_8[38]),
    .mem_q_40(mem_q_8[40]),
    .mem_q_41(mem_q_8[41]),
    .mem_q_42(mem_q_8[42]),
    .mem_q_43(mem_q_8[43]),
    .mem_q_44(mem_q_44),
    .mem_q_45(mem_q_45),
    .mem_q_46(mem_q_46),
    .mem_q_47(mem_q_47),
    .mem_q_48(mem_q_8[48]),
    .mem_q_49(mem_q_8[49]),
    .mem_q_50(mem_q_8[50]),
    .mem_q_51(mem_q_8[51]),
    .fb_rom(fb_rom[2:0]),
    .tl_rom(tl_rom[5:0]),
    .mem_addr(mem_addr[4])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_reg */
module IKAOPLL_lfo (
  clk_14m_d,
  n1827_7,
  cycle_d3_zz,
  n86_4,
  rst_n,
  m_nc_sel_z_6,
  cycle_00,
  cycle_d4,
  mcyccntr_hi_1_6,
  mcyccntr_lo,
  test_1,
  test_3,
  mcyccntr_hi,
  prescaler_co_5,
  pmval,
  amval
)
;
input clk_14m_d;
input n1827_7;
input cycle_d3_zz;
input n86_4;
input rst_n;
input m_nc_sel_z_6;
input cycle_00;
input cycle_d4;
input mcyccntr_hi_1_6;
input [2:0] mcyccntr_lo;
input test_1;
input test_3;
input [0:0] mcyccntr_hi;
output prescaler_co_5;
output [2:0] pmval;
output [3:0] amval;
wire prescaler_co;
wire n131_3;
wire n230_4;
wire n225_4;
wire n33_5;
wire n154_4;
wire pm_cntr_2_6;
wire amval_tff_7;
wire n63_4;
wire n62_4;
wire n61_4;
wire n89_4;
wire n88_4;
wire prescaler_co_4;
wire n131_4;
wire n131_5;
wire pm_cntr_2_7;
wire amval_tff_8;
wire prescaler_co_6;
wire n131_6;
wire amval_tff_9;
wire amval_tff_10;
wire amval_tff_11;
wire pm_prescaler_3_9;
wire n25_8;
wire amval_cntup;
wire cycle_d3_zzz;
wire amval_addend_co_z;
wire amval_tff;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n142_5;
wire n64_6;
wire n90_6;
wire [5:0] prescaler;
wire [3:0] pm_prescaler;
wire [8:0] amval_sr;
wire VCC;
wire GND;
  LUT3 prescaler_co_s0 (
    .F(prescaler_co),
    .I0(mcyccntr_lo[2]),
    .I1(prescaler_co_4),
    .I2(prescaler_co_5) 
);
defparam prescaler_co_s0.INIT=8'h80;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(amval_sr[0]),
    .I1(n131_4),
    .I2(rst_n),
    .I3(n131_5) 
);
defparam n131_s0.INIT=16'hC0A0;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(mcyccntr_lo[2]),
    .I1(prescaler_co_5),
    .I2(m_nc_sel_z_6) 
);
defparam n230_s1.INIT=8'h80;
  LUT2 n225_s1 (
    .F(n225_4),
    .I0(cycle_00),
    .I1(m_nc_sel_z_6) 
);
defparam n225_s1.INIT=4'h8;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(test_1),
    .I1(rst_n),
    .I2(n86_4) 
);
defparam n33_s2.INIT=8'hB0;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(test_1),
    .I1(n131_5),
    .I2(n131_4),
    .I3(rst_n) 
);
defparam n154_s1.INIT=16'h1400;
  LUT4 pm_cntr_2_s3 (
    .F(pm_cntr_2_6),
    .I0(pm_prescaler[0]),
    .I1(pm_cntr_2_7),
    .I2(test_3),
    .I3(n1827_7) 
);
defparam pm_cntr_2_s3.INIT=16'hF800;
  LUT4 amval_tff_s3 (
    .F(amval_tff_7),
    .I0(amval_cntup),
    .I1(cycle_00),
    .I2(n86_4),
    .I3(amval_tff_8) 
);
defparam amval_tff_s3.INIT=16'h8000;
  LUT2 n63_s0 (
    .F(n63_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]) 
);
defparam n63_s0.INIT=4'h6;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n61_s0 (
    .F(n61_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam n61_s0.INIT=16'h7F80;
  LUT2 n89_s0 (
    .F(n89_4),
    .I0(pmval[0]),
    .I1(pmval[1]) 
);
defparam n89_s0.INIT=4'h6;
  LUT3 n88_s0 (
    .F(n88_4),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(pmval[2]) 
);
defparam n88_s0.INIT=8'h78;
  LUT4 prescaler_co_s1 (
    .F(prescaler_co_4),
    .I0(prescaler_co_6),
    .I1(prescaler[0]),
    .I2(prescaler[1]),
    .I3(prescaler[2]) 
);
defparam prescaler_co_s1.INIT=16'h8000;
  LUT4 prescaler_co_s2 (
    .F(prescaler_co_5),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_hi[0]),
    .I2(mcyccntr_lo[0]),
    .I3(cycle_d4) 
);
defparam prescaler_co_s2.INIT=16'h1000;
  LUT4 n131_s1 (
    .F(n131_4),
    .I0(cycle_00),
    .I1(amval_tff),
    .I2(cycle_d4),
    .I3(n131_6) 
);
defparam n131_s1.INIT=16'h0E00;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(cycle_d4),
    .I1(cycle_d3_zzz),
    .I2(amval_addend_co_z),
    .I3(amval_sr[0]) 
);
defparam n131_s2.INIT=16'hEF10;
  LUT4 pm_cntr_2_s4 (
    .F(pm_cntr_2_7),
    .I0(pm_prescaler[1]),
    .I1(pm_prescaler[2]),
    .I2(pm_prescaler[3]),
    .I3(prescaler_co_4) 
);
defparam pm_cntr_2_s4.INIT=16'h8000;
  LUT4 amval_tff_s4 (
    .F(amval_tff_8),
    .I0(amval_tff_9),
    .I1(amval_tff_10),
    .I2(amval_sr[6]),
    .I3(amval_sr[5]) 
);
defparam amval_tff_s4.INIT=16'h2003;
  LUT3 prescaler_co_s3 (
    .F(prescaler_co_6),
    .I0(prescaler[3]),
    .I1(prescaler[4]),
    .I2(prescaler[5]) 
);
defparam prescaler_co_s3.INIT=8'h80;
  LUT3 n131_s3 (
    .F(n131_6),
    .I0(amval_cntup),
    .I1(test_3),
    .I2(cycle_d3_zzz) 
);
defparam n131_s3.INIT=8'h0E;
  LUT2 amval_tff_s5 (
    .F(amval_tff_9),
    .I0(amval_tff),
    .I1(amval_sr[0]) 
);
defparam amval_tff_s5.INIT=4'h4;
  LUT4 amval_tff_s6 (
    .F(amval_tff_10),
    .I0(amval_sr[4]),
    .I1(amval_tff_11),
    .I2(amval_sr[5]),
    .I3(amval_sr[3]) 
);
defparam amval_tff_s6.INIT=16'h0FFB;
  LUT4 amval_tff_s7 (
    .F(amval_tff_11),
    .I0(amval_sr[0]),
    .I1(amval_sr[1]),
    .I2(amval_sr[2]),
    .I3(amval_tff) 
);
defparam amval_tff_s7.INIT=16'h0100;
  LUT4 pm_prescaler_3_s4 (
    .F(pm_prescaler_3_9),
    .I0(prescaler_co_4),
    .I1(mcyccntr_hi[0]),
    .I2(cycle_d4),
    .I3(mcyccntr_hi_1_6) 
);
defparam pm_prescaler_3_s4.INIT=16'h2000;
  LUT4 n25_s3 (
    .F(n25_8),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_6),
    .I3(prescaler[0]) 
);
defparam n25_s3.INIT=16'hBF40;
  DFFRE prescaler_4_s0 (
    .Q(prescaler[4]),
    .D(n21_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_3_s0 (
    .Q(prescaler[3]),
    .D(n22_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_2_s0 (
    .Q(prescaler[2]),
    .D(n23_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_1_s0 (
    .Q(prescaler[1]),
    .D(n24_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE pm_prescaler_3_s0 (
    .Q(pm_prescaler[3]),
    .D(n61_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_prescaler_2_s0 (
    .Q(pm_prescaler[2]),
    .D(n62_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_prescaler_1_s0 (
    .Q(pm_prescaler[1]),
    .D(n63_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_prescaler_0_s0 (
    .Q(pm_prescaler[0]),
    .D(n64_6),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_cntr_2_s0 (
    .Q(pmval[2]),
    .D(n88_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_cntr_2_6) 
);
  DFFRE pm_cntr_1_s0 (
    .Q(pmval[1]),
    .D(n89_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_cntr_2_6) 
);
  DFFRE pm_cntr_0_s0 (
    .Q(pmval[0]),
    .D(n90_6),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_cntr_2_6) 
);
  DFFRE amval_cntup_s0 (
    .Q(amval_cntup),
    .D(prescaler_co),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n230_4) 
);
  DFFRE cycle_d3_zzz_s0 (
    .Q(cycle_d3_zzz),
    .D(cycle_d3_zz),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_addend_co_z_s0 (
    .Q(amval_addend_co_z),
    .D(n131_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_tff_s0 (
    .Q(amval_tff),
    .D(n142_5),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(amval_tff_7) 
);
  DFFRE amval_sr_8_s0 (
    .Q(amval_sr[8]),
    .D(n154_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_7_s0 (
    .Q(amval_sr[7]),
    .D(amval_sr[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_6_s0 (
    .Q(amval_sr[6]),
    .D(amval_sr[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_5_s0 (
    .Q(amval_sr[5]),
    .D(amval_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_4_s0 (
    .Q(amval_sr[4]),
    .D(amval_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_3_s0 (
    .Q(amval_sr[3]),
    .D(amval_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_2_s0 (
    .Q(amval_sr[2]),
    .D(amval_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_1_s0 (
    .Q(amval_sr[1]),
    .D(amval_sr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_0_s0 (
    .Q(amval_sr[0]),
    .D(amval_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE o_AMVAL_3_s0 (
    .Q(amval[3]),
    .D(amval_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE o_AMVAL_2_s0 (
    .Q(amval[2]),
    .D(amval_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE o_AMVAL_1_s0 (
    .Q(amval[1]),
    .D(amval_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE o_AMVAL_0_s0 (
    .Q(amval[0]),
    .D(amval_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE prescaler_5_s0 (
    .Q(prescaler[5]),
    .D(n20_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_0_s2 (
    .Q(prescaler[0]),
    .D(n25_8),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(VCC) 
);
defparam prescaler_0_s2.INIT=1'b0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(prescaler[1]),
    .I1(prescaler[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(prescaler[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(prescaler[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(prescaler[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(prescaler[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n142_s2 (
    .O(n142_5),
    .I(amval_tff) 
);
  INV n64_s2 (
    .O(n64_6),
    .I(pm_prescaler[0]) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(pmval[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_lfo */
module IKAOPLL_sr_7 (
  clk_14m_d,
  n426_6,
  n86_4,
  cyc3r_phase_current,
  cyc18r_phase_sr_out
)
;
input clk_14m_d;
input n426_6;
input n86_4;
input [18:0] cyc3r_phase_current;
output [18:0] cyc18r_phase_sr_out;
wire [18:0] \sr[0] ;
wire [18:0] \sr[1] ;
wire [18:0] \sr[2] ;
wire [18:0] \sr[3] ;
wire [18:0] \sr[4] ;
wire [18:0] \sr[5] ;
wire [18:0] \sr[6] ;
wire [18:0] \sr[7] ;
wire [18:0] \sr[8] ;
wire [18:0] \sr[9] ;
wire [18:0] \sr[10] ;
wire [18:0] \sr[11] ;
wire [18:0] \sr[12] ;
wire [18:0] \sr[13] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_17_s0  (
    .Q(\sr[0] [17]),
    .D(cyc3r_phase_current[17]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_16_s0  (
    .Q(\sr[0] [16]),
    .D(cyc3r_phase_current[16]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_15_s0  (
    .Q(\sr[0] [15]),
    .D(cyc3r_phase_current[15]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_14_s0  (
    .Q(\sr[0] [14]),
    .D(cyc3r_phase_current[14]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(cyc3r_phase_current[13]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(cyc3r_phase_current[12]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(cyc3r_phase_current[11]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(cyc3r_phase_current[10]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(cyc3r_phase_current[9]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(cyc3r_phase_current[8]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(cyc3r_phase_current[7]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc3r_phase_current[6]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc3r_phase_current[5]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc3r_phase_current[4]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc3r_phase_current[3]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc3r_phase_current[2]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc3r_phase_current[1]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc3r_phase_current[0]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[1]_18_s0  (
    .Q(\sr[1] [18]),
    .D(\sr[0] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_17_s0  (
    .Q(\sr[1] [17]),
    .D(\sr[0] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_16_s0  (
    .Q(\sr[1] [16]),
    .D(\sr[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_15_s0  (
    .Q(\sr[1] [15]),
    .D(\sr[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_14_s0  (
    .Q(\sr[1] [14]),
    .D(\sr[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_13_s0  (
    .Q(\sr[1] [13]),
    .D(\sr[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_12_s0  (
    .Q(\sr[1] [12]),
    .D(\sr[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_11_s0  (
    .Q(\sr[1] [11]),
    .D(\sr[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_10_s0  (
    .Q(\sr[1] [10]),
    .D(\sr[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_9_s0  (
    .Q(\sr[1] [9]),
    .D(\sr[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_18_s0  (
    .Q(\sr[2] [18]),
    .D(\sr[1] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_17_s0  (
    .Q(\sr[2] [17]),
    .D(\sr[1] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_16_s0  (
    .Q(\sr[2] [16]),
    .D(\sr[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_15_s0  (
    .Q(\sr[2] [15]),
    .D(\sr[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_14_s0  (
    .Q(\sr[2] [14]),
    .D(\sr[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_13_s0  (
    .Q(\sr[2] [13]),
    .D(\sr[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_12_s0  (
    .Q(\sr[2] [12]),
    .D(\sr[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_11_s0  (
    .Q(\sr[2] [11]),
    .D(\sr[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_10_s0  (
    .Q(\sr[2] [10]),
    .D(\sr[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_9_s0  (
    .Q(\sr[2] [9]),
    .D(\sr[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_18_s0  (
    .Q(\sr[3] [18]),
    .D(\sr[2] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_17_s0  (
    .Q(\sr[3] [17]),
    .D(\sr[2] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_16_s0  (
    .Q(\sr[3] [16]),
    .D(\sr[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_15_s0  (
    .Q(\sr[3] [15]),
    .D(\sr[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_14_s0  (
    .Q(\sr[3] [14]),
    .D(\sr[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_13_s0  (
    .Q(\sr[3] [13]),
    .D(\sr[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_12_s0  (
    .Q(\sr[3] [12]),
    .D(\sr[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_11_s0  (
    .Q(\sr[3] [11]),
    .D(\sr[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_10_s0  (
    .Q(\sr[3] [10]),
    .D(\sr[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_9_s0  (
    .Q(\sr[3] [9]),
    .D(\sr[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_18_s0  (
    .Q(\sr[4] [18]),
    .D(\sr[3] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_17_s0  (
    .Q(\sr[4] [17]),
    .D(\sr[3] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_16_s0  (
    .Q(\sr[4] [16]),
    .D(\sr[3] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_15_s0  (
    .Q(\sr[4] [15]),
    .D(\sr[3] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_14_s0  (
    .Q(\sr[4] [14]),
    .D(\sr[3] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_13_s0  (
    .Q(\sr[4] [13]),
    .D(\sr[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_12_s0  (
    .Q(\sr[4] [12]),
    .D(\sr[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_11_s0  (
    .Q(\sr[4] [11]),
    .D(\sr[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_10_s0  (
    .Q(\sr[4] [10]),
    .D(\sr[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_9_s0  (
    .Q(\sr[4] [9]),
    .D(\sr[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(\sr[4] [8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(\sr[4] [7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_18_s0  (
    .Q(\sr[5] [18]),
    .D(\sr[4] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_17_s0  (
    .Q(\sr[5] [17]),
    .D(\sr[4] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_16_s0  (
    .Q(\sr[5] [16]),
    .D(\sr[4] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_15_s0  (
    .Q(\sr[5] [15]),
    .D(\sr[4] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_14_s0  (
    .Q(\sr[5] [14]),
    .D(\sr[4] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_13_s0  (
    .Q(\sr[5] [13]),
    .D(\sr[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_12_s0  (
    .Q(\sr[5] [12]),
    .D(\sr[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_11_s0  (
    .Q(\sr[5] [11]),
    .D(\sr[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_10_s0  (
    .Q(\sr[5] [10]),
    .D(\sr[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_9_s0  (
    .Q(\sr[5] [9]),
    .D(\sr[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_8_s0  (
    .Q(\sr[5] [8]),
    .D(\sr[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(\sr[5] [7]),
    .D(\sr[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(\sr[5] [6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(\sr[5] [5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(\sr[5] [4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_18_s0  (
    .Q(\sr[6] [18]),
    .D(\sr[5] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_17_s0  (
    .Q(\sr[6] [17]),
    .D(\sr[5] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_16_s0  (
    .Q(\sr[6] [16]),
    .D(\sr[5] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_15_s0  (
    .Q(\sr[6] [15]),
    .D(\sr[5] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_14_s0  (
    .Q(\sr[6] [14]),
    .D(\sr[5] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_13_s0  (
    .Q(\sr[6] [13]),
    .D(\sr[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_12_s0  (
    .Q(\sr[6] [12]),
    .D(\sr[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_11_s0  (
    .Q(\sr[6] [11]),
    .D(\sr[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_10_s0  (
    .Q(\sr[6] [10]),
    .D(\sr[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_9_s0  (
    .Q(\sr[6] [9]),
    .D(\sr[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_8_s0  (
    .Q(\sr[6] [8]),
    .D(\sr[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(\sr[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(\sr[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(\sr[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(\sr[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_18_s0  (
    .Q(\sr[7] [18]),
    .D(\sr[6] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_17_s0  (
    .Q(\sr[7] [17]),
    .D(\sr[6] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_16_s0  (
    .Q(\sr[7] [16]),
    .D(\sr[6] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_15_s0  (
    .Q(\sr[7] [15]),
    .D(\sr[6] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_14_s0  (
    .Q(\sr[7] [14]),
    .D(\sr[6] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_13_s0  (
    .Q(\sr[7] [13]),
    .D(\sr[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_12_s0  (
    .Q(\sr[7] [12]),
    .D(\sr[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_11_s0  (
    .Q(\sr[7] [11]),
    .D(\sr[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_10_s0  (
    .Q(\sr[7] [10]),
    .D(\sr[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_9_s0  (
    .Q(\sr[7] [9]),
    .D(\sr[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_8_s0  (
    .Q(\sr[7] [8]),
    .D(\sr[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(\sr[7] [7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_18_s0  (
    .Q(\sr[8] [18]),
    .D(\sr[7] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_17_s0  (
    .Q(\sr[8] [17]),
    .D(\sr[7] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_16_s0  (
    .Q(\sr[8] [16]),
    .D(\sr[7] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_15_s0  (
    .Q(\sr[8] [15]),
    .D(\sr[7] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_14_s0  (
    .Q(\sr[8] [14]),
    .D(\sr[7] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_13_s0  (
    .Q(\sr[8] [13]),
    .D(\sr[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_12_s0  (
    .Q(\sr[8] [12]),
    .D(\sr[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_11_s0  (
    .Q(\sr[8] [11]),
    .D(\sr[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_10_s0  (
    .Q(\sr[8] [10]),
    .D(\sr[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_9_s0  (
    .Q(\sr[8] [9]),
    .D(\sr[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_8_s0  (
    .Q(\sr[8] [8]),
    .D(\sr[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(\sr[8] [7]),
    .D(\sr[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(\sr[8] [6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(\sr[8] [5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(\sr[8] [4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(\sr[8] [3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(\sr[8] [2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(\sr[8] [1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(\sr[8] [0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_18_s0  (
    .Q(\sr[9] [18]),
    .D(\sr[8] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_17_s0  (
    .Q(\sr[9] [17]),
    .D(\sr[8] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_16_s0  (
    .Q(\sr[9] [16]),
    .D(\sr[8] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_15_s0  (
    .Q(\sr[9] [15]),
    .D(\sr[8] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_14_s0  (
    .Q(\sr[9] [14]),
    .D(\sr[8] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_13_s0  (
    .Q(\sr[9] [13]),
    .D(\sr[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_12_s0  (
    .Q(\sr[9] [12]),
    .D(\sr[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_11_s0  (
    .Q(\sr[9] [11]),
    .D(\sr[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_10_s0  (
    .Q(\sr[9] [10]),
    .D(\sr[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_9_s0  (
    .Q(\sr[9] [9]),
    .D(\sr[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_8_s0  (
    .Q(\sr[9] [8]),
    .D(\sr[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_7_s0  (
    .Q(\sr[9] [7]),
    .D(\sr[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_6_s0  (
    .Q(\sr[9] [6]),
    .D(\sr[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_5_s0  (
    .Q(\sr[9] [5]),
    .D(\sr[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_4_s0  (
    .Q(\sr[9] [4]),
    .D(\sr[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_3_s0  (
    .Q(\sr[9] [3]),
    .D(\sr[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_2_s0  (
    .Q(\sr[9] [2]),
    .D(\sr[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_1_s0  (
    .Q(\sr[9] [1]),
    .D(\sr[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_0_s0  (
    .Q(\sr[9] [0]),
    .D(\sr[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_18_s0  (
    .Q(\sr[10] [18]),
    .D(\sr[9] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_17_s0  (
    .Q(\sr[10] [17]),
    .D(\sr[9] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_16_s0  (
    .Q(\sr[10] [16]),
    .D(\sr[9] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_15_s0  (
    .Q(\sr[10] [15]),
    .D(\sr[9] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_14_s0  (
    .Q(\sr[10] [14]),
    .D(\sr[9] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_13_s0  (
    .Q(\sr[10] [13]),
    .D(\sr[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_12_s0  (
    .Q(\sr[10] [12]),
    .D(\sr[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_11_s0  (
    .Q(\sr[10] [11]),
    .D(\sr[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_10_s0  (
    .Q(\sr[10] [10]),
    .D(\sr[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_9_s0  (
    .Q(\sr[10] [9]),
    .D(\sr[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_8_s0  (
    .Q(\sr[10] [8]),
    .D(\sr[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_7_s0  (
    .Q(\sr[10] [7]),
    .D(\sr[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_6_s0  (
    .Q(\sr[10] [6]),
    .D(\sr[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_5_s0  (
    .Q(\sr[10] [5]),
    .D(\sr[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_4_s0  (
    .Q(\sr[10] [4]),
    .D(\sr[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_3_s0  (
    .Q(\sr[10] [3]),
    .D(\sr[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_2_s0  (
    .Q(\sr[10] [2]),
    .D(\sr[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_1_s0  (
    .Q(\sr[10] [1]),
    .D(\sr[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_0_s0  (
    .Q(\sr[10] [0]),
    .D(\sr[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_18_s0  (
    .Q(\sr[11] [18]),
    .D(\sr[10] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_17_s0  (
    .Q(\sr[11] [17]),
    .D(\sr[10] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_16_s0  (
    .Q(\sr[11] [16]),
    .D(\sr[10] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_15_s0  (
    .Q(\sr[11] [15]),
    .D(\sr[10] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_14_s0  (
    .Q(\sr[11] [14]),
    .D(\sr[10] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_13_s0  (
    .Q(\sr[11] [13]),
    .D(\sr[10] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_12_s0  (
    .Q(\sr[11] [12]),
    .D(\sr[10] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_11_s0  (
    .Q(\sr[11] [11]),
    .D(\sr[10] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_10_s0  (
    .Q(\sr[11] [10]),
    .D(\sr[10] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_9_s0  (
    .Q(\sr[11] [9]),
    .D(\sr[10] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_8_s0  (
    .Q(\sr[11] [8]),
    .D(\sr[10] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_7_s0  (
    .Q(\sr[11] [7]),
    .D(\sr[10] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_6_s0  (
    .Q(\sr[11] [6]),
    .D(\sr[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_5_s0  (
    .Q(\sr[11] [5]),
    .D(\sr[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_4_s0  (
    .Q(\sr[11] [4]),
    .D(\sr[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_3_s0  (
    .Q(\sr[11] [3]),
    .D(\sr[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_2_s0  (
    .Q(\sr[11] [2]),
    .D(\sr[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_1_s0  (
    .Q(\sr[11] [1]),
    .D(\sr[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_0_s0  (
    .Q(\sr[11] [0]),
    .D(\sr[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_18_s0  (
    .Q(\sr[12] [18]),
    .D(\sr[11] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_17_s0  (
    .Q(\sr[12] [17]),
    .D(\sr[11] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_16_s0  (
    .Q(\sr[12] [16]),
    .D(\sr[11] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_15_s0  (
    .Q(\sr[12] [15]),
    .D(\sr[11] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_14_s0  (
    .Q(\sr[12] [14]),
    .D(\sr[11] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_13_s0  (
    .Q(\sr[12] [13]),
    .D(\sr[11] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_12_s0  (
    .Q(\sr[12] [12]),
    .D(\sr[11] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_11_s0  (
    .Q(\sr[12] [11]),
    .D(\sr[11] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_10_s0  (
    .Q(\sr[12] [10]),
    .D(\sr[11] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_9_s0  (
    .Q(\sr[12] [9]),
    .D(\sr[11] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_8_s0  (
    .Q(\sr[12] [8]),
    .D(\sr[11] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_7_s0  (
    .Q(\sr[12] [7]),
    .D(\sr[11] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_6_s0  (
    .Q(\sr[12] [6]),
    .D(\sr[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_5_s0  (
    .Q(\sr[12] [5]),
    .D(\sr[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_4_s0  (
    .Q(\sr[12] [4]),
    .D(\sr[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_3_s0  (
    .Q(\sr[12] [3]),
    .D(\sr[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_2_s0  (
    .Q(\sr[12] [2]),
    .D(\sr[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_1_s0  (
    .Q(\sr[12] [1]),
    .D(\sr[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_0_s0  (
    .Q(\sr[12] [0]),
    .D(\sr[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_18_s0  (
    .Q(\sr[13] [18]),
    .D(\sr[12] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_17_s0  (
    .Q(\sr[13] [17]),
    .D(\sr[12] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_16_s0  (
    .Q(\sr[13] [16]),
    .D(\sr[12] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_15_s0  (
    .Q(\sr[13] [15]),
    .D(\sr[12] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_14_s0  (
    .Q(\sr[13] [14]),
    .D(\sr[12] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_13_s0  (
    .Q(\sr[13] [13]),
    .D(\sr[12] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_12_s0  (
    .Q(\sr[13] [12]),
    .D(\sr[12] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_11_s0  (
    .Q(\sr[13] [11]),
    .D(\sr[12] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_10_s0  (
    .Q(\sr[13] [10]),
    .D(\sr[12] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_9_s0  (
    .Q(\sr[13] [9]),
    .D(\sr[12] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_8_s0  (
    .Q(\sr[13] [8]),
    .D(\sr[12] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_7_s0  (
    .Q(\sr[13] [7]),
    .D(\sr[12] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_6_s0  (
    .Q(\sr[13] [6]),
    .D(\sr[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_5_s0  (
    .Q(\sr[13] [5]),
    .D(\sr[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_4_s0  (
    .Q(\sr[13] [4]),
    .D(\sr[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_3_s0  (
    .Q(\sr[13] [3]),
    .D(\sr[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_2_s0  (
    .Q(\sr[13] [2]),
    .D(\sr[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_1_s0  (
    .Q(\sr[13] [1]),
    .D(\sr[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_0_s0  (
    .Q(\sr[13] [0]),
    .D(\sr[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_18_s0  (
    .Q(cyc18r_phase_sr_out[18]),
    .D(\sr[13] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_17_s0  (
    .Q(cyc18r_phase_sr_out[17]),
    .D(\sr[13] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_16_s0  (
    .Q(cyc18r_phase_sr_out[16]),
    .D(\sr[13] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_15_s0  (
    .Q(cyc18r_phase_sr_out[15]),
    .D(\sr[13] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_14_s0  (
    .Q(cyc18r_phase_sr_out[14]),
    .D(\sr[13] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_13_s0  (
    .Q(cyc18r_phase_sr_out[13]),
    .D(\sr[13] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_12_s0  (
    .Q(cyc18r_phase_sr_out[12]),
    .D(\sr[13] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_11_s0  (
    .Q(cyc18r_phase_sr_out[11]),
    .D(\sr[13] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_10_s0  (
    .Q(cyc18r_phase_sr_out[10]),
    .D(\sr[13] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_9_s0  (
    .Q(cyc18r_phase_sr_out[9]),
    .D(\sr[13] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_8_s0  (
    .Q(cyc18r_phase_sr_out[8]),
    .D(\sr[13] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_7_s0  (
    .Q(cyc18r_phase_sr_out[7]),
    .D(\sr[13] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_6_s0  (
    .Q(cyc18r_phase_sr_out[6]),
    .D(\sr[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_5_s0  (
    .Q(cyc18r_phase_sr_out[5]),
    .D(\sr[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_4_s0  (
    .Q(cyc18r_phase_sr_out[4]),
    .D(\sr[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_3_s0  (
    .Q(cyc18r_phase_sr_out[3]),
    .D(\sr[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_2_s0  (
    .Q(cyc18r_phase_sr_out[2]),
    .D(\sr[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_1_s0  (
    .Q(cyc18r_phase_sr_out[1]),
    .D(\sr[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_0_s0  (
    .Q(cyc18r_phase_sr_out[0]),
    .D(\sr[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_18_s0  (
    .Q(\sr[0] [18]),
    .D(cyc3r_phase_current[18]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_7 */
module IKAOPLL_pg (
  clk_14m_d,
  n86_4,
  pm,
  n660_5,
  prescaler_co_5,
  m_nc_sel_z_6,
  rst_n,
  n158_6,
  cyc18r_start_attack,
  hh_tt_sel,
  rhythm_en,
  fnum,
  block,
  mul,
  fnum_12,
  pmval,
  mcyccntr_lo,
  test,
  hh_tt_start_attack_dly,
  n426_6,
  op_phase
)
;
input clk_14m_d;
input n86_4;
input pm;
input n660_5;
input prescaler_co_5;
input m_nc_sel_z_6;
input rst_n;
input n158_6;
input cyc18r_start_attack;
input hh_tt_sel;
input rhythm_en;
input [7:0] fnum;
input [2:0] block;
input [3:0] mul;
input [8:8] fnum_12;
input [2:0] pmval;
input [2:0] mcyccntr_lo;
input [2:1] test;
input [14:14] hh_tt_start_attack_dly;
output n426_6;
output [9:0] op_phase;
wire n138_21;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ;
wire n1570_4;
wire n269_3;
wire n270_3;
wire n271_3;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n607_3;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ;
wire n141_5;
wire n266_5;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_5 ;
wire n269_4;
wire op_phase_0_4;
wire op_phase_2_3;
wire op_phase_4_3;
wire op_phase_6_3;
wire op_phase_8_3;
wire op_phase_9_3;
wire n607_4;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ;
wire n141_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ;
wire n607_5;
wire n607_6;
wire n607_7;
wire n607_8;
wire n607_9;
wire n607_10;
wire n1574_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ;
wire cyc0r_pm;
wire n245_2;
wire n246_2;
wire n247_2;
wire n248_2;
wire n249_2;
wire n250_2;
wire n251_2;
wire n252_2;
wire n253_2;
wire n254_2;
wire n255_2;
wire n256_2;
wire n257_2;
wire n258_2;
wire n259_2;
wire n260_2;
wire n261_2;
wire n262_2;
wire n263_2;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_2 ;
wire n386_1;
wire n386_2;
wire n385_1;
wire n385_2;
wire n384_1;
wire n384_2;
wire n383_1;
wire n383_2;
wire n382_1;
wire n382_2;
wire n381_1;
wire n381_2;
wire n380_1;
wire n380_2;
wire n379_1;
wire n379_2;
wire n378_1;
wire n378_2;
wire n377_1;
wire n377_2;
wire n376_1;
wire n376_2;
wire n375_1;
wire n375_2;
wire n374_1;
wire n374_2;
wire n373_1;
wire n373_2;
wire n372_1;
wire n372_2;
wire n371_1;
wire n371_2;
wire n370_1;
wire n370_2;
wire n369_1;
wire n369_2;
wire n368_1;
wire n368_0_COUT;
wire n551_1_SUM;
wire n551_3;
wire n550_1_SUM;
wire n550_3;
wire n549_1_SUM;
wire scramble_phase;
wire [12:3] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 ;
wire [2:2] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val ;
wire [13:1] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 ;
wire [8:0] cyc0r_fnum;
wire [2:0] cyc0r_block;
wire [3:0] cyc0r_mul;
wire [3:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul ;
wire [16:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev ;
wire [18:0] cyc3r_phase_current;
wire [3:0] hh_phase_z;
wire [1:0] tc_phase_z;
wire [22:0] noise_lfsr;
wire [10:0] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val ;
wire [18:0] cyc18r_phase_sr_out;
wire [47:19] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire VCC;
wire GND;
  LUT4 n138_s16 (
    .F(n138_21),
    .I0(cyc0r_mul[0]),
    .I1(cyc0r_mul[1]),
    .I2(cyc0r_mul[2]),
    .I3(cyc0r_mul[3]) 
);
defparam n138_s16.INIT=16'hC2AA;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I0(pmval[2]),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [3]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_5 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0 .INIT=8'hC5;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(mcyccntr_lo[2]),
    .I1(prescaler_co_5),
    .I2(m_nc_sel_z_6) 
);
defparam n1570_s1.INIT=8'h40;
  LUT3 n269_s0 (
    .F(n269_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [16]),
    .I1(n248_2),
    .I2(n269_4) 
);
defparam n269_s0.INIT=8'hAC;
  LUT3 n270_s0 (
    .F(n270_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [15]),
    .I1(n249_2),
    .I2(n269_4) 
);
defparam n270_s0.INIT=8'hAC;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [14]),
    .I1(n250_2),
    .I2(n269_4) 
);
defparam n271_s0.INIT=8'hAC;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [13]),
    .I1(n251_2),
    .I2(n269_4) 
);
defparam n272_s0.INIT=8'hAC;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [12]),
    .I1(n252_2),
    .I2(n269_4) 
);
defparam n273_s0.INIT=8'hAC;
  LUT3 n274_s0 (
    .F(n274_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [11]),
    .I1(n253_2),
    .I2(n269_4) 
);
defparam n274_s0.INIT=8'hAC;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [10]),
    .I1(n254_2),
    .I2(n269_4) 
);
defparam n275_s0.INIT=8'hAC;
  LUT3 n276_s0 (
    .F(n276_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [9]),
    .I1(n255_2),
    .I2(n269_4) 
);
defparam n276_s0.INIT=8'hAC;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [8]),
    .I1(n256_2),
    .I2(n269_4) 
);
defparam n277_s0.INIT=8'hAC;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [7]),
    .I1(n257_2),
    .I2(n269_4) 
);
defparam n278_s0.INIT=8'hAC;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [6]),
    .I1(n258_2),
    .I2(n269_4) 
);
defparam n279_s0.INIT=8'hAC;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [5]),
    .I1(n259_2),
    .I2(n269_4) 
);
defparam n280_s0.INIT=8'hAC;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [4]),
    .I1(n260_2),
    .I2(n269_4) 
);
defparam n281_s0.INIT=8'hAC;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [3]),
    .I1(n261_2),
    .I2(n269_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [2]),
    .I1(n262_2),
    .I2(n269_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [1]),
    .I1(n263_2),
    .I2(n269_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT2 op_phase_0_s (
    .F(op_phase[0]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[9]) 
);
defparam op_phase_0_s.INIT=4'h4;
  LUT2 op_phase_1_s (
    .F(op_phase[1]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[10]) 
);
defparam op_phase_1_s.INIT=4'h4;
  LUT2 op_phase_3_s (
    .F(op_phase[3]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[12]) 
);
defparam op_phase_3_s.INIT=4'h4;
  LUT3 op_phase_2_s (
    .F(op_phase[2]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[11]),
    .I2(op_phase_2_3) 
);
defparam op_phase_2_s.INIT=8'hF4;
  LUT3 op_phase_4_s (
    .F(op_phase[4]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[13]),
    .I2(op_phase_4_3) 
);
defparam op_phase_4_s.INIT=8'hF4;
  LUT3 op_phase_5_s (
    .F(op_phase[5]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[14]),
    .I2(op_phase_2_3) 
);
defparam op_phase_5_s.INIT=8'hF4;
  LUT3 op_phase_6_s (
    .F(op_phase[6]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[15]),
    .I2(op_phase_6_3) 
);
defparam op_phase_6_s.INIT=8'hF4;
  LUT3 op_phase_7_s (
    .F(op_phase[7]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[16]),
    .I2(op_phase_6_3) 
);
defparam op_phase_7_s.INIT=8'hF4;
  LUT4 op_phase_8_s (
    .F(op_phase[8]),
    .I0(op_phase_8_3),
    .I1(mcyccntr_lo[2]),
    .I2(cyc18r_phase_sr_out[17]),
    .I3(op_phase_0_4) 
);
defparam op_phase_8_s.INIT=16'h44F0;
  LUT3 op_phase_9_s (
    .F(op_phase[9]),
    .I0(cyc18r_phase_sr_out[18]),
    .I1(op_phase_9_3),
    .I2(op_phase_0_4) 
);
defparam op_phase_9_s.INIT=8'hCA;
  LUT4 n607_s0 (
    .F(n607_3),
    .I0(test[1]),
    .I1(n607_4),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[22]) 
);
defparam n607_s0.INIT=16'hEFFE;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4 .INIT=8'h60;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3 .INIT=8'h90;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s11  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s11 .INIT=16'h0F88;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s3 .INIT=8'h35;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4 .INIT=16'h440F;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2 .INIT=4'h8;
  LUT3 n141_s2 (
    .F(n141_5),
    .I0(test[2]),
    .I1(n141_6),
    .I2(n86_4) 
);
defparam n141_s2.INIT=8'hE0;
  LUT2 n266_s2 (
    .F(n266_5),
    .I0(n86_4),
    .I1(n269_4) 
);
defparam n266_s2.INIT=4'h8;
  LUT2 n426_s3 (
    .F(n426_6),
    .I0(rst_n),
    .I1(n86_4) 
);
defparam n426_s3.INIT=4'h4;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5 .INIT=16'h0C0A;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .I2(cyc0r_block[0]),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20 .INIT=16'hCA00;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22 .INIT=8'h80;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_5 ),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s2 .INIT=8'h10;
  LUT4 n269_s1 (
    .F(n269_4),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]) 
);
defparam n269_s1.INIT=16'h0001;
  LUT4 op_phase_0_s0 (
    .F(op_phase_0_4),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[1]),
    .I3(n158_6) 
);
defparam op_phase_0_s0.INIT=16'h0E00;
  LUT3 op_phase_2_s0 (
    .F(op_phase_2_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_2_s0.INIT=8'h90;
  LUT4 op_phase_4_s0 (
    .F(op_phase_4_3),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[2]),
    .I2(mcyccntr_lo[0]),
    .I3(n158_6) 
);
defparam op_phase_4_s0.INIT=16'h1000;
  LUT3 op_phase_6_s0 (
    .F(op_phase_6_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_6_s0.INIT=8'h60;
  LUT3 op_phase_8_s0 (
    .F(op_phase_8_3),
    .I0(mcyccntr_lo[0]),
    .I1(noise_lfsr[22]),
    .I2(hh_phase_z[3]) 
);
defparam op_phase_8_s0.INIT=8'h41;
  LUT3 op_phase_9_s0 (
    .F(op_phase_9_3),
    .I0(hh_phase_z[3]),
    .I1(scramble_phase),
    .I2(mcyccntr_lo[0]) 
);
defparam op_phase_9_s0.INIT=8'hCA;
  LUT4 n607_s1 (
    .F(n607_4),
    .I0(noise_lfsr[18]),
    .I1(noise_lfsr[19]),
    .I2(n607_5),
    .I3(n607_6) 
);
defparam n607_s1.INIT=16'h1000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(cyc0r_fnum[8]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5 .INIT=8'h40;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[7]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4 .INIT=16'h0F77;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[6]),
    .I2(cyc0r_fnum[7]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4 .INIT=16'h0F77;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s12  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [8]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s12 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s4 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s5 .INIT=8'h35;
  LUT3 n141_s3 (
    .F(n141_6),
    .I0(hh_tt_start_attack_dly[14]),
    .I1(cyc18r_start_attack),
    .I2(hh_tt_sel) 
);
defparam n141_s3.INIT=8'hAC;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23 .INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [8]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2 .INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [5]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [4]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [3]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [2]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s2 .INIT=8'h35;
  LUT4 n607_s2 (
    .F(n607_5),
    .I0(noise_lfsr[20]),
    .I1(noise_lfsr[21]),
    .I2(n607_7),
    .I3(n607_8) 
);
defparam n607_s2.INIT=16'h1000;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(noise_lfsr[0]),
    .I1(noise_lfsr[1]),
    .I2(n607_9),
    .I3(n607_10) 
);
defparam n607_s3.INIT=16'h1000;
  LUT4 n607_s4 (
    .F(n607_7),
    .I0(noise_lfsr[14]),
    .I1(noise_lfsr[15]),
    .I2(noise_lfsr[16]),
    .I3(noise_lfsr[17]) 
);
defparam n607_s4.INIT=16'h0001;
  LUT4 n607_s5 (
    .F(n607_8),
    .I0(noise_lfsr[10]),
    .I1(noise_lfsr[11]),
    .I2(noise_lfsr[12]),
    .I3(noise_lfsr[13]) 
);
defparam n607_s5.INIT=16'h0001;
  LUT4 n607_s6 (
    .F(n607_9),
    .I0(noise_lfsr[6]),
    .I1(noise_lfsr[7]),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[9]) 
);
defparam n607_s6.INIT=16'h0001;
  LUT4 n607_s7 (
    .F(n607_10),
    .I0(noise_lfsr[2]),
    .I1(noise_lfsr[3]),
    .I2(noise_lfsr[4]),
    .I3(noise_lfsr[5]) 
);
defparam n607_s7.INIT=16'h0001;
  LUT4 n1574_s2 (
    .F(n1574_6),
    .I0(rhythm_en),
    .I1(mcyccntr_lo[2]),
    .I2(prescaler_co_5),
    .I3(m_nc_sel_z_6) 
);
defparam n1574_s2.INIT=16'h8000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ),
    .I0(pmval[2]),
    .I1(cyc0r_pm),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [10]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24 .INIT=8'h70;
  DFFRE cyc0r_fnum_7_s0 (
    .Q(cyc0r_fnum[7]),
    .D(fnum[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_6_s0 (
    .Q(cyc0r_fnum[6]),
    .D(fnum[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_5_s0 (
    .Q(cyc0r_fnum[5]),
    .D(fnum[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_4_s0 (
    .Q(cyc0r_fnum[4]),
    .D(fnum[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_3_s0 (
    .Q(cyc0r_fnum[3]),
    .D(fnum[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_2_s0 (
    .Q(cyc0r_fnum[2]),
    .D(fnum[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_1_s0 (
    .Q(cyc0r_fnum[1]),
    .D(fnum[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_0_s0 (
    .Q(cyc0r_fnum[0]),
    .D(fnum[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_block_2_s0 (
    .Q(cyc0r_block[2]),
    .D(block[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_block_1_s0 (
    .Q(cyc0r_block[1]),
    .D(block[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_block_0_s0 (
    .Q(cyc0r_block[0]),
    .D(block[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_3_s0 (
    .Q(cyc0r_mul[3]),
    .D(mul[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_2_s0 (
    .Q(cyc0r_mul[2]),
    .D(mul[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_1_s0 (
    .Q(cyc0r_mul[1]),
    .D(mul[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_0_s0 (
    .Q(cyc0r_mul[0]),
    .D(mul[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_pm_s0 (
    .Q(cyc0r_pm),
    .D(pm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]),
    .D(cyc0r_mul[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .D(cyc0r_mul[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .D(cyc0r_mul[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .D(n138_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [3]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .D(cyc18r_phase_sr_out[18]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .D(cyc18r_phase_sr_out[15]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .D(cyc18r_phase_sr_out[13]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .D(cyc18r_phase_sr_out[10]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .D(cyc18r_phase_sr_out[9]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .D(cyc18r_phase_sr_out[8]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .D(cyc18r_phase_sr_out[7]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .D(cyc18r_phase_sr_out[6]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .D(cyc18r_phase_sr_out[5]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .D(cyc18r_phase_sr_out[4]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .D(cyc18r_phase_sr_out[3]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .D(cyc18r_phase_sr_out[2]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .D(cyc18r_phase_sr_out[1]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .D(cyc18r_phase_sr_out[0]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [18]),
    .D(n245_2),
    .CLK(clk_14m_d),
    .RESET(n266_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [17]),
    .D(n246_2),
    .CLK(clk_14m_d),
    .RESET(n266_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [16]),
    .D(n247_2),
    .CLK(clk_14m_d),
    .RESET(n266_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [15]),
    .D(n269_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [14]),
    .D(n270_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [13]),
    .D(n271_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [12]),
    .D(n272_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [11]),
    .D(n273_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [10]),
    .D(n274_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [9]),
    .D(n275_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [8]),
    .D(n276_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [7]),
    .D(n277_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [6]),
    .D(n278_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [5]),
    .D(n279_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [4]),
    .D(n280_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [3]),
    .D(n281_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [2]),
    .D(n282_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [1]),
    .D(n283_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [0]),
    .D(n284_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_18_s0 (
    .Q(cyc3r_phase_current[18]),
    .D(n368_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_17_s0 (
    .Q(cyc3r_phase_current[17]),
    .D(n369_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_16_s0 (
    .Q(cyc3r_phase_current[16]),
    .D(n370_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_15_s0 (
    .Q(cyc3r_phase_current[15]),
    .D(n371_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_14_s0 (
    .Q(cyc3r_phase_current[14]),
    .D(n372_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_13_s0 (
    .Q(cyc3r_phase_current[13]),
    .D(n373_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_12_s0 (
    .Q(cyc3r_phase_current[12]),
    .D(n374_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_11_s0 (
    .Q(cyc3r_phase_current[11]),
    .D(n375_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_10_s0 (
    .Q(cyc3r_phase_current[10]),
    .D(n376_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_9_s0 (
    .Q(cyc3r_phase_current[9]),
    .D(n377_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_8_s0 (
    .Q(cyc3r_phase_current[8]),
    .D(n378_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_7_s0 (
    .Q(cyc3r_phase_current[7]),
    .D(n379_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_6_s0 (
    .Q(cyc3r_phase_current[6]),
    .D(n380_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_5_s0 (
    .Q(cyc3r_phase_current[5]),
    .D(n381_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_4_s0 (
    .Q(cyc3r_phase_current[4]),
    .D(n382_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_3_s0 (
    .Q(cyc3r_phase_current[3]),
    .D(n383_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_2_s0 (
    .Q(cyc3r_phase_current[2]),
    .D(n384_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_1_s0 (
    .Q(cyc3r_phase_current[1]),
    .D(n385_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_0_s0 (
    .Q(cyc3r_phase_current[0]),
    .D(n386_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_phase_z_3_s0 (
    .Q(hh_phase_z[3]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE hh_phase_z_2_s0 (
    .Q(hh_phase_z[2]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE hh_phase_z_1_s0 (
    .Q(hh_phase_z[1]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE hh_phase_z_0_s0 (
    .Q(hh_phase_z[0]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE tc_phase_z_1_s0 (
    .Q(tc_phase_z[1]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1574_6) 
);
  DFFRE tc_phase_z_0_s0 (
    .Q(tc_phase_z[0]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1574_6) 
);
  DFFRE noise_lfsr_22_s0 (
    .Q(noise_lfsr[22]),
    .D(noise_lfsr[21]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_21_s0 (
    .Q(noise_lfsr[21]),
    .D(noise_lfsr[20]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_20_s0 (
    .Q(noise_lfsr[20]),
    .D(noise_lfsr[19]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_19_s0 (
    .Q(noise_lfsr[19]),
    .D(noise_lfsr[18]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_18_s0 (
    .Q(noise_lfsr[18]),
    .D(noise_lfsr[17]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_17_s0 (
    .Q(noise_lfsr[17]),
    .D(noise_lfsr[16]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_16_s0 (
    .Q(noise_lfsr[16]),
    .D(noise_lfsr[15]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr[15]),
    .D(noise_lfsr[14]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_14_s0 (
    .Q(noise_lfsr[14]),
    .D(noise_lfsr[13]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_13_s0 (
    .Q(noise_lfsr[13]),
    .D(noise_lfsr[12]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_12_s0 (
    .Q(noise_lfsr[12]),
    .D(noise_lfsr[11]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_11_s0 (
    .Q(noise_lfsr[11]),
    .D(noise_lfsr[10]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_10_s0 (
    .Q(noise_lfsr[10]),
    .D(noise_lfsr[9]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_9_s0 (
    .Q(noise_lfsr[9]),
    .D(noise_lfsr[8]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_8_s0 (
    .Q(noise_lfsr[8]),
    .D(noise_lfsr[7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_7_s0 (
    .Q(noise_lfsr[7]),
    .D(noise_lfsr[6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_6_s0 (
    .Q(noise_lfsr[6]),
    .D(noise_lfsr[5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_5_s0 (
    .Q(noise_lfsr[5]),
    .D(noise_lfsr[4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_4_s0 (
    .Q(noise_lfsr[4]),
    .D(noise_lfsr[3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_3_s0 (
    .Q(noise_lfsr[3]),
    .D(noise_lfsr[2]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_2_s0 (
    .Q(noise_lfsr[2]),
    .D(noise_lfsr[1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_1_s0 (
    .Q(noise_lfsr[1]),
    .D(noise_lfsr[0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(n607_3),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_8_s0 (
    .Q(cyc0r_fnum[8]),
    .D(fnum_12[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  MULTALU27X18 n243_s1 (
    .DOUT({DOUT[47:19],n245_2,n246_2,n247_2,n248_2,n249_2,n250_2,n251_2,n252_2,n253_2,n254_2,n255_2,n256_2,n257_2,n258_2,n259_2,n260_2,n261_2,n262_2,n263_2}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,VCC}),
    .RESET({\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ,\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 }) 
);
defparam n243_s1.MULT_RESET_MODE="SYNC";
defparam n243_s1.ACCSEL_IREG_CLK="BYPASS";
defparam n243_s1.ACCSEL_IREG_CE="CE0";
defparam n243_s1.ACCSEL_IREG_RESET="RESET0";
defparam n243_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam n243_s1.ADDSUB0_IREG_CE="CE0";
defparam n243_s1.ADDSUB0_IREG_RESET="RESET0";
defparam n243_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam n243_s1.ADDSUB1_IREG_CE="CE0";
defparam n243_s1.ADDSUB1_IREG_RESET="RESET0";
defparam n243_s1.FB_PREG_EN="FALSE";
defparam n243_s1.ACCSEL_PREG_CLK="BYPASS";
defparam n243_s1.ACCSEL_PREG_CE="CE0";
defparam n243_s1.ACCSEL_PREG_RESET="RESET0";
defparam n243_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam n243_s1.ADDSUB0_PREG_CE="CE0";
defparam n243_s1.ADDSUB0_PREG_RESET="RESET0";
defparam n243_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam n243_s1.ADDSUB1_PREG_CE="CE0";
defparam n243_s1.ADDSUB1_PREG_RESET="RESET0";
defparam n243_s1.OREG_CLK="BYPASS";
defparam n243_s1.OREG_CE="CE0";
defparam n243_s1.OREG_RESET="RESET0";
defparam n243_s1.PRE_LOAD=48'h000000000000;
defparam n243_s1.CASI_SEL=1'b0;
defparam n243_s1.AREG_CLK="BYPASS";
defparam n243_s1.AREG_CE="CE0";
defparam n243_s1.AREG_RESET="RESET0";
defparam n243_s1.BREG_CLK="BYPASS";
defparam n243_s1.BREG_CE="CE0";
defparam n243_s1.BREG_RESET="RESET0";
defparam n243_s1.DREG_CLK="BYPASS";
defparam n243_s1.DREG_CE="CE0";
defparam n243_s1.DREG_RESET="RESET0";
defparam n243_s1.PREG_CLK="BYPASS";
defparam n243_s1.PREG_CE="CE0";
defparam n243_s1.PREG_RESET="RESET0";
defparam n243_s1.SOA_PREG_EN="FALSE";
defparam n243_s1.DYN_P_SEL="FALSE";
defparam n243_s1.P_SEL=1'b0;
defparam n243_s1.DYN_P_ADDSUB="FALSE";
defparam n243_s1.P_ADDSUB=1'b0;
defparam n243_s1.ACC_SEL=1'b0;
defparam n243_s1.ADD_SUB_0=1'b0;
defparam n243_s1.ADD_SUB_1=1'b0;
defparam n243_s1.A_SEL=1'b0;
defparam n243_s1.CASISEL_IREG_CE="CE0";
defparam n243_s1.CASISEL_IREG_CLK="BYPASS";
defparam n243_s1.CASISEL_IREG_RESET="RESET0";
defparam n243_s1.CASISEL_PREG_CE="CE0";
defparam n243_s1.CASISEL_PREG_CLK="BYPASS";
defparam n243_s1.CASISEL_PREG_RESET="RESET0";
defparam n243_s1.CSEL_IREG_CE="CE0";
defparam n243_s1.CSEL_IREG_CLK="BYPASS";
defparam n243_s1.CSEL_IREG_RESET="RESET0";
defparam n243_s1.CSEL_PREG_CE="CE0";
defparam n243_s1.CSEL_PREG_CLK="BYPASS";
defparam n243_s1.CSEL_PREG_RESET="RESET0";
defparam n243_s1.C_IREG_CE="CE0";
defparam n243_s1.C_IREG_CLK="BYPASS";
defparam n243_s1.C_IREG_RESET="RESET0";
defparam n243_s1.C_PREG_CE="CE0";
defparam n243_s1.C_PREG_CLK="BYPASS";
defparam n243_s1.C_PREG_RESET="RESET0";
defparam n243_s1.C_SEL=1'b0;
defparam n243_s1.DYN_ACC_SEL="FALSE";
defparam n243_s1.DYN_ADD_SUB_0="FALSE";
defparam n243_s1.DYN_ADD_SUB_1="FALSE";
defparam n243_s1.DYN_A_SEL="FALSE";
defparam n243_s1.DYN_CASI_SEL="FALSE";
defparam n243_s1.DYN_C_SEL="FALSE";
defparam n243_s1.MULT12X12_EN="FALSE";
defparam n243_s1.PADDSUB_IREG_CE="CE0";
defparam n243_s1.PADDSUB_IREG_CLK="BYPASS";
defparam n243_s1.PADDSUB_IREG_RESET="RESET0";
defparam n243_s1.PSEL_IREG_CE="CE0";
defparam n243_s1.PSEL_IREG_CLK="BYPASS";
defparam n243_s1.PSEL_IREG_RESET="RESET0";
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_2 ),
    .I0(GND),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_2 ),
    .I0(cyc0r_fnum[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [2]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_2 ),
    .I0(cyc0r_fnum[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [3]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_2 ),
    .I0(cyc0r_fnum[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [4]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_2 ),
    .I0(cyc0r_fnum[3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [5]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_2 ),
    .I0(cyc0r_fnum[4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [6]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_2 ),
    .I0(cyc0r_fnum[5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [7]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_2 ),
    .I0(cyc0r_fnum[6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [8]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_2 ),
    .I0(cyc0r_fnum[7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_9_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [10]),
    .I0(cyc0r_fnum[8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_9_s .ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_1),
    .COUT(n386_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_1),
    .COUT(n385_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .I3(GND),
    .CIN(n386_2) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_1),
    .COUT(n384_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .I3(GND),
    .CIN(n385_2) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_1),
    .COUT(n383_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .I3(GND),
    .CIN(n384_2) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_1),
    .COUT(n382_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .I3(GND),
    .CIN(n383_2) 
);
defparam n382_s.ALU_MODE=0;
  ALU n381_s (
    .SUM(n381_1),
    .COUT(n381_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .I3(GND),
    .CIN(n382_2) 
);
defparam n381_s.ALU_MODE=0;
  ALU n380_s (
    .SUM(n380_1),
    .COUT(n380_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .I3(GND),
    .CIN(n381_2) 
);
defparam n380_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_1),
    .COUT(n379_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .I3(GND),
    .CIN(n380_2) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_1),
    .COUT(n378_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .I3(GND),
    .CIN(n379_2) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_1),
    .COUT(n377_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .I3(GND),
    .CIN(n378_2) 
);
defparam n377_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_1),
    .COUT(n376_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [10]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .I3(GND),
    .CIN(n377_2) 
);
defparam n376_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_1),
    .COUT(n375_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .I3(GND),
    .CIN(n376_2) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_1),
    .COUT(n374_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .I3(GND),
    .CIN(n375_2) 
);
defparam n374_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_1),
    .COUT(n373_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .I3(GND),
    .CIN(n374_2) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_1),
    .COUT(n372_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [14]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .I3(GND),
    .CIN(n373_2) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_1),
    .COUT(n371_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [15]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .I3(GND),
    .CIN(n372_2) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_1),
    .COUT(n370_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [16]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .I3(GND),
    .CIN(n371_2) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_1),
    .COUT(n369_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [17]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .I3(GND),
    .CIN(n370_2) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_1),
    .COUT(n368_0_COUT),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [18]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .I3(GND),
    .CIN(n369_2) 
);
defparam n368_s.ALU_MODE=0;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(tc_phase_z[1]),
    .I1(tc_phase_z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n551_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(hh_phase_z[1]),
    .I1(tc_phase_z[1]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(scramble_phase),
    .I0(hh_phase_z[2]),
    .I1(hh_phase_z[0]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s0.ALU_MODE=3;
  IKAOPLL_sr_7 u_cyc4r_cyc18r_phase_sr (
    .clk_14m_d(clk_14m_d),
    .n426_6(n426_6),
    .n86_4(n86_4),
    .cyc3r_phase_current(cyc3r_phase_current[18:0]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_pg */
module IKAOPLL_sr_8 (
  clk_14m_d,
  n86_4,
  cyc2c_next_envstat,
  cyc17r_envstat,
  cyc19r_envstat
)
;
input clk_14m_d;
input n86_4;
input [1:0] cyc2c_next_envstat;
output [1:0] cyc17r_envstat;
output [1:0] cyc19r_envstat;
wire [1:0] \sr[0] ;
wire [1:0] \sr[1] ;
wire [1:0] \sr[2] ;
wire [1:0] \sr[3] ;
wire [1:0] \sr[4] ;
wire [1:0] \sr[5] ;
wire [1:0] \sr[6] ;
wire [1:0] \sr[7] ;
wire [1:0] \sr[8] ;
wire [1:0] \sr[9] ;
wire [1:0] \sr[10] ;
wire [1:0] \sr[11] ;
wire [1:0] \sr[12] ;
wire [1:0] \sr[13] ;
wire [1:0] \sr[14] ;
wire [1:0] \sr[16] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc2c_next_envstat[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(\sr[8] [1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(\sr[8] [0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_1_s0  (
    .Q(\sr[9] [1]),
    .D(\sr[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_0_s0  (
    .Q(\sr[9] [0]),
    .D(\sr[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_1_s0  (
    .Q(\sr[10] [1]),
    .D(\sr[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_0_s0  (
    .Q(\sr[10] [0]),
    .D(\sr[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_1_s0  (
    .Q(\sr[11] [1]),
    .D(\sr[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_0_s0  (
    .Q(\sr[11] [0]),
    .D(\sr[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_1_s0  (
    .Q(\sr[12] [1]),
    .D(\sr[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_0_s0  (
    .Q(\sr[12] [0]),
    .D(\sr[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_1_s0  (
    .Q(\sr[13] [1]),
    .D(\sr[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_0_s0  (
    .Q(\sr[13] [0]),
    .D(\sr[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_1_s0  (
    .Q(\sr[14] [1]),
    .D(\sr[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_0_s0  (
    .Q(\sr[14] [0]),
    .D(\sr[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_1_s0  (
    .Q(cyc17r_envstat[1]),
    .D(\sr[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_0_s0  (
    .Q(cyc17r_envstat[0]),
    .D(\sr[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_1_s0  (
    .Q(\sr[16] [1]),
    .D(cyc17r_envstat[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_0_s0  (
    .Q(\sr[16] [0]),
    .D(cyc17r_envstat[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[17]_1_s0  (
    .Q(cyc19r_envstat[1]),
    .D(\sr[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[17]_0_s0  (
    .Q(cyc19r_envstat[0]),
    .D(\sr[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc2c_next_envstat[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_8 */
module IKAOPLL_sr_9 (
  clk_14m_d,
  n86_4,
  cyc2r_attnlv,
  cyc17r_attnlv,
  cyc18r_attnlv,
  cyc19r_attnlv
)
;
input clk_14m_d;
input n86_4;
input [6:0] cyc2r_attnlv;
output [6:2] cyc17r_attnlv;
output [6:0] cyc18r_attnlv;
output [6:0] cyc19r_attnlv;
wire [6:0] \sr[0] ;
wire [6:0] \sr[1] ;
wire [6:0] \sr[2] ;
wire [6:0] \sr[3] ;
wire [6:0] \sr[4] ;
wire [6:0] \sr[5] ;
wire [6:0] \sr[6] ;
wire [6:0] \sr[7] ;
wire [6:0] \sr[8] ;
wire [6:0] \sr[9] ;
wire [6:0] \sr[10] ;
wire [6:0] \sr[11] ;
wire [6:0] \sr[12] ;
wire [6:0] \sr[13] ;
wire [1:0] \sr[14] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc2r_attnlv[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc2r_attnlv[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc2r_attnlv[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc2r_attnlv[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc2r_attnlv[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc2r_attnlv[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(\sr[5] [6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(\sr[5] [5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(\sr[5] [4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(\sr[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(\sr[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(\sr[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(\sr[8] [6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(\sr[8] [5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(\sr[8] [4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(\sr[8] [3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(\sr[8] [2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(\sr[8] [1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(\sr[8] [0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_6_s0  (
    .Q(\sr[9] [6]),
    .D(\sr[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_5_s0  (
    .Q(\sr[9] [5]),
    .D(\sr[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_4_s0  (
    .Q(\sr[9] [4]),
    .D(\sr[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_3_s0  (
    .Q(\sr[9] [3]),
    .D(\sr[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_2_s0  (
    .Q(\sr[9] [2]),
    .D(\sr[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_1_s0  (
    .Q(\sr[9] [1]),
    .D(\sr[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_0_s0  (
    .Q(\sr[9] [0]),
    .D(\sr[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_6_s0  (
    .Q(\sr[10] [6]),
    .D(\sr[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_5_s0  (
    .Q(\sr[10] [5]),
    .D(\sr[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_4_s0  (
    .Q(\sr[10] [4]),
    .D(\sr[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_3_s0  (
    .Q(\sr[10] [3]),
    .D(\sr[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_2_s0  (
    .Q(\sr[10] [2]),
    .D(\sr[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_1_s0  (
    .Q(\sr[10] [1]),
    .D(\sr[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_0_s0  (
    .Q(\sr[10] [0]),
    .D(\sr[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_6_s0  (
    .Q(\sr[11] [6]),
    .D(\sr[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_5_s0  (
    .Q(\sr[11] [5]),
    .D(\sr[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_4_s0  (
    .Q(\sr[11] [4]),
    .D(\sr[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_3_s0  (
    .Q(\sr[11] [3]),
    .D(\sr[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_2_s0  (
    .Q(\sr[11] [2]),
    .D(\sr[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_1_s0  (
    .Q(\sr[11] [1]),
    .D(\sr[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_0_s0  (
    .Q(\sr[11] [0]),
    .D(\sr[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_6_s0  (
    .Q(\sr[12] [6]),
    .D(\sr[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_5_s0  (
    .Q(\sr[12] [5]),
    .D(\sr[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_4_s0  (
    .Q(\sr[12] [4]),
    .D(\sr[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_3_s0  (
    .Q(\sr[12] [3]),
    .D(\sr[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_2_s0  (
    .Q(\sr[12] [2]),
    .D(\sr[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_1_s0  (
    .Q(\sr[12] [1]),
    .D(\sr[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_0_s0  (
    .Q(\sr[12] [0]),
    .D(\sr[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_6_s0  (
    .Q(\sr[13] [6]),
    .D(\sr[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_5_s0  (
    .Q(\sr[13] [5]),
    .D(\sr[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_4_s0  (
    .Q(\sr[13] [4]),
    .D(\sr[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_3_s0  (
    .Q(\sr[13] [3]),
    .D(\sr[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_2_s0  (
    .Q(\sr[13] [2]),
    .D(\sr[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_1_s0  (
    .Q(\sr[13] [1]),
    .D(\sr[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_0_s0  (
    .Q(\sr[13] [0]),
    .D(\sr[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_6_s0  (
    .Q(cyc17r_attnlv[6]),
    .D(\sr[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_5_s0  (
    .Q(cyc17r_attnlv[5]),
    .D(\sr[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_4_s0  (
    .Q(cyc17r_attnlv[4]),
    .D(\sr[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_3_s0  (
    .Q(cyc17r_attnlv[3]),
    .D(\sr[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_2_s0  (
    .Q(cyc17r_attnlv[2]),
    .D(\sr[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_1_s0  (
    .Q(\sr[14] [1]),
    .D(\sr[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_0_s0  (
    .Q(\sr[14] [0]),
    .D(\sr[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_6_s0  (
    .Q(cyc18r_attnlv[6]),
    .D(cyc17r_attnlv[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_5_s0  (
    .Q(cyc18r_attnlv[5]),
    .D(cyc17r_attnlv[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_4_s0  (
    .Q(cyc18r_attnlv[4]),
    .D(cyc17r_attnlv[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_3_s0  (
    .Q(cyc18r_attnlv[3]),
    .D(cyc17r_attnlv[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_2_s0  (
    .Q(cyc18r_attnlv[2]),
    .D(cyc17r_attnlv[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_1_s0  (
    .Q(cyc18r_attnlv[1]),
    .D(\sr[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_0_s0  (
    .Q(cyc18r_attnlv[0]),
    .D(\sr[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_6_s0  (
    .Q(cyc19r_attnlv[6]),
    .D(cyc18r_attnlv[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_5_s0  (
    .Q(cyc19r_attnlv[5]),
    .D(cyc18r_attnlv[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_4_s0  (
    .Q(cyc19r_attnlv[4]),
    .D(cyc18r_attnlv[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_3_s0  (
    .Q(cyc19r_attnlv[3]),
    .D(cyc18r_attnlv[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_2_s0  (
    .Q(cyc19r_attnlv[2]),
    .D(cyc18r_attnlv[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_1_s0  (
    .Q(cyc19r_attnlv[1]),
    .D(cyc18r_attnlv[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_0_s0  (
    .Q(cyc19r_attnlv[0]),
    .D(cyc18r_attnlv[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc2r_attnlv[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_9 */
module IKAOPLL_eg (
  clk_14m_d,
  n86_4,
  n660_5,
  kon,
  n426_6,
  am,
  rst_n,
  eg_envcntr_test_data,
  cycle_00,
  m_nc_sel_z,
  cust_inst_sel_z,
  m_nc_sel,
  cycle_d4_zz,
  cycle_d3_zz,
  kon_3,
  kon_4,
  kon_z,
  inst_latch_oe,
  m_nc_sel_z_6,
  cycle_d4,
  mcyccntr_hi_1_6,
  block,
  sl,
  tl,
  fnum,
  fnum_13,
  test_0,
  test_3,
  amval,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_6,
  mem_q_7,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_33,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  \ksl_reg[0] ,
  ksr_reg,
  \ksl_reg[1] ,
  etyp_reg,
  q_1,
  \rr_reg[0] ,
  \ar_reg[0] ,
  \dr_reg[0] ,
  q_0,
  q_2,
  \rr_reg[1] ,
  \ar_reg[1] ,
  \dr_reg[1] ,
  mcyccntr_hi,
  cyc18r_start_attack,
  op_attnlv_max,
  n1827_7,
  hh_tt_start_attack_dly,
  op_attnlv
)
;
input clk_14m_d;
input n86_4;
input n660_5;
input kon;
input n426_6;
input am;
input rst_n;
input eg_envcntr_test_data;
input cycle_00;
input m_nc_sel_z;
input cust_inst_sel_z;
input m_nc_sel;
input cycle_d4_zz;
input cycle_d3_zz;
input kon_3;
input kon_4;
input kon_z;
input inst_latch_oe;
input m_nc_sel_z_6;
input cycle_d4;
input mcyccntr_hi_1_6;
input [2:0] block;
input [3:0] sl;
input [5:0] tl;
input [7:5] fnum;
input [8:8] fnum_13;
input test_0;
input test_3;
input [3:0] amval;
input mem_q_0;
input mem_q_1;
input mem_q_2;
input mem_q_3;
input mem_q_4;
input mem_q_5;
input mem_q_6;
input mem_q_7;
input mem_q_16;
input mem_q_17;
input mem_q_18;
input mem_q_19;
input mem_q_20;
input mem_q_21;
input mem_q_22;
input mem_q_23;
input mem_q_24;
input mem_q_25;
input mem_q_26;
input mem_q_27;
input mem_q_28;
input mem_q_29;
input mem_q_30;
input mem_q_31;
input mem_q_33;
input mem_q_34;
input mem_q_35;
input mem_q_44;
input mem_q_45;
input mem_q_46;
input mem_q_47;
input [1:0] \ksl_reg[0] ;
input [1:0] ksr_reg;
input [1:0] \ksl_reg[1] ;
input [1:0] etyp_reg;
input [0:0] q_1;
input [3:0] \rr_reg[0] ;
input [3:0] \ar_reg[0] ;
input [3:0] \dr_reg[0] ;
input [0:0] q_0;
input [0:0] q_2;
input [3:0] \rr_reg[1] ;
input [3:0] \ar_reg[1] ;
input [3:0] \dr_reg[1] ;
input [0:0] mcyccntr_hi;
output cyc18r_start_attack;
output op_attnlv_max;
output n1827_7;
output [14:14] hh_tt_start_attack_dly;
output [6:0] op_attnlv;
wire n34_3;
wire n35_3;
wire n36_3;
wire n139_3;
wire n145_3;
wire n190_3;
wire n195_3;
wire n200_3;
wire n206_3;
wire cyc18c_start_attack;
wire n396_3;
wire n397_3;
wire cyc18c_attnlv_quite;
wire n350_12;
wire n354_5;
wire cyc1c_egparam_saturated_3_5;
wire n845_5;
wire cyc18c_ksval_shifted_0_10;
wire n350_14;
wire n817_6;
wire n816_6;
wire n815_6;
wire n814_6;
wire n353_14;
wire n352_14;
wire n351_11;
wire n356_7;
wire n357_7;
wire n12_9;
wire n34_4;
wire n190_4;
wire n190_5;
wire n195_4;
wire n206_4;
wire cyc2c_next_envstat_1_5;
wire cyc2c_next_envstat_0_5;
wire n396_4;
wire cyc2c_attndelta_0_4;
wire cyc2c_attndelta_0_5;
wire cyc2c_attndelta_0_6;
wire cyc2c_attndelta_1_4;
wire cyc2c_attndelta_1_5;
wire cyc2c_attndelta_1_6;
wire cyc2c_attndelta_2_4;
wire cyc2c_attndelta_3_4;
wire cyc2c_attndelta_3_5;
wire cyc2c_attndelta_4_4;
wire cyc2c_attndelta_5_4;
wire cyc2c_attndelta_5_5;
wire cyc18c_attnlv_quite_4;
wire op_attnlv_max_3;
wire cyc18c_ksval_shifted_4_8;
wire cyc18c_ksval_shifted_4_9;
wire cyc18c_ksval_shifted_4_10;
wire cyc18c_ksval_shifted_3_11;
wire cyc18c_ksval_shifted_3_12;
wire cyc18c_ksval_shifted_3_13;
wire cyc18c_ksval_shifted_2_11;
wire cyc18c_ksval_shifted_1_11;
wire n350_15;
wire n354_6;
wire cyc18c_ksval_shifted_0_11;
wire cyc18c_ksval_shifted_5_11;
wire n350_17;
wire n350_18;
wire n353_15;
wire n353_16;
wire n352_15;
wire n351_13;
wire n351_14;
wire cyc2c_curr_attnlv_0_7;
wire cyc2c_curr_attnlv_0_8;
wire cyc2c_next_envstat_0_6;
wire cyc2c_attndelta_0_7;
wire cyc2c_attndelta_0_8;
wire cyc2c_attndelta_0_9;
wire cyc2c_attndelta_0_10;
wire cyc2c_attndelta_0_12;
wire cyc2c_attndelta_1_7;
wire cyc2c_attndelta_2_5;
wire cyc2c_attndelta_3_6;
wire cyc2c_attndelta_3_7;
wire cyc2c_attndelta_5_6;
wire cyc18c_ksval_shifted_4_11;
wire cyc18c_ksval_shifted_4_12;
wire cyc18c_ksval_shifted_3_14;
wire cyc18c_ksval_shifted_3_15;
wire cyc18c_ksval_shifted_1_13;
wire n354_7;
wire cyc18c_ksval_shifted_0_12;
wire n350_19;
wire n350_20;
wire n350_21;
wire n350_22;
wire n350_23;
wire n350_24;
wire n353_17;
wire n353_18;
wire n353_19;
wire n353_20;
wire n353_21;
wire n352_16;
wire n352_17;
wire n351_15;
wire n351_16;
wire n351_17;
wire cyc2c_curr_attnlv_0_9;
wire cyc2c_next_envstat_0_7;
wire cyc2c_attndelta_0_13;
wire cyc2c_attndelta_0_14;
wire cyc2c_attndelta_0_15;
wire cyc2c_attndelta_3_8;
wire cyc2c_attndelta_3_9;
wire n350_25;
wire n350_26;
wire n350_27;
wire n350_28;
wire n350_29;
wire n353_22;
wire n353_23;
wire n353_24;
wire n353_25;
wire n353_26;
wire n352_18;
wire n352_19;
wire n352_20;
wire n351_18;
wire n351_19;
wire n351_20;
wire n350_30;
wire n350_31;
wire n353_27;
wire n352_21;
wire n352_22;
wire n351_21;
wire cyc2c_attndelta_0_17;
wire det_one_10;
wire cyc18c_ksval_shifted_1_15;
wire n350_33;
wire n1830_6;
wire cyc18c_start_attack_8;
wire n13_8;
wire n351_23;
wire eg_prescaler_d0_z;
wire envcntr_adder_co_z;
wire rst_z;
wire det_one;
wire cyc18r_kon;
wire cyc19r_kon;
wire cyc18r_attnlv_quite;
wire cyc19r_attnlv_quite;
wire cyc19r_start_attack;
wire cyc1r_envdeltaweight_intensity;
wire cyc1r_egparam_zero;
wire cyc2c_egparam_final_0_2;
wire cyc2c_egparam_final_1_2;
wire cyc2c_egparam_final_2_2;
wire cyc2c_egparam_final_3_0_COUT;
wire cyc1c_egparam_scaled_0_3;
wire cyc1c_egparam_scaled_1_3;
wire cyc1c_egparam_scaled_2_3;
wire cyc2c_next_attnlv_0_2;
wire cyc2c_next_attnlv_1_2;
wire cyc2c_next_attnlv_2_2;
wire cyc2c_next_attnlv_3_2;
wire cyc2c_next_attnlv_4_2;
wire cyc2c_next_attnlv_5_2;
wire cyc2c_next_attnlv_6_0_COUT;
wire cyc18c_ksval_adder_hi_0_3;
wire cyc18c_ksval_adder_hi_1_3;
wire n778_2;
wire n778_3;
wire n777_2;
wire n777_3;
wire n776_2;
wire n776_3;
wire n775_2;
wire n775_3;
wire n774_2;
wire n774_3;
wire n773_2;
wire n772_6;
wire cyc19c_ksval_am_0_3;
wire cyc19c_ksval_am_1_3;
wire cyc19c_ksval_am_2_3;
wire cyc19c_ksval_am_3_3;
wire cyc19c_ksval_am_4_3;
wire cyc19c_ksval_am_5_3;
wire cyc19c_attnlv_scaled_0_3;
wire cyc19c_attnlv_scaled_1_3;
wire cyc19c_attnlv_scaled_2_3;
wire cyc19c_attnlv_scaled_3_3;
wire cyc19c_attnlv_scaled_4_3;
wire cyc19c_attnlv_scaled_5_3;
wire n740_1_SUM;
wire n740_3;
wire n741_1_SUM;
wire n741_3;
wire n742_1_SUM;
wire n742_3;
wire n743_1_SUM;
wire n743_3;
wire [5:3] cyc18c_ksval_base;
wire [1:0] cyc2c_next_envstat;
wire [6:0] cyc2c_attndelta;
wire [6:1] cyc18c_ksval_shifted;
wire [6:0] cyc19c_attnlv_saturated;
wire [6:0] cyc2c_curr_attnlv;
wire [17:0] envcntr_sr;
wire [1:0] envcntr;
wire [16:0] zb_sr;
wire [3:0] conseczerobitcntr;
wire [13:1] hh_tt_start_attack_dly_0;
wire [3:0] cyc0r_egparam_muxed;
wire [3:0] cyc0r_ksr_factor;
wire [1:1] cyc1r_eg_prescaler;
wire [3:0] cyc1r_egparam_saturated;
wire [3:0] cyc1r_attenrate;
wire [1:0] cyc1r_ksr_factor_lo;
wire [6:0] cyc2r_attnlv;
wire [3:0] cyc18r_sl;
wire [3:0] cyc19r_sl;
wire [7:0] cyc18r_ksval_tl;
wire [0:0] cyc18r_am;
wire [1:0] eg_prescaler;
wire [3:0] cyc2c_egparam_final;
wire [4:0] cyc1c_egparam_scaled;
wire [6:0] cyc2c_next_attnlv;
wire [3:0] cyc18c_ksval_adder_hi;
wire [7:0] cyc19c_ksval_am;
wire [7:0] cyc19c_attnlv_scaled;
wire [1:0] cyc17r_envstat;
wire [1:0] cyc19r_envstat;
wire [6:2] cyc17r_attnlv;
wire [6:0] cyc18r_attnlv;
wire [6:0] cyc19r_attnlv;
wire VCC;
wire GND;
  LUT4 cyc18c_ksval_base_5_s16 (
    .F(cyc18c_ksval_base[5]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_13[8]) 
);
defparam cyc18c_ksval_base_5_s16.INIT=16'h7FFE;
  LUT4 cyc18c_ksval_base_4_s16 (
    .F(cyc18c_ksval_base[4]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_13[8]) 
);
defparam cyc18c_ksval_base_4_s16.INIT=16'h7FF0;
  LUT4 cyc18c_ksval_base_3_s16 (
    .F(cyc18c_ksval_base[3]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_13[8]) 
);
defparam cyc18c_ksval_base_3_s16.INIT=16'h7F0C;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(rst_n),
    .I1(envcntr_sr[0]),
    .I2(n34_4) 
);
defparam n34_s0.INIT=8'h80;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(envcntr_sr[0]),
    .I1(n34_4),
    .I2(rst_n) 
);
defparam n35_s0.INIT=8'h60;
  LUT3 n36_s0 (
    .F(n36_3),
    .I0(envcntr_sr[17]),
    .I1(eg_envcntr_test_data),
    .I2(test_3) 
);
defparam n36_s0.INIT=8'hCA;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(rst_z),
    .I1(cycle_00) 
);
defparam n139_s0.INIT=4'hE;
  LUT2 n145_s0 (
    .F(n145_3),
    .I0(envcntr_sr[17]),
    .I1(det_one) 
);
defparam n145_s0.INIT=4'h8;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(zb_sr[7]),
    .I1(zb_sr[8]),
    .I2(n190_4),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hEFFF;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(zb_sr[3]),
    .I1(zb_sr[4]),
    .I2(n190_5),
    .I3(n195_4) 
);
defparam n195_s0.INIT=16'hEFFF;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(zb_sr[1]),
    .I1(zb_sr[2]),
    .I2(n190_4),
    .I3(n195_4) 
);
defparam n200_s0.INIT=16'hEFFF;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(zb_sr[8]),
    .I1(zb_sr[10]),
    .I2(zb_sr[12]),
    .I3(n206_4) 
);
defparam n206_s0.INIT=16'hFEFF;
  LUT3 cyc18c_start_attack_s0 (
    .F(cyc18c_start_attack),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]),
    .I2(cyc18c_start_attack_8) 
);
defparam cyc18c_start_attack_s0.INIT=8'h80;
  LUT3 cyc2c_next_envstat_1_s1 (
    .F(cyc2c_next_envstat[1]),
    .I0(cyc2c_next_envstat_1_5),
    .I1(cyc19r_start_attack),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_1_s1.INIT=8'h1F;
  LUT4 cyc2c_next_envstat_0_s1 (
    .F(cyc2c_next_envstat[0]),
    .I0(cyc2c_next_envstat_0_5),
    .I1(cyc19r_kon),
    .I2(cyc19r_start_attack),
    .I3(rst_n) 
);
defparam cyc2c_next_envstat_0_s1.INIT=16'h0BFF;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(envcntr[1]),
    .I1(cyc0r_ksr_factor[0]),
    .I2(envcntr[0]),
    .I3(n396_4) 
);
defparam n396_s0.INIT=16'h0F44;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_egparam_muxed[1]),
    .I2(cyc0r_egparam_muxed[2]),
    .I3(cyc0r_egparam_muxed[3]) 
);
defparam n397_s0.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s0 (
    .F(cyc2c_attndelta[0]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_6) 
);
defparam cyc2c_attndelta_0_s0.INIT=8'h1F;
  LUT4 cyc2c_attndelta_1_s0 (
    .F(cyc2c_attndelta[1]),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_attndelta_1_5),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_attndelta_1_s0.INIT=16'hF2FF;
  LUT4 cyc2c_attndelta_3_s0 (
    .F(cyc2c_attndelta[3]),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_3_4),
    .I3(cyc2c_attndelta_3_5) 
);
defparam cyc2c_attndelta_3_s0.INIT=16'hF2FF;
  LUT4 cyc2c_attndelta_4_s0 (
    .F(cyc2c_attndelta[4]),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_3_4),
    .I3(cyc2c_attndelta_4_4) 
);
defparam cyc2c_attndelta_4_s0.INIT=16'hF2FF;
  LUT3 cyc2c_attndelta_5_s0 (
    .F(cyc2c_attndelta[5]),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_5_4),
    .I2(cyc2c_attndelta_5_5) 
);
defparam cyc2c_attndelta_5_s0.INIT=8'hF4;
  LUT2 cyc18c_attnlv_quite_s0 (
    .F(cyc18c_attnlv_quite),
    .I0(cyc17r_attnlv[6]),
    .I1(cyc18c_attnlv_quite_4) 
);
defparam cyc18c_attnlv_quite_s0.INIT=4'h8;
  LUT4 op_attnlv_max_s (
    .F(op_attnlv_max),
    .I0(op_attnlv_max_3),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc19r_attnlv[2]) 
);
defparam op_attnlv_max_s.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s3 (
    .F(cyc18c_ksval_shifted[4]),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_4_s3.INIT=16'h00B0;
  LUT4 cyc18c_ksval_shifted_3_s4 (
    .F(cyc18c_ksval_shifted[3]),
    .I0(cyc18c_ksval_shifted_3_11),
    .I1(cyc18c_ksval_shifted_3_12),
    .I2(cyc18c_ksval_shifted_3_13),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_3_s4.INIT=16'h0C3A;
  LUT4 cyc18c_ksval_shifted_2_s4 (
    .F(cyc18c_ksval_shifted[2]),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_3_11),
    .I2(cyc18c_ksval_shifted_2_11),
    .I3(cyc18c_ksval_shifted_3_13) 
);
defparam cyc18c_ksval_shifted_2_s4.INIT=16'h440F;
  LUT4 cyc18c_ksval_shifted_1_s4 (
    .F(cyc18c_ksval_shifted[1]),
    .I0(cyc18c_ksval_shifted_1_11),
    .I1(cyc18c_ksval_shifted_1_15),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_13) 
);
defparam cyc18c_ksval_shifted_1_s4.INIT=16'h0CBA;
  LUT2 n350_s6 (
    .F(n350_12),
    .I0(n86_4),
    .I1(n350_15) 
);
defparam n350_s6.INIT=4'h8;
  LUT2 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n86_4) 
);
defparam n354_s2.INIT=4'h8;
  LUT2 cyc1c_egparam_saturated_3_s2 (
    .F(cyc1c_egparam_saturated_3_5),
    .I0(cyc1c_egparam_scaled[4]),
    .I1(n86_4) 
);
defparam cyc1c_egparam_saturated_3_s2.INIT=4'h8;
  LUT2 n845_s2 (
    .F(n845_5),
    .I0(test_0),
    .I1(n86_4) 
);
defparam n845_s2.INIT=4'h8;
  LUT4 cyc18c_ksval_shifted_0_s4 (
    .F(cyc18c_ksval_shifted_0_10),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_0_11),
    .I2(cyc18c_ksval_shifted_1_11),
    .I3(cyc18c_ksval_shifted_3_13) 
);
defparam cyc18c_ksval_shifted_0_s4.INIT=16'hF088;
  LUT4 cyc18c_ksval_shifted_6_s5 (
    .F(cyc18c_ksval_shifted[6]),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_shifted_3_13),
    .I2(cyc18c_ksval_adder_hi[2]),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_6_s5.INIT=16'h0010;
  LUT3 n350_s7 (
    .F(n350_14),
    .I0(n350_33),
    .I1(n350_17),
    .I2(n350_18) 
);
defparam n350_s7.INIT=8'h01;
  LUT2 n817_s1 (
    .F(n817_6),
    .I0(cyc18r_am[0]),
    .I1(amval[0]) 
);
defparam n817_s1.INIT=4'h8;
  LUT2 n816_s1 (
    .F(n816_6),
    .I0(cyc18r_am[0]),
    .I1(amval[1]) 
);
defparam n816_s1.INIT=4'h8;
  LUT2 n815_s1 (
    .F(n815_6),
    .I0(cyc18r_am[0]),
    .I1(amval[2]) 
);
defparam n815_s1.INIT=4'h8;
  LUT2 n814_s1 (
    .F(n814_6),
    .I0(cyc18r_am[0]),
    .I1(amval[3]) 
);
defparam n814_s1.INIT=4'h8;
  LUT4 n353_s6 (
    .F(n353_14),
    .I0(n353_15),
    .I1(n353_16),
    .I2(n350_15),
    .I3(n350_17) 
);
defparam n353_s6.INIT=16'hFF0E;
  LUT4 n352_s6 (
    .F(n352_14),
    .I0(n350_33),
    .I1(n350_15),
    .I2(n352_15),
    .I3(n350_17) 
);
defparam n352_s6.INIT=16'hFF01;
  LUT4 n351_s5 (
    .F(n351_11),
    .I0(n351_23),
    .I1(n351_13),
    .I2(n350_17),
    .I3(n351_14) 
);
defparam n351_s5.INIT=16'hFFF8;
  LUT4 cyc19c_attnlv_saturated_0_s1 (
    .F(cyc19c_attnlv_saturated[0]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[0]) 
);
defparam cyc19c_attnlv_saturated_0_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_1_s1 (
    .F(cyc19c_attnlv_saturated[1]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[1]) 
);
defparam cyc19c_attnlv_saturated_1_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_2_s1 (
    .F(cyc19c_attnlv_saturated[2]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[2]) 
);
defparam cyc19c_attnlv_saturated_2_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_3_s1 (
    .F(cyc19c_attnlv_saturated[3]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[3]) 
);
defparam cyc19c_attnlv_saturated_3_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_4_s1 (
    .F(cyc19c_attnlv_saturated[4]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[4]) 
);
defparam cyc19c_attnlv_saturated_4_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_5_s1 (
    .F(cyc19c_attnlv_saturated[5]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[5]) 
);
defparam cyc19c_attnlv_saturated_5_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_6_s1 (
    .F(cyc19c_attnlv_saturated[6]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[6]) 
);
defparam cyc19c_attnlv_saturated_6_s1.INIT=16'hFFFE;
  LUT3 cyc2c_curr_attnlv_0_s1 (
    .F(cyc2c_curr_attnlv[0]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_0_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_1_s1 (
    .F(cyc2c_curr_attnlv[1]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_1_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_2_s1 (
    .F(cyc2c_curr_attnlv[2]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_2_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_3_s1 (
    .F(cyc2c_curr_attnlv[3]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_3_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_4_s1 (
    .F(cyc2c_curr_attnlv[4]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_4_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_5_s1 (
    .F(cyc2c_curr_attnlv[5]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_5_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_6_s1 (
    .F(cyc2c_curr_attnlv[6]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_6_s1.INIT=8'h4F;
  LUT3 n356_s0 (
    .F(n356_7),
    .I0(block[0]),
    .I1(block[2]),
    .I2(n354_6) 
);
defparam n356_s0.INIT=8'hCA;
  LUT3 n357_s0 (
    .F(n357_7),
    .I0(block[1]),
    .I1(fnum_13[8]),
    .I2(n354_6) 
);
defparam n357_s0.INIT=8'hAC;
  LUT2 n12_s3 (
    .F(n12_9),
    .I0(eg_prescaler[0]),
    .I1(eg_prescaler[1]) 
);
defparam n12_s3.INIT=4'h6;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(cycle_00),
    .I1(envcntr_adder_co_z),
    .I2(eg_prescaler[1]),
    .I3(eg_prescaler[0]) 
);
defparam n34_s1.INIT=16'hE000;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(zb_sr[9]),
    .I1(zb_sr[10]) 
);
defparam n190_s1.INIT=4'h1;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(zb_sr[11]),
    .I1(zb_sr[12]) 
);
defparam n190_s2.INIT=4'h1;
  LUT2 n195_s1 (
    .F(n195_4),
    .I0(zb_sr[5]),
    .I1(zb_sr[6]) 
);
defparam n195_s1.INIT=4'h1;
  LUT4 n206_s1 (
    .F(n206_4),
    .I0(zb_sr[4]),
    .I1(zb_sr[6]),
    .I2(zb_sr[2]),
    .I3(zb_sr[0]) 
);
defparam n206_s1.INIT=16'h0001;
  LUT4 cyc2c_next_envstat_1_s2 (
    .F(cyc2c_next_envstat_1_5),
    .I0(n743_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_1_s2.INIT=16'h0B00;
  LUT4 cyc2c_next_envstat_0_s2 (
    .F(cyc2c_next_envstat_0_5),
    .I0(n743_3),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_next_envstat_0_s2.INIT=16'hFA0C;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(cyc0r_ksr_factor[2]),
    .I1(cyc0r_ksr_factor[3]),
    .I2(envcntr[0]),
    .I3(cyc0r_ksr_factor[1]) 
);
defparam n396_s1.INIT=16'hEFF0;
  LUT3 cyc2c_attndelta_0_s1 (
    .F(cyc2c_attndelta_0_4),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_attndelta_0_8) 
);
defparam cyc2c_attndelta_0_s1.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s2 (
    .F(cyc2c_attndelta_0_5),
    .I0(cyc2c_attndelta_0_9),
    .I1(cyc2c_attndelta_0_8),
    .I2(eg_prescaler_d0_z),
    .I3(cyc2c_attndelta_0_10) 
);
defparam cyc2c_attndelta_0_s2.INIT=16'hBF00;
  LUT3 cyc2c_attndelta_0_s3 (
    .F(cyc2c_attndelta_0_6),
    .I0(cyc2c_attndelta_0_17),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_attndelta_0_12) 
);
defparam cyc2c_attndelta_0_s3.INIT=8'hD0;
  LUT2 cyc2c_attndelta_1_s1 (
    .F(cyc2c_attndelta_1_4),
    .I0(cyc2c_attndelta_0_5),
    .I1(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_1_s1.INIT=4'h4;
  LUT4 cyc2c_attndelta_1_s2 (
    .F(cyc2c_attndelta_1_5),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc2c_attndelta_0_4),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_1_s2.INIT=16'h0E00;
  LUT4 cyc2c_attndelta_1_s3 (
    .F(cyc2c_attndelta_1_6),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_3_4),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_0_17) 
);
defparam cyc2c_attndelta_1_s3.INIT=16'hB0BB;
  LUT3 cyc2c_attndelta_2_s1 (
    .F(cyc2c_attndelta_2_4),
    .I0(cyc2c_attndelta_0_17),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_2_s1.INIT=8'hD0;
  LUT3 cyc2c_attndelta_3_s1 (
    .F(cyc2c_attndelta_3_4),
    .I0(cyc2c_attndelta_3_6),
    .I1(cyc2c_attndelta_3_7),
    .I2(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_3_s1.INIT=8'hE0;
  LUT4 cyc2c_attndelta_3_s2 (
    .F(cyc2c_attndelta_3_5),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_0_17),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_3_s2.INIT=16'hB0BB;
  LUT3 cyc2c_attndelta_4_s1 (
    .F(cyc2c_attndelta_4_4),
    .I0(cyc2c_attndelta_5_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_0_17) 
);
defparam cyc2c_attndelta_4_s1.INIT=8'h0D;
  LUT3 cyc2c_attndelta_5_s1 (
    .F(cyc2c_attndelta_5_4),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc2c_attndelta_1_7),
    .I2(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_5_s1.INIT=8'h80;
  LUT4 cyc2c_attndelta_5_s2 (
    .F(cyc2c_attndelta_5_5),
    .I0(cyc2c_attndelta_3_6),
    .I1(cyc2c_attndelta_5_6),
    .I2(cyc2c_attndelta_0_10),
    .I3(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_5_s2.INIT=16'hEF00;
  LUT4 cyc18c_attnlv_quite_s1 (
    .F(cyc18c_attnlv_quite_4),
    .I0(cyc17r_attnlv[2]),
    .I1(cyc17r_attnlv[3]),
    .I2(cyc17r_attnlv[4]),
    .I3(cyc17r_attnlv[5]) 
);
defparam cyc18c_attnlv_quite_s1.INIT=16'h8000;
  LUT4 op_attnlv_max_s0 (
    .F(op_attnlv_max_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam op_attnlv_max_s0.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s4 (
    .F(cyc18c_ksval_shifted_4_8),
    .I0(mem_q_35),
    .I1(\ksl_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(cyc18c_ksval_shifted_4_11) 
);
defparam cyc18c_ksval_shifted_4_s4.INIT=16'h305F;
  LUT4 cyc18c_ksval_shifted_4_s5 (
    .F(cyc18c_ksval_shifted_4_9),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_13) 
);
defparam cyc18c_ksval_shifted_4_s5.INIT=16'h0CFA;
  LUT2 cyc18c_ksval_shifted_4_s6 (
    .F(cyc18c_ksval_shifted_4_10),
    .I0(cyc18c_ksval_shifted_4_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_4_s6.INIT=4'h1;
  LUT2 cyc18c_ksval_shifted_3_s5 (
    .F(cyc18c_ksval_shifted_3_11),
    .I0(cyc18c_ksval_shifted_3_14),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_3_s5.INIT=4'h8;
  LUT4 cyc18c_ksval_shifted_3_s6 (
    .F(cyc18c_ksval_shifted_3_12),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_10),
    .I3(cyc18c_ksval_shifted_3_13) 
);
defparam cyc18c_ksval_shifted_3_s6.INIT=16'hF50C;
  LUT4 cyc18c_ksval_shifted_3_s7 (
    .F(cyc18c_ksval_shifted_3_13),
    .I0(mem_q_34),
    .I1(cyc18c_ksval_shifted_3_15),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s7.INIT=16'hC53F;
  LUT4 cyc18c_ksval_shifted_2_s5 (
    .F(cyc18c_ksval_shifted_2_11),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_0_11),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_2_s5.INIT=16'hBB0F;
  LUT3 cyc18c_ksval_shifted_1_s5 (
    .F(cyc18c_ksval_shifted_1_11),
    .I0(cyc18c_ksval_shifted_1_13),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_1_s5.INIT=8'h08;
  LUT4 n350_s8 (
    .F(n350_15),
    .I0(cyc18c_attnlv_quite),
    .I1(cyc17r_envstat[1]),
    .I2(kon),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s8.INIT=16'h4000;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(mem_q_45),
    .I1(ksr_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n354_7) 
);
defparam n354_s3.INIT=16'h305F;
  LUT2 cyc18c_ksval_shifted_0_s5 (
    .F(cyc18c_ksval_shifted_0_11),
    .I0(cyc18c_ksval_shifted_0_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s5.INIT=4'h4;
  LUT3 cyc18c_ksval_shifted_5_s5 (
    .F(cyc18c_ksval_shifted_5_11),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_3_13) 
);
defparam cyc18c_ksval_shifted_5_s5.INIT=8'h53;
  LUT4 n350_s10 (
    .F(n350_17),
    .I0(m_nc_sel),
    .I1(kon),
    .I2(n350_19),
    .I3(n350_20) 
);
defparam n350_s10.INIT=16'h1000;
  LUT4 n350_s11 (
    .F(n350_18),
    .I0(n350_21),
    .I1(n350_22),
    .I2(n350_23),
    .I3(n350_24) 
);
defparam n350_s11.INIT=16'hDD0F;
  LUT4 n353_s7 (
    .F(n353_15),
    .I0(n353_17),
    .I1(n353_18),
    .I2(n353_19),
    .I3(n351_23) 
);
defparam n353_s7.INIT=16'h3500;
  LUT4 n353_s8 (
    .F(n353_16),
    .I0(n350_19),
    .I1(cyc17r_envstat[0]),
    .I2(n353_20),
    .I3(n353_21) 
);
defparam n353_s8.INIT=16'h0E00;
  LUT4 n352_s7 (
    .F(n352_15),
    .I0(n350_21),
    .I1(n352_16),
    .I2(n352_17),
    .I3(n350_24) 
);
defparam n352_s7.INIT=16'hDD0F;
  LUT3 n351_s7 (
    .F(n351_13),
    .I0(n351_15),
    .I1(n351_16),
    .I2(n353_19) 
);
defparam n351_s7.INIT=8'h35;
  LUT4 n351_s8 (
    .F(n351_14),
    .I0(n350_19),
    .I1(cyc17r_envstat[0]),
    .I2(n353_20),
    .I3(n351_17) 
);
defparam n351_s8.INIT=16'h0E00;
  LUT3 cyc2c_curr_attnlv_0_s2 (
    .F(cyc2c_curr_attnlv_0_7),
    .I0(cyc19r_start_attack),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc2c_attndelta_1_7) 
);
defparam cyc2c_curr_attnlv_0_s2.INIT=8'h80;
  LUT4 cyc2c_curr_attnlv_0_s3 (
    .F(cyc2c_curr_attnlv_0_8),
    .I0(cyc2c_curr_attnlv_0_9),
    .I1(cyc19r_start_attack),
    .I2(cyc19r_attnlv_quite),
    .I3(rst_n) 
);
defparam cyc2c_curr_attnlv_0_s3.INIT=16'hEF00;
  LUT4 cyc2c_next_envstat_0_s3 (
    .F(cyc2c_next_envstat_0_6),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_next_envstat_0_7) 
);
defparam cyc2c_next_envstat_0_s3.INIT=16'h0100;
  LUT4 cyc2c_attndelta_0_s4 (
    .F(cyc2c_attndelta_0_7),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc2c_attndelta_0_13),
    .I3(cyc19r_kon) 
);
defparam cyc2c_attndelta_0_s4.INIT=16'h1000;
  LUT4 cyc2c_attndelta_0_s5 (
    .F(cyc2c_attndelta_0_8),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_attndelta_0_14),
    .I2(cyc19r_attnlv_quite),
    .I3(cyc19r_start_attack) 
);
defparam cyc2c_attndelta_0_s5.INIT=16'h000E;
  LUT4 cyc2c_attndelta_0_s6 (
    .F(cyc2c_attndelta_0_9),
    .I0(cyc2c_attndelta_3_6),
    .I1(cyc2c_attndelta_5_6),
    .I2(cyc1r_eg_prescaler[1]),
    .I3(cyc2c_attndelta_0_15) 
);
defparam cyc2c_attndelta_0_s6.INIT=16'h001F;
  LUT4 cyc2c_attndelta_0_s7 (
    .F(cyc2c_attndelta_0_10),
    .I0(cyc2c_attndelta_1_7),
    .I1(cyc2c_attndelta_5_6),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc1r_egparam_saturated[0]) 
);
defparam cyc2c_attndelta_0_s7.INIT=16'h3FF5;
  LUT4 cyc2c_attndelta_0_s9 (
    .F(cyc2c_attndelta_0_12),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc2c_attndelta_3_4),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_0_s9.INIT=16'hB0BB;
  LUT3 cyc2c_attndelta_1_s4 (
    .F(cyc2c_attndelta_1_7),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[2]),
    .I2(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_1_s4.INIT=8'h80;
  LUT4 cyc2c_attndelta_2_s2 (
    .F(cyc2c_attndelta_2_5),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_3_4),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_2_s2.INIT=16'hB0BB;
  LUT3 cyc2c_attndelta_3_s3 (
    .F(cyc2c_attndelta_3_6),
    .I0(cyc1r_egparam_zero),
    .I1(cyc2c_attndelta_3_8),
    .I2(cyc2c_attndelta_3_9) 
);
defparam cyc2c_attndelta_3_s3.INIT=8'h10;
  LUT3 cyc2c_attndelta_3_s4 (
    .F(cyc2c_attndelta_3_7),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_5_6) 
);
defparam cyc2c_attndelta_3_s4.INIT=8'h10;
  LUT3 cyc2c_attndelta_5_s3 (
    .F(cyc2c_attndelta_5_6),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[2]),
    .I2(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_5_s3.INIT=8'h40;
  LUT4 cyc18c_ksval_shifted_4_s7 (
    .F(cyc18c_ksval_shifted_4_11),
    .I0(\ksl_reg[1] [1]),
    .I1(mem_q_33),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s7.INIT=16'hFA0C;
  LUT4 cyc18c_ksval_shifted_4_s8 (
    .F(cyc18c_ksval_shifted_4_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_13[8]) 
);
defparam cyc18c_ksval_shifted_4_s8.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_3_s8 (
    .F(cyc18c_ksval_shifted_3_14),
    .I0(fnum[5]),
    .I1(fnum_13[8]),
    .I2(fnum[6]),
    .I3(fnum[7]) 
);
defparam cyc18c_ksval_shifted_3_s8.INIT=16'h7CA0;
  LUT3 cyc18c_ksval_shifted_3_s9 (
    .F(cyc18c_ksval_shifted_3_15),
    .I0(\ksl_reg[1] [0]),
    .I1(\ksl_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s9.INIT=8'h3A;
  LUT4 cyc18c_ksval_shifted_1_s7 (
    .F(cyc18c_ksval_shifted_1_13),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_13[8]) 
);
defparam cyc18c_ksval_shifted_1_s7.INIT=16'h0EE8;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(ksr_reg[1]),
    .I1(mem_q_44),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n354_s4.INIT=16'hFA0C;
  LUT4 cyc18c_ksval_shifted_0_s6 (
    .F(cyc18c_ksval_shifted_0_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_13[8]) 
);
defparam cyc18c_ksval_shifted_0_s6.INIT=16'hC35F;
  LUT4 n350_s12 (
    .F(n350_19),
    .I0(mem_q_47),
    .I1(etyp_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n350_25) 
);
defparam n350_s12.INIT=16'h305F;
  LUT4 n350_s13 (
    .F(n350_20),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(n350_26),
    .I3(cycle_d3_zz) 
);
defparam n350_s13.INIT=16'hBB0F;
  LUT3 n350_s14 (
    .F(n350_21),
    .I0(n350_19),
    .I1(n350_20),
    .I2(n353_19) 
);
defparam n350_s14.INIT=8'hCA;
  LUT4 n350_s15 (
    .F(n350_22),
    .I0(mem_q_7),
    .I1(\rr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_27) 
);
defparam n350_s15.INIT=16'h305F;
  LUT3 n350_s16 (
    .F(n350_23),
    .I0(n350_28),
    .I1(n350_29),
    .I2(n353_19) 
);
defparam n350_s16.INIT=8'h35;
  LUT4 n350_s17 (
    .F(n350_24),
    .I0(cyc17r_envstat[0]),
    .I1(kon),
    .I2(cyc18c_attnlv_quite),
    .I3(cyc17r_envstat[1]) 
);
defparam n350_s17.INIT=16'h7F00;
  LUT4 n353_s9 (
    .F(n353_17),
    .I0(\ar_reg[0] [0]),
    .I1(mem_q_28),
    .I2(m_nc_sel_z),
    .I3(n353_22) 
);
defparam n353_s9.INIT=16'h5F30;
  LUT4 n353_s10 (
    .F(n353_18),
    .I0(\dr_reg[0] [0]),
    .I1(mem_q_20),
    .I2(m_nc_sel_z),
    .I3(n353_23) 
);
defparam n353_s10.INIT=16'h5F30;
  LUT4 n353_s11 (
    .F(n353_19),
    .I0(kon_3),
    .I1(kon_4),
    .I2(n353_24),
    .I3(cyc17r_envstat[0]) 
);
defparam n353_s11.INIT=16'h8F00;
  LUT2 n353_s12 (
    .F(n353_20),
    .I0(cyc17r_envstat[0]),
    .I1(cyc18c_start_attack_8) 
);
defparam n353_s12.INIT=4'h8;
  LUT4 n353_s13 (
    .F(n353_21),
    .I0(n350_33),
    .I1(n353_25),
    .I2(n353_26),
    .I3(cyc17r_envstat[1]) 
);
defparam n353_s13.INIT=16'hF100;
  LUT4 n352_s8 (
    .F(n352_16),
    .I0(mem_q_5),
    .I1(\rr_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(n352_18) 
);
defparam n352_s8.INIT=16'h305F;
  LUT3 n352_s9 (
    .F(n352_17),
    .I0(n352_19),
    .I1(n352_20),
    .I2(n353_19) 
);
defparam n352_s9.INIT=8'h35;
  LUT4 n351_s9 (
    .F(n351_15),
    .I0(\ar_reg[0] [2]),
    .I1(mem_q_30),
    .I2(m_nc_sel_z),
    .I3(n351_18) 
);
defparam n351_s9.INIT=16'h5F30;
  LUT4 n351_s10 (
    .F(n351_16),
    .I0(\dr_reg[0] [2]),
    .I1(mem_q_22),
    .I2(m_nc_sel_z),
    .I3(n351_19) 
);
defparam n351_s10.INIT=16'h5F30;
  LUT4 n351_s11 (
    .F(n351_17),
    .I0(n350_33),
    .I1(n351_20),
    .I2(n353_26),
    .I3(cyc17r_envstat[1]) 
);
defparam n351_s11.INIT=16'hF100;
  LUT2 cyc2c_curr_attnlv_0_s4 (
    .F(cyc2c_curr_attnlv_0_9),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]) 
);
defparam cyc2c_curr_attnlv_0_s4.INIT=4'h1;
  LUT4 cyc2c_next_envstat_0_s4 (
    .F(cyc2c_next_envstat_0_7),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam cyc2c_next_envstat_0_s4.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s10 (
    .F(cyc2c_attndelta_0_13),
    .I0(cyc2c_attndelta_1_7),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc19r_envstat[0]) 
);
defparam cyc2c_attndelta_0_s10.INIT=8'h07;
  LUT2 cyc2c_attndelta_0_s11 (
    .F(cyc2c_attndelta_0_14),
    .I0(cyc19r_envstat[0]),
    .I1(n743_3) 
);
defparam cyc2c_attndelta_0_s11.INIT=4'h8;
  LUT3 cyc2c_attndelta_0_s12 (
    .F(cyc2c_attndelta_0_15),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_5_6) 
);
defparam cyc2c_attndelta_0_s12.INIT=8'h60;
  LUT4 cyc2c_attndelta_3_s5 (
    .F(cyc2c_attndelta_3_8),
    .I0(cyc1r_ksr_factor_lo[1]),
    .I1(cyc1r_ksr_factor_lo[0]),
    .I2(cyc2c_egparam_final[0]),
    .I3(cyc2c_egparam_final[1]) 
);
defparam cyc2c_attndelta_3_s5.INIT=16'hF350;
  LUT4 cyc2c_attndelta_3_s6 (
    .F(cyc2c_attndelta_3_9),
    .I0(cyc1r_egparam_saturated[3]),
    .I1(cyc1r_egparam_saturated[2]),
    .I2(cyc2c_egparam_final[2]),
    .I3(cyc2c_egparam_final[3]) 
);
defparam cyc2c_attndelta_3_s6.INIT=16'h7000;
  LUT4 n350_s18 (
    .F(n350_25),
    .I0(etyp_reg[1]),
    .I1(mem_q_46),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s18.INIT=16'hFA0C;
  LUT3 n350_s19 (
    .F(n350_26),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam n350_s19.INIT=8'hCA;
  LUT4 n350_s20 (
    .F(n350_27),
    .I0(\rr_reg[1] [3]),
    .I1(mem_q_3),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s20.INIT=16'hFA0C;
  LUT4 n350_s21 (
    .F(n350_28),
    .I0(\ar_reg[0] [3]),
    .I1(mem_q_31),
    .I2(m_nc_sel_z),
    .I3(n350_30) 
);
defparam n350_s21.INIT=16'h5F30;
  LUT4 n350_s22 (
    .F(n350_29),
    .I0(\dr_reg[0] [3]),
    .I1(mem_q_23),
    .I2(m_nc_sel_z),
    .I3(n350_31) 
);
defparam n350_s22.INIT=16'h5F30;
  LUT4 n353_s14 (
    .F(n353_22),
    .I0(\ar_reg[1] [0]),
    .I1(mem_q_24),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s14.INIT=16'hF503;
  LUT4 n353_s15 (
    .F(n353_23),
    .I0(\dr_reg[1] [0]),
    .I1(mem_q_16),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s15.INIT=16'hF503;
  LUT3 n353_s16 (
    .F(n353_24),
    .I0(cyc17r_envstat[1]),
    .I1(cyc17r_attnlv[6]),
    .I2(cyc18c_attnlv_quite_4) 
);
defparam n353_s16.INIT=8'h80;
  LUT4 n353_s17 (
    .F(n353_25),
    .I0(mem_q_4),
    .I1(\rr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_27) 
);
defparam n353_s17.INIT=16'h305F;
  LUT2 n353_s18 (
    .F(n353_26),
    .I0(n350_20),
    .I1(n353_19) 
);
defparam n353_s18.INIT=4'h4;
  LUT4 n352_s10 (
    .F(n352_18),
    .I0(\rr_reg[1] [1]),
    .I1(mem_q_1),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s10.INIT=16'hFA0C;
  LUT4 n352_s11 (
    .F(n352_19),
    .I0(\ar_reg[0] [1]),
    .I1(mem_q_29),
    .I2(m_nc_sel_z),
    .I3(n352_21) 
);
defparam n352_s11.INIT=16'h5F30;
  LUT4 n352_s12 (
    .F(n352_20),
    .I0(\dr_reg[0] [1]),
    .I1(mem_q_21),
    .I2(m_nc_sel_z),
    .I3(n352_22) 
);
defparam n352_s12.INIT=16'h5F30;
  LUT4 n351_s12 (
    .F(n351_18),
    .I0(\ar_reg[1] [2]),
    .I1(mem_q_26),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s12.INIT=16'hF503;
  LUT4 n351_s13 (
    .F(n351_19),
    .I0(\dr_reg[1] [2]),
    .I1(mem_q_18),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s13.INIT=16'hF503;
  LUT4 n351_s14 (
    .F(n351_20),
    .I0(mem_q_6),
    .I1(\rr_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(n351_21) 
);
defparam n351_s14.INIT=16'h305F;
  LUT4 n350_s23 (
    .F(n350_30),
    .I0(\ar_reg[1] [3]),
    .I1(mem_q_27),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s23.INIT=16'hF503;
  LUT4 n350_s24 (
    .F(n350_31),
    .I0(\dr_reg[1] [3]),
    .I1(mem_q_19),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s24.INIT=16'hF503;
  LUT4 n353_s19 (
    .F(n353_27),
    .I0(\rr_reg[1] [0]),
    .I1(mem_q_0),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s19.INIT=16'hFA0C;
  LUT4 n352_s13 (
    .F(n352_21),
    .I0(\ar_reg[1] [1]),
    .I1(mem_q_25),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s13.INIT=16'hF503;
  LUT4 n352_s14 (
    .F(n352_22),
    .I0(\dr_reg[1] [1]),
    .I1(mem_q_17),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s14.INIT=16'hF503;
  LUT4 n351_s15 (
    .F(n351_21),
    .I0(\rr_reg[1] [2]),
    .I1(mem_q_2),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s15.INIT=16'hFA0C;
  LUT4 cyc2c_attndelta_0_s13 (
    .F(cyc2c_attndelta_0_17),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc2c_attndelta_5_6) 
);
defparam cyc2c_attndelta_0_s13.INIT=16'h2800;
  LUT4 det_one_s5 (
    .F(det_one_10),
    .I0(rst_z),
    .I1(cycle_00),
    .I2(envcntr_sr[17]),
    .I3(n86_4) 
);
defparam det_one_s5.INIT=16'hFE00;
  LUT4 cyc18c_ksval_shifted_1_s8 (
    .F(cyc18c_ksval_shifted_1_15),
    .I0(cyc18c_ksval_shifted_3_11),
    .I1(cyc18c_ksval_shifted_0_12),
    .I2(cyc18c_ksval_adder_hi[3]),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_1_s8.INIT=16'h5530;
  LUT3 n350_s25 (
    .F(n350_33),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z) 
);
defparam n350_s25.INIT=8'h10;
  LUT4 cyc2c_attndelta_2_s3 (
    .F(cyc2c_attndelta[2]),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_7),
    .I3(cyc2c_attndelta_2_4) 
);
defparam cyc2c_attndelta_2_s3.INIT=16'h10FF;
  LUT4 cyc18c_ksval_shifted_5_s6 (
    .F(cyc18c_ksval_shifted[5]),
    .I0(cyc18c_ksval_shifted_4_12),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_5_11),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_5_s6.INIT=16'h000E;
  LUT3 n1830_s2 (
    .F(n1830_6),
    .I0(eg_prescaler_d0_z),
    .I1(cycle_00),
    .I2(m_nc_sel_z_6) 
);
defparam n1830_s2.INIT=8'h80;
  LUT4 cyc2c_attndelta_6_s1 (
    .F(cyc2c_attndelta[6]),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc2c_attndelta_1_7),
    .I2(cyc2c_attndelta_0_7),
    .I3(cyc2c_attndelta_5_5) 
);
defparam cyc2c_attndelta_6_s1.INIT=16'hFF80;
  LUT4 cyc18c_start_attack_s3 (
    .F(cyc18c_start_attack_8),
    .I0(kon_3),
    .I1(kon_4),
    .I2(cyc17r_attnlv[6]),
    .I3(cyc18c_attnlv_quite_4) 
);
defparam cyc18c_start_attack_s3.INIT=16'h7000;
  LUT3 n1827_s2 (
    .F(n1827_7),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_6) 
);
defparam n1827_s2.INIT=8'h40;
  LUT4 n13_s3 (
    .F(n13_8),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_6),
    .I3(eg_prescaler[0]) 
);
defparam n13_s3.INIT=16'hBF40;
  LUT4 n351_s16 (
    .F(n351_23),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z),
    .I3(n350_24) 
);
defparam n351_s16.INIT=16'h00EF;
  DFFRE eg_prescaler_d0_z_s0 (
    .Q(eg_prescaler_d0_z),
    .D(eg_prescaler[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_adder_co_z_s0 (
    .Q(envcntr_adder_co_z),
    .D(n34_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_17_s0 (
    .Q(envcntr_sr[17]),
    .D(n35_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_16_s0 (
    .Q(envcntr_sr[16]),
    .D(n36_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_15_s0 (
    .Q(envcntr_sr[15]),
    .D(envcntr_sr[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_14_s0 (
    .Q(envcntr_sr[14]),
    .D(envcntr_sr[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_13_s0 (
    .Q(envcntr_sr[13]),
    .D(envcntr_sr[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_12_s0 (
    .Q(envcntr_sr[12]),
    .D(envcntr_sr[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_11_s0 (
    .Q(envcntr_sr[11]),
    .D(envcntr_sr[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_10_s0 (
    .Q(envcntr_sr[10]),
    .D(envcntr_sr[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_9_s0 (
    .Q(envcntr_sr[9]),
    .D(envcntr_sr[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_8_s0 (
    .Q(envcntr_sr[8]),
    .D(envcntr_sr[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_7_s0 (
    .Q(envcntr_sr[7]),
    .D(envcntr_sr[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_6_s0 (
    .Q(envcntr_sr[6]),
    .D(envcntr_sr[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_5_s0 (
    .Q(envcntr_sr[5]),
    .D(envcntr_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_4_s0 (
    .Q(envcntr_sr[4]),
    .D(envcntr_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_3_s0 (
    .Q(envcntr_sr[3]),
    .D(envcntr_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_2_s0 (
    .Q(envcntr_sr[2]),
    .D(envcntr_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_1_s0 (
    .Q(envcntr_sr[1]),
    .D(envcntr_sr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_0_s0 (
    .Q(envcntr_sr[0]),
    .D(envcntr_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(envcntr_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(envcntr_sr[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE rst_z_s0 (
    .Q(rst_z),
    .D(n660_5),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE det_one_s0 (
    .Q(det_one),
    .D(n139_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(det_one_10) 
);
  DFFRE zb_sr_16_s0 (
    .Q(zb_sr[16]),
    .D(n145_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_15_s0 (
    .Q(zb_sr[15]),
    .D(zb_sr[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_14_s0 (
    .Q(zb_sr[14]),
    .D(zb_sr[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_13_s0 (
    .Q(zb_sr[13]),
    .D(zb_sr[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_12_s0 (
    .Q(zb_sr[12]),
    .D(zb_sr[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_11_s0 (
    .Q(zb_sr[11]),
    .D(zb_sr[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_10_s0 (
    .Q(zb_sr[10]),
    .D(zb_sr[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_9_s0 (
    .Q(zb_sr[9]),
    .D(zb_sr[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_8_s0 (
    .Q(zb_sr[8]),
    .D(zb_sr[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_7_s0 (
    .Q(zb_sr[7]),
    .D(zb_sr[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_6_s0 (
    .Q(zb_sr[6]),
    .D(zb_sr[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_5_s0 (
    .Q(zb_sr[5]),
    .D(zb_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_4_s0 (
    .Q(zb_sr[4]),
    .D(zb_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_3_s0 (
    .Q(zb_sr[3]),
    .D(zb_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_2_s0 (
    .Q(zb_sr[2]),
    .D(zb_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_1_s0 (
    .Q(zb_sr[1]),
    .D(zb_sr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_0_s0 (
    .Q(zb_sr[0]),
    .D(zb_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n190_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n195_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n200_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n206_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE cyc18r_kon_s0 (
    .Q(cyc18r_kon),
    .D(kon),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_kon_s0 (
    .Q(cyc19r_kon),
    .D(cyc18r_kon),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_attnlv_quite_s0 (
    .Q(cyc18r_attnlv_quite),
    .D(cyc18c_attnlv_quite),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_attnlv_quite_s0 (
    .Q(cyc19r_attnlv_quite),
    .D(cyc18r_attnlv_quite),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_start_attack_s0 (
    .Q(cyc18r_start_attack),
    .D(cyc18c_start_attack),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_start_attack_s0 (
    .Q(cyc19r_start_attack),
    .D(cyc18r_start_attack),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_14_s0 (
    .Q(hh_tt_start_attack_dly[14]),
    .D(hh_tt_start_attack_dly_0[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_13_s0 (
    .Q(hh_tt_start_attack_dly_0[13]),
    .D(hh_tt_start_attack_dly_0[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_12_s0 (
    .Q(hh_tt_start_attack_dly_0[12]),
    .D(hh_tt_start_attack_dly_0[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_11_s0 (
    .Q(hh_tt_start_attack_dly_0[11]),
    .D(hh_tt_start_attack_dly_0[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_10_s0 (
    .Q(hh_tt_start_attack_dly_0[10]),
    .D(hh_tt_start_attack_dly_0[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_9_s0 (
    .Q(hh_tt_start_attack_dly_0[9]),
    .D(hh_tt_start_attack_dly_0[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_8_s0 (
    .Q(hh_tt_start_attack_dly_0[8]),
    .D(hh_tt_start_attack_dly_0[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_7_s0 (
    .Q(hh_tt_start_attack_dly_0[7]),
    .D(hh_tt_start_attack_dly_0[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_6_s0 (
    .Q(hh_tt_start_attack_dly_0[6]),
    .D(hh_tt_start_attack_dly_0[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_5_s0 (
    .Q(hh_tt_start_attack_dly_0[5]),
    .D(hh_tt_start_attack_dly_0[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_4_s0 (
    .Q(hh_tt_start_attack_dly_0[4]),
    .D(hh_tt_start_attack_dly_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_3_s0 (
    .Q(hh_tt_start_attack_dly_0[3]),
    .D(hh_tt_start_attack_dly_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_2_s0 (
    .Q(hh_tt_start_attack_dly_0[2]),
    .D(hh_tt_start_attack_dly_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_1_s0 (
    .Q(hh_tt_start_attack_dly_0[1]),
    .D(cyc19r_start_attack),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_3_s0 (
    .Q(cyc0r_egparam_muxed[3]),
    .D(n350_14),
    .CLK(clk_14m_d),
    .SET(n350_12),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_2_s0 (
    .Q(cyc0r_egparam_muxed[2]),
    .D(n351_11),
    .CLK(clk_14m_d),
    .SET(n350_12),
    .CE(n86_4) 
);
  DFFRE cyc0r_egparam_muxed_1_s0 (
    .Q(cyc0r_egparam_muxed[1]),
    .D(n352_14),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_egparam_muxed_0_s0 (
    .Q(cyc0r_egparam_muxed[0]),
    .D(n353_14),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_3_s0 (
    .Q(cyc0r_ksr_factor[3]),
    .D(block[2]),
    .CLK(clk_14m_d),
    .RESET(n354_5),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_2_s0 (
    .Q(cyc0r_ksr_factor[2]),
    .D(block[1]),
    .CLK(clk_14m_d),
    .RESET(n354_5),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_1_s0 (
    .Q(cyc0r_ksr_factor[1]),
    .D(n356_7),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_0_s0 (
    .Q(cyc0r_ksr_factor[0]),
    .D(n357_7),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_eg_prescaler_1_s0 (
    .Q(cyc1r_eg_prescaler[1]),
    .D(eg_prescaler[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_3_s0 (
    .Q(cyc1r_egparam_saturated[3]),
    .D(cyc1c_egparam_scaled[3]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_2_s0 (
    .Q(cyc1r_egparam_saturated[2]),
    .D(cyc1c_egparam_scaled[2]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_1_s0 (
    .Q(cyc1r_egparam_saturated[1]),
    .D(cyc1c_egparam_scaled[1]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_0_s0 (
    .Q(cyc1r_egparam_saturated[0]),
    .D(cyc1c_egparam_scaled[0]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_3_s0 (
    .Q(cyc1r_attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_2_s0 (
    .Q(cyc1r_attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_1_s0 (
    .Q(cyc1r_attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_0_s0 (
    .Q(cyc1r_attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_envdeltaweight_intensity_s0 (
    .Q(cyc1r_envdeltaweight_intensity),
    .D(n396_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_ksr_factor_lo_1_s0 (
    .Q(cyc1r_ksr_factor_lo[1]),
    .D(cyc0r_ksr_factor[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_ksr_factor_lo_0_s0 (
    .Q(cyc1r_ksr_factor_lo[0]),
    .D(cyc0r_ksr_factor[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_egparam_zero_s0 (
    .Q(cyc1r_egparam_zero),
    .D(n397_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_6_s0 (
    .Q(cyc2r_attnlv[6]),
    .D(cyc2c_next_attnlv[6]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_5_s0 (
    .Q(cyc2r_attnlv[5]),
    .D(cyc2c_next_attnlv[5]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_4_s0 (
    .Q(cyc2r_attnlv[4]),
    .D(cyc2c_next_attnlv[4]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_3_s0 (
    .Q(cyc2r_attnlv[3]),
    .D(cyc2c_next_attnlv[3]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_2_s0 (
    .Q(cyc2r_attnlv[2]),
    .D(cyc2c_next_attnlv[2]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_1_s0 (
    .Q(cyc2r_attnlv[1]),
    .D(cyc2c_next_attnlv[1]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_0_s0 (
    .Q(cyc2r_attnlv[0]),
    .D(cyc2c_next_attnlv[0]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_3_s0 (
    .Q(cyc18r_sl[3]),
    .D(sl[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_2_s0 (
    .Q(cyc18r_sl[2]),
    .D(sl[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_1_s0 (
    .Q(cyc18r_sl[1]),
    .D(sl[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_0_s0 (
    .Q(cyc18r_sl[0]),
    .D(sl[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_3_s0 (
    .Q(cyc19r_sl[3]),
    .D(cyc18r_sl[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_2_s0 (
    .Q(cyc19r_sl[2]),
    .D(cyc18r_sl[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_1_s0 (
    .Q(cyc19r_sl[1]),
    .D(cyc18r_sl[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_0_s0 (
    .Q(cyc19r_sl[0]),
    .D(cyc18r_sl[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_7_s0 (
    .Q(cyc18r_ksval_tl[7]),
    .D(n772_6),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_6_s0 (
    .Q(cyc18r_ksval_tl[6]),
    .D(n773_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_5_s0 (
    .Q(cyc18r_ksval_tl[5]),
    .D(n774_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_4_s0 (
    .Q(cyc18r_ksval_tl[4]),
    .D(n775_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_3_s0 (
    .Q(cyc18r_ksval_tl[3]),
    .D(n776_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_2_s0 (
    .Q(cyc18r_ksval_tl[2]),
    .D(n777_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_1_s0 (
    .Q(cyc18r_ksval_tl[1]),
    .D(n778_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_0_s0 (
    .Q(cyc18r_ksval_tl[0]),
    .D(cyc18c_ksval_shifted_0_10),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_am_0_s0 (
    .Q(cyc18r_am[0]),
    .D(am),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_6_s0 (
    .Q(op_attnlv[6]),
    .D(cyc19c_attnlv_saturated[6]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_5_s0 (
    .Q(op_attnlv[5]),
    .D(cyc19c_attnlv_saturated[5]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_4_s0 (
    .Q(op_attnlv[4]),
    .D(cyc19c_attnlv_saturated[4]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_3_s0 (
    .Q(op_attnlv[3]),
    .D(cyc19c_attnlv_saturated[3]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_2_s0 (
    .Q(op_attnlv[2]),
    .D(cyc19c_attnlv_saturated[2]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_1_s0 (
    .Q(op_attnlv[1]),
    .D(cyc19c_attnlv_saturated[1]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_0_s0 (
    .Q(op_attnlv[0]),
    .D(cyc19c_attnlv_saturated[0]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE eg_prescaler_1_s0 (
    .Q(eg_prescaler[1]),
    .D(n12_9),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n1827_7) 
);
  DFFRE eg_prescaler_0_s1 (
    .Q(eg_prescaler[0]),
    .D(n13_8),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(VCC) 
);
defparam eg_prescaler_0_s1.INIT=1'b0;
  ALU cyc2c_egparam_final_0_s (
    .SUM(cyc2c_egparam_final[0]),
    .COUT(cyc2c_egparam_final_0_2),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_egparam_final_0_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_1_s (
    .SUM(cyc2c_egparam_final[1]),
    .COUT(cyc2c_egparam_final_1_2),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_attenrate[1]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_0_2) 
);
defparam cyc2c_egparam_final_1_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_2_s (
    .SUM(cyc2c_egparam_final[2]),
    .COUT(cyc2c_egparam_final_2_2),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_attenrate[2]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_1_2) 
);
defparam cyc2c_egparam_final_2_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_3_s (
    .SUM(cyc2c_egparam_final[3]),
    .COUT(cyc2c_egparam_final_3_0_COUT),
    .I0(cyc1r_egparam_saturated[3]),
    .I1(cyc1r_attenrate[3]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_2_2) 
);
defparam cyc2c_egparam_final_3_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_0_s (
    .SUM(cyc1c_egparam_scaled[0]),
    .COUT(cyc1c_egparam_scaled_0_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_ksr_factor[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc1c_egparam_scaled_0_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_1_s (
    .SUM(cyc1c_egparam_scaled[1]),
    .COUT(cyc1c_egparam_scaled_1_3),
    .I0(cyc0r_egparam_muxed[1]),
    .I1(cyc0r_ksr_factor[3]),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_0_3) 
);
defparam cyc1c_egparam_scaled_1_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_2_s (
    .SUM(cyc1c_egparam_scaled[2]),
    .COUT(cyc1c_egparam_scaled_2_3),
    .I0(cyc0r_egparam_muxed[2]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_1_3) 
);
defparam cyc1c_egparam_scaled_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_3_s (
    .SUM(cyc1c_egparam_scaled[3]),
    .COUT(cyc1c_egparam_scaled[4]),
    .I0(cyc0r_egparam_muxed[3]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_2_3) 
);
defparam cyc1c_egparam_scaled_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_0_s (
    .SUM(cyc2c_next_attnlv[0]),
    .COUT(cyc2c_next_attnlv_0_2),
    .I0(cyc2c_curr_attnlv[0]),
    .I1(cyc2c_attndelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_next_attnlv_0_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_1_s (
    .SUM(cyc2c_next_attnlv[1]),
    .COUT(cyc2c_next_attnlv_1_2),
    .I0(cyc2c_curr_attnlv[1]),
    .I1(cyc2c_attndelta[1]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_0_2) 
);
defparam cyc2c_next_attnlv_1_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_2_s (
    .SUM(cyc2c_next_attnlv[2]),
    .COUT(cyc2c_next_attnlv_2_2),
    .I0(cyc2c_curr_attnlv[2]),
    .I1(cyc2c_attndelta[2]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_1_2) 
);
defparam cyc2c_next_attnlv_2_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_3_s (
    .SUM(cyc2c_next_attnlv[3]),
    .COUT(cyc2c_next_attnlv_3_2),
    .I0(cyc2c_curr_attnlv[3]),
    .I1(cyc2c_attndelta[3]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_2_2) 
);
defparam cyc2c_next_attnlv_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_4_s (
    .SUM(cyc2c_next_attnlv[4]),
    .COUT(cyc2c_next_attnlv_4_2),
    .I0(cyc2c_curr_attnlv[4]),
    .I1(cyc2c_attndelta[4]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_3_2) 
);
defparam cyc2c_next_attnlv_4_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_5_s (
    .SUM(cyc2c_next_attnlv[5]),
    .COUT(cyc2c_next_attnlv_5_2),
    .I0(cyc2c_curr_attnlv[5]),
    .I1(cyc2c_attndelta[5]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_4_2) 
);
defparam cyc2c_next_attnlv_5_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_6_s (
    .SUM(cyc2c_next_attnlv[6]),
    .COUT(cyc2c_next_attnlv_6_0_COUT),
    .I0(cyc2c_curr_attnlv[6]),
    .I1(cyc2c_attndelta[6]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_5_2) 
);
defparam cyc2c_next_attnlv_6_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_0_s (
    .SUM(cyc18c_ksval_adder_hi[0]),
    .COUT(cyc18c_ksval_adder_hi_0_3),
    .I0(cyc18c_ksval_base[3]),
    .I1(block[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc18c_ksval_adder_hi_0_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_1_s (
    .SUM(cyc18c_ksval_adder_hi[1]),
    .COUT(cyc18c_ksval_adder_hi_1_3),
    .I0(cyc18c_ksval_base[4]),
    .I1(block[1]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_0_3) 
);
defparam cyc18c_ksval_adder_hi_1_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_2_s (
    .SUM(cyc18c_ksval_adder_hi[2]),
    .COUT(cyc18c_ksval_adder_hi[3]),
    .I0(cyc18c_ksval_base[5]),
    .I1(block[2]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_1_3) 
);
defparam cyc18c_ksval_adder_hi_2_s.ALU_MODE=0;
  ALU n778_s (
    .SUM(n778_2),
    .COUT(n778_3),
    .I0(cyc18c_ksval_shifted[1]),
    .I1(tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n778_s.ALU_MODE=0;
  ALU n777_s (
    .SUM(n777_2),
    .COUT(n777_3),
    .I0(cyc18c_ksval_shifted[2]),
    .I1(tl[1]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n777_s.ALU_MODE=0;
  ALU n776_s (
    .SUM(n776_2),
    .COUT(n776_3),
    .I0(cyc18c_ksval_shifted[3]),
    .I1(tl[2]),
    .I3(GND),
    .CIN(n777_3) 
);
defparam n776_s.ALU_MODE=0;
  ALU n775_s (
    .SUM(n775_2),
    .COUT(n775_3),
    .I0(cyc18c_ksval_shifted[4]),
    .I1(tl[3]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n775_s.ALU_MODE=0;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(cyc18c_ksval_shifted[5]),
    .I1(tl[4]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n774_s.ALU_MODE=0;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n772_6),
    .I0(cyc18c_ksval_shifted[6]),
    .I1(tl[5]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_0_s (
    .SUM(cyc19c_ksval_am[0]),
    .COUT(cyc19c_ksval_am_0_3),
    .I0(cyc18r_ksval_tl[0]),
    .I1(n817_6),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_ksval_am_0_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_1_s (
    .SUM(cyc19c_ksval_am[1]),
    .COUT(cyc19c_ksval_am_1_3),
    .I0(cyc18r_ksval_tl[1]),
    .I1(n816_6),
    .I3(GND),
    .CIN(cyc19c_ksval_am_0_3) 
);
defparam cyc19c_ksval_am_1_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_2_s (
    .SUM(cyc19c_ksval_am[2]),
    .COUT(cyc19c_ksval_am_2_3),
    .I0(cyc18r_ksval_tl[2]),
    .I1(n815_6),
    .I3(GND),
    .CIN(cyc19c_ksval_am_1_3) 
);
defparam cyc19c_ksval_am_2_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_3_s (
    .SUM(cyc19c_ksval_am[3]),
    .COUT(cyc19c_ksval_am_3_3),
    .I0(cyc18r_ksval_tl[3]),
    .I1(n814_6),
    .I3(GND),
    .CIN(cyc19c_ksval_am_2_3) 
);
defparam cyc19c_ksval_am_3_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_4_s (
    .SUM(cyc19c_ksval_am[4]),
    .COUT(cyc19c_ksval_am_4_3),
    .I0(cyc18r_ksval_tl[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_3_3) 
);
defparam cyc19c_ksval_am_4_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_5_s (
    .SUM(cyc19c_ksval_am[5]),
    .COUT(cyc19c_ksval_am_5_3),
    .I0(cyc18r_ksval_tl[5]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_4_3) 
);
defparam cyc19c_ksval_am_5_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_6_s (
    .SUM(cyc19c_ksval_am[6]),
    .COUT(cyc19c_ksval_am[7]),
    .I0(cyc18r_ksval_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_5_3) 
);
defparam cyc19c_ksval_am_6_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_0_s (
    .SUM(cyc19c_attnlv_scaled[0]),
    .COUT(cyc19c_attnlv_scaled_0_3),
    .I0(cyc19c_ksval_am[0]),
    .I1(cyc18r_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_attnlv_scaled_0_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_1_s (
    .SUM(cyc19c_attnlv_scaled[1]),
    .COUT(cyc19c_attnlv_scaled_1_3),
    .I0(cyc19c_ksval_am[1]),
    .I1(cyc18r_attnlv[1]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_0_3) 
);
defparam cyc19c_attnlv_scaled_1_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_2_s (
    .SUM(cyc19c_attnlv_scaled[2]),
    .COUT(cyc19c_attnlv_scaled_2_3),
    .I0(cyc19c_ksval_am[2]),
    .I1(cyc18r_attnlv[2]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_1_3) 
);
defparam cyc19c_attnlv_scaled_2_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_3_s (
    .SUM(cyc19c_attnlv_scaled[3]),
    .COUT(cyc19c_attnlv_scaled_3_3),
    .I0(cyc19c_ksval_am[3]),
    .I1(cyc18r_attnlv[3]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_2_3) 
);
defparam cyc19c_attnlv_scaled_3_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_4_s (
    .SUM(cyc19c_attnlv_scaled[4]),
    .COUT(cyc19c_attnlv_scaled_4_3),
    .I0(cyc19c_ksval_am[4]),
    .I1(cyc18r_attnlv[4]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_3_3) 
);
defparam cyc19c_attnlv_scaled_4_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_5_s (
    .SUM(cyc19c_attnlv_scaled[5]),
    .COUT(cyc19c_attnlv_scaled_5_3),
    .I0(cyc19c_ksval_am[5]),
    .I1(cyc18r_attnlv[5]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_4_3) 
);
defparam cyc19c_attnlv_scaled_5_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_6_s (
    .SUM(cyc19c_attnlv_scaled[6]),
    .COUT(cyc19c_attnlv_scaled[7]),
    .I0(cyc19c_ksval_am[6]),
    .I1(cyc18r_attnlv[6]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_5_3) 
);
defparam cyc19c_attnlv_scaled_6_s.ALU_MODE=0;
  ALU n740_s0 (
    .SUM(n740_1_SUM),
    .COUT(n740_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_sl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n740_s0.ALU_MODE=3;
  ALU n741_s0 (
    .SUM(n741_1_SUM),
    .COUT(n741_3),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_sl[1]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n741_s0.ALU_MODE=3;
  ALU n742_s0 (
    .SUM(n742_1_SUM),
    .COUT(n742_3),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc19r_sl[2]),
    .I3(GND),
    .CIN(n741_3) 
);
defparam n742_s0.ALU_MODE=3;
  ALU n743_s0 (
    .SUM(n743_1_SUM),
    .COUT(n743_3),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc19r_sl[3]),
    .I3(GND),
    .CIN(n742_3) 
);
defparam n743_s0.ALU_MODE=3;
  IKAOPLL_sr_8 u_cyc2r_cyc19r_envstatreg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .cyc2c_next_envstat(cyc2c_next_envstat[1:0]),
    .cyc17r_envstat(cyc17r_envstat[1:0]),
    .cyc19r_envstat(cyc19r_envstat[1:0])
);
  IKAOPLL_sr_9 u_cyc3r_cyc19r_attnlvreg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .cyc2r_attnlv(cyc2r_attnlv[6:0]),
    .cyc17r_attnlv(cyc17r_attnlv[6:2]),
    .cyc18r_attnlv(cyc18r_attnlv[6:0]),
    .cyc19r_attnlv(cyc19r_attnlv[6:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_eg */
module IKAOPLL_logsinrom (
  clk_14m_d,
  m_nc_sel_z_6,
  cyc19c_logsin_addr,
  cyc19c_phase_modded_1_1,
  cyc19c_phase_modded_2_1,
  cyc19c_phase_modded_3_1,
  cyc19c_phase_modded_4_1,
  cyc19c_phase_modded_5_1,
  cyc19c_phase_modded_8_1,
  cyc19c_logsin_data
)
;
input clk_14m_d;
input m_nc_sel_z_6;
input [5:1] cyc19c_logsin_addr;
input cyc19c_phase_modded_1_1;
input cyc19c_phase_modded_2_1;
input cyc19c_phase_modded_3_1;
input cyc19c_phase_modded_4_1;
input cyc19c_phase_modded_5_1;
input cyc19c_phase_modded_8_1;
output [45:0] cyc19c_logsin_data;
wire n6_39;
wire n6_40;
wire n7_39;
wire n7_40;
wire n8_21;
wire n9_39;
wire n9_40;
wire n10_21;
wire n11_39;
wire n11_40;
wire n13_39;
wire n13_40;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n17_39;
wire n17_40;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n31_39;
wire n31_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n36_39;
wire n36_40;
wire n37_39;
wire n37_40;
wire n38_39;
wire n38_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n43_39;
wire n43_40;
wire n44_39;
wire n44_40;
wire n45_39;
wire n45_40;
wire n46_39;
wire n46_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_39;
wire n50_40;
wire n51_39;
wire n51_40;
wire n20_193;
wire n16_197;
wire n12_17;
wire n21_22;
wire n12_19;
wire n6_41;
wire n7_41;
wire n9_41;
wire n11_41;
wire n13_41;
wire n14_41;
wire n15_41;
wire n17_41;
wire n18_41;
wire n19_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n31_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n36_41;
wire n37_41;
wire n38_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n43_41;
wire n44_41;
wire n45_41;
wire n46_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n50_41;
wire n51_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s36.INIT=16'h001F;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s37.INIT=16'h0000;
  LUT4 n7_s36 (
    .F(n7_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s36.INIT=16'hFFE1;
  LUT4 n7_s37 (
    .F(n7_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s37.INIT=16'h000F;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n8_s16.INIT=16'h001F;
  LUT4 n9_s36 (
    .F(n9_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s36.INIT=16'h03E2;
  LUT4 n9_s37 (
    .F(n9_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s37.INIT=16'hFFF0;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n10_s16.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s36.INIT=16'h3C67;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s37.INIT=16'h1FF0;
  LUT4 n13_s36 (
    .F(n13_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s36.INIT=16'hFFFF;
  LUT4 n13_s37 (
    .F(n13_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s37.INIT=16'h0001;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s36.INIT=16'hFC07;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s37.INIT=16'h000F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s36.INIT=16'hCCAD;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s37.INIT=16'hE0F1;
  LUT4 n17_s36 (
    .F(n17_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s36.INIT=16'h00FF;
  LUT4 n17_s37 (
    .F(n17_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s37.INIT=16'h7FFE;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s36.INIT=16'h7C78;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s37.INIT=16'h01F0;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s36.INIT=16'hD58C;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s37.INIT=16'hE736;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s36.INIT=16'h0F0F;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s37.INIT=16'h807E;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s36.INIT=16'h9C9B;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s37.INIT=16'h0E31;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s36.INIT=16'h6378;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s37.INIT=16'h6B52;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s36.INIT=16'h07CB;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s37.INIT=16'h0000;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s36.INIT=16'h7F07;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s37.INIT=16'h0000;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s36.INIT=16'h7333;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s37.INIT=16'h878E;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s36.INIT=16'hADA9;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s37.INIT=16'h36D2;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s36.INIT=16'h5D52;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s37.INIT=16'h31F9;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s36.INIT=16'hF8D6;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s37.INIT=16'h007F;
  LUT4 n31_s36 (
    .F(n31_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s36.INIT=16'h8F39;
  LUT4 n31_s37 (
    .F(n31_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s37.INIT=16'h001F;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s36.INIT=16'h9555;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s37.INIT=16'h99B6;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s36.INIT=16'h070C;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s37.INIT=16'h5B67;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s36.INIT=16'h1C84;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s37.INIT=16'hA9FA;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s36.INIT=16'h17FF;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s37.INIT=16'h0002;
  LUT4 n36_s36 (
    .F(n36_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s36.INIT=16'hF94B;
  LUT4 n36_s37 (
    .F(n36_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s37.INIT=16'hFF80;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s36.INIT=16'h934A;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s37.INIT=16'h00E3;
  LUT4 n38_s36 (
    .F(n38_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s36.INIT=16'h3800;
  LUT4 n38_s37 (
    .F(n38_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s37.INIT=16'hAA93;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s36.INIT=16'hC715;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s37.INIT=16'h7254;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s36.INIT=16'h3033;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s37.INIT=16'h850F;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s36.INIT=16'h77FF;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s37.INIT=16'h004C;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s36.INIT=16'hE800;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s37.INIT=16'hFFFD;
  LUT4 n43_s36 (
    .F(n43_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s36.INIT=16'h1E25;
  LUT4 n43_s37 (
    .F(n43_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s37.INIT=16'h7F87;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s36.INIT=16'hA598;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s37.INIT=16'h0F25;
  LUT4 n45_s36 (
    .F(n45_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s36.INIT=16'hA601;
  LUT4 n45_s37 (
    .F(n45_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s37.INIT=16'h01DA;
  LUT4 n46_s36 (
    .F(n46_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s36.INIT=16'hA771;
  LUT4 n46_s37 (
    .F(n46_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s37.INIT=16'h96FE;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s36.INIT=16'hFFAB;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s37.INIT=16'h4899;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s36.INIT=16'hF357;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s37.INIT=16'h0148;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s36.INIT=16'h8800;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s37.INIT=16'hFFB3;
  LUT4 n50_s36 (
    .F(n50_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s36.INIT=16'hE92F;
  LUT4 n50_s37 (
    .F(n50_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s37.INIT=16'h3DFD;
  LUT4 n51_s36 (
    .F(n51_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s36.INIT=16'h6BD8;
  LUT4 n51_s37 (
    .F(n51_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s37.INIT=16'h97B9;
  LUT4 n20_s127 (
    .F(n20_193),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(n21_22) 
);
defparam n20_s127.INIT=16'h3A00;
  LUT3 n16_s129 (
    .F(n16_197),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n12_19) 
);
defparam n16_s129.INIT=8'h60;
  LUT4 n12_s10 (
    .F(n12_17),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(n12_19) 
);
defparam n12_s10.INIT=16'h4100;
  LUT4 n21_s10 (
    .F(n21_22),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n21_s10.INIT=16'h9009;
  LUT3 n12_s11 (
    .F(n12_19),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(n21_22) 
);
defparam n12_s11.INIT=8'h90;
  DFFRE o_DATA_44_s0 (
    .Q(cyc19c_logsin_data[44]),
    .D(n7_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_43_s0 (
    .Q(cyc19c_logsin_data[43]),
    .D(n8_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_42_s0 (
    .Q(cyc19c_logsin_data[42]),
    .D(n9_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_41_s0 (
    .Q(cyc19c_logsin_data[41]),
    .D(n10_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_40_s0 (
    .Q(cyc19c_logsin_data[40]),
    .D(n11_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_39_s0 (
    .Q(cyc19c_logsin_data[39]),
    .D(n12_17),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_38_s0 (
    .Q(cyc19c_logsin_data[38]),
    .D(n13_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_37_s0 (
    .Q(cyc19c_logsin_data[37]),
    .D(n14_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_36_s0 (
    .Q(cyc19c_logsin_data[36]),
    .D(n15_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_35_s0 (
    .Q(cyc19c_logsin_data[35]),
    .D(n16_197),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_34_s0 (
    .Q(cyc19c_logsin_data[34]),
    .D(n17_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_33_s0 (
    .Q(cyc19c_logsin_data[33]),
    .D(n18_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_32_s0 (
    .Q(cyc19c_logsin_data[32]),
    .D(n19_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_31_s0 (
    .Q(cyc19c_logsin_data[31]),
    .D(n20_193),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_30_s0 (
    .Q(cyc19c_logsin_data[30]),
    .D(n21_22),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_29_s0 (
    .Q(cyc19c_logsin_data[29]),
    .D(n22_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_28_s0 (
    .Q(cyc19c_logsin_data[28]),
    .D(n23_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_27_s0 (
    .Q(cyc19c_logsin_data[27]),
    .D(n24_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_26_s0 (
    .Q(cyc19c_logsin_data[26]),
    .D(n25_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_25_s0 (
    .Q(cyc19c_logsin_data[25]),
    .D(n26_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_24_s0 (
    .Q(cyc19c_logsin_data[24]),
    .D(n27_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_23_s0 (
    .Q(cyc19c_logsin_data[23]),
    .D(n28_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_22_s0 (
    .Q(cyc19c_logsin_data[22]),
    .D(n29_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_21_s0 (
    .Q(cyc19c_logsin_data[21]),
    .D(n30_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_20_s0 (
    .Q(cyc19c_logsin_data[20]),
    .D(n31_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_19_s0 (
    .Q(cyc19c_logsin_data[19]),
    .D(n32_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_18_s0 (
    .Q(cyc19c_logsin_data[18]),
    .D(n33_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_17_s0 (
    .Q(cyc19c_logsin_data[17]),
    .D(n34_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_16_s0 (
    .Q(cyc19c_logsin_data[16]),
    .D(n35_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_15_s0 (
    .Q(cyc19c_logsin_data[15]),
    .D(n36_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_14_s0 (
    .Q(cyc19c_logsin_data[14]),
    .D(n37_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_13_s0 (
    .Q(cyc19c_logsin_data[13]),
    .D(n38_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_12_s0 (
    .Q(cyc19c_logsin_data[12]),
    .D(n39_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_11_s0 (
    .Q(cyc19c_logsin_data[11]),
    .D(n40_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_10_s0 (
    .Q(cyc19c_logsin_data[10]),
    .D(n41_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_9_s0 (
    .Q(cyc19c_logsin_data[9]),
    .D(n42_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_8_s0 (
    .Q(cyc19c_logsin_data[8]),
    .D(n43_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_7_s0 (
    .Q(cyc19c_logsin_data[7]),
    .D(n44_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_6_s0 (
    .Q(cyc19c_logsin_data[6]),
    .D(n45_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_5_s0 (
    .Q(cyc19c_logsin_data[5]),
    .D(n46_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_4_s0 (
    .Q(cyc19c_logsin_data[4]),
    .D(n47_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_3_s0 (
    .Q(cyc19c_logsin_data[3]),
    .D(n48_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_2_s0 (
    .Q(cyc19c_logsin_data[2]),
    .D(n49_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_1_s0 (
    .Q(cyc19c_logsin_data[1]),
    .D(n50_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_0_s0 (
    .Q(cyc19c_logsin_data[0]),
    .D(n51_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_45_s0 (
    .Q(cyc19c_logsin_data[45]),
    .D(n6_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n7_s33 (
    .O(n7_41),
    .I0(n7_39),
    .I1(n7_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n9_s33 (
    .O(n9_41),
    .I0(n9_39),
    .I1(n9_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n13_s33 (
    .O(n13_41),
    .I0(n13_39),
    .I1(n13_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n17_s33 (
    .O(n17_41),
    .I0(n17_39),
    .I1(n17_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n31_s33 (
    .O(n31_41),
    .I0(n31_39),
    .I1(n31_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n36_s33 (
    .O(n36_41),
    .I0(n36_39),
    .I1(n36_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n38_s33 (
    .O(n38_41),
    .I0(n38_39),
    .I1(n38_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n43_s33 (
    .O(n43_41),
    .I0(n43_39),
    .I1(n43_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n45_s33 (
    .O(n45_41),
    .I0(n45_39),
    .I1(n45_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n46_s33 (
    .O(n46_41),
    .I0(n46_39),
    .I1(n46_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n50_s33 (
    .O(n50_41),
    .I0(n50_39),
    .I1(n50_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n51_s33 (
    .O(n51_41),
    .I0(n51_39),
    .I1(n51_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_logsinrom */
module IKAOPLL_exprom (
  clk_14m_d,
  m_nc_sel_z_6,
  cyc20c_lswave_saturated,
  cyc19r_lswave_raw,
  cyc20c_lswave_attenuated_4_2,
  cyc20c_lswave_attenuated_5_2,
  cyc20c_lswave_attenuated_12_6,
  cyc20c_exp_data_0,
  cyc20c_exp_data_1,
  cyc20c_exp_data_2,
  cyc20c_exp_data_3,
  cyc20c_exp_data_4,
  cyc20c_exp_data_6,
  cyc20c_exp_data_7,
  cyc20c_exp_data_8,
  cyc20c_exp_data_9,
  cyc20c_exp_data_10,
  cyc20c_exp_data_11,
  cyc20c_exp_data_12,
  cyc20c_exp_data_13,
  cyc20c_exp_data_14,
  cyc20c_exp_data_15,
  cyc20c_exp_data_16,
  cyc20c_exp_data_17,
  cyc20c_exp_data_18,
  cyc20c_exp_data_19,
  cyc20c_exp_data_20,
  cyc20c_exp_data_23,
  cyc20c_exp_data_24,
  cyc20c_exp_data_25,
  cyc20c_exp_data_26,
  cyc20c_exp_data_27,
  cyc20c_exp_data_28,
  cyc20c_exp_data_29,
  cyc20c_exp_data_30,
  cyc20c_exp_data_31,
  cyc20c_exp_data_32,
  cyc20c_exp_data_33,
  cyc20c_exp_data_34,
  cyc20c_exp_data_35,
  cyc20c_exp_data_36,
  cyc20c_exp_data_37,
  cyc20c_exp_data_38,
  cyc20c_exp_data_39,
  cyc20c_exp_data_40,
  cyc20c_exp_data_41,
  cyc20c_exp_data_42,
  cyc20c_exp_data_43,
  cyc20c_exp_data_44,
  cyc20c_exp_data_45,
  cyc20c_exp_data_46
)
;
input clk_14m_d;
input m_nc_sel_z_6;
input [5:1] cyc20c_lswave_saturated;
input [3:1] cyc19r_lswave_raw;
input cyc20c_lswave_attenuated_4_2;
input cyc20c_lswave_attenuated_5_2;
input cyc20c_lswave_attenuated_12_6;
output cyc20c_exp_data_0;
output cyc20c_exp_data_1;
output cyc20c_exp_data_2;
output cyc20c_exp_data_3;
output cyc20c_exp_data_4;
output cyc20c_exp_data_6;
output cyc20c_exp_data_7;
output cyc20c_exp_data_8;
output cyc20c_exp_data_9;
output cyc20c_exp_data_10;
output cyc20c_exp_data_11;
output cyc20c_exp_data_12;
output cyc20c_exp_data_13;
output cyc20c_exp_data_14;
output cyc20c_exp_data_15;
output cyc20c_exp_data_16;
output cyc20c_exp_data_17;
output cyc20c_exp_data_18;
output cyc20c_exp_data_19;
output cyc20c_exp_data_20;
output cyc20c_exp_data_23;
output cyc20c_exp_data_24;
output cyc20c_exp_data_25;
output cyc20c_exp_data_26;
output cyc20c_exp_data_27;
output cyc20c_exp_data_28;
output cyc20c_exp_data_29;
output cyc20c_exp_data_30;
output cyc20c_exp_data_31;
output cyc20c_exp_data_32;
output cyc20c_exp_data_33;
output cyc20c_exp_data_34;
output cyc20c_exp_data_35;
output cyc20c_exp_data_36;
output cyc20c_exp_data_37;
output cyc20c_exp_data_38;
output cyc20c_exp_data_39;
output cyc20c_exp_data_40;
output cyc20c_exp_data_41;
output cyc20c_exp_data_42;
output cyc20c_exp_data_43;
output cyc20c_exp_data_44;
output cyc20c_exp_data_45;
output cyc20c_exp_data_46;
wire n6_39;
wire n6_40;
wire n8_39;
wire n8_40;
wire n9_21;
wire n10_39;
wire n10_40;
wire n11_39;
wire n11_40;
wire n12_39;
wire n12_40;
wire n13_21;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n16_39;
wire n16_40;
wire n17_21;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n20_39;
wire n20_40;
wire n21_39;
wire n21_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n37_39;
wire n37_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n44_39;
wire n44_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_21;
wire n43_188;
wire n43_189;
wire n46_194;
wire n36_196;
wire n46_196;
wire n7_20;
wire n31_13;
wire n6_41;
wire n8_41;
wire n10_41;
wire n11_41;
wire n12_41;
wire n14_41;
wire n15_41;
wire n16_41;
wire n18_41;
wire n19_41;
wire n20_41;
wire n21_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n37_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n44_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n38_11;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s36.INIT=16'hF800;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s37.INIT=16'hFFFF;
  LUT4 n8_s36 (
    .F(n8_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s36.INIT=16'h07FF;
  LUT4 n8_s37 (
    .F(n8_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s37.INIT=16'h0000;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n9_s16.INIT=16'hFFE0;
  LUT4 n10_s36 (
    .F(n10_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s36.INIT=16'h00FF;
  LUT4 n10_s37 (
    .F(n10_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s37.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s36.INIT=16'h07FF;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s37.INIT=16'hFC00;
  LUT4 n12_s36 (
    .F(n12_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s36.INIT=16'h03FF;
  LUT4 n12_s37 (
    .F(n12_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s37.INIT=16'hF800;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n13_s16.INIT=16'hF800;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s36.INIT=16'hC0FE;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s37.INIT=16'hF81F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s36.INIT=16'h07F8;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s37.INIT=16'h03F8;
  LUT4 n16_s36 (
    .F(n16_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s36.INIT=16'h03FF;
  LUT4 n16_s37 (
    .F(n16_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s37.INIT=16'h07F8;
  LUT4 n17_s16 (
    .F(n17_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n17_s16.INIT=16'h07C0;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s36.INIT=16'h38F1;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s37.INIT=16'hC71E;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s36.INIT=16'h8787;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s37.INIT=16'hC387;
  LUT4 n20_s36 (
    .F(n20_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s36.INIT=16'hC3E0;
  LUT4 n20_s37 (
    .F(n20_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s37.INIT=16'h8787;
  LUT4 n21_s36 (
    .F(n21_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s36.INIT=16'h0FC0;
  LUT4 n21_s37 (
    .F(n21_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s37.INIT=16'hF83E;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s36.INIT=16'h26C9;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s37.INIT=16'hB6D9;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s36.INIT=16'h6666;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s37.INIT=16'hB366;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s36.INIT=16'h3398;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s37.INIT=16'h6667;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s36.INIT=16'hCE38;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s37.INIT=16'hC631;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s36.INIT=16'hB4A5;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s37.INIT=16'h6DB4;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s36.INIT=16'h5555;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s37.INIT=16'h6AD5;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s36.INIT=16'hAB56;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s37.INIT=16'h5554;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s36.INIT=16'h2DA4;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s37.INIT=16'hB5AD;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s36.INIT=16'h0832;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s37.INIT=16'hBFF7;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s36.INIT=16'h998E;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s37.INIT=16'hB6D9;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s36.INIT=16'h0000;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s37.INIT=16'h387E;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s36.INIT=16'h1E1C;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s37.INIT=16'h007E;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s36.INIT=16'h9932;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s37.INIT=16'h6319;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s36.INIT=16'hF7CD;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s37.INIT=16'h4008;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s36.INIT=16'h5549;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s37.INIT=16'h64B5;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s36.INIT=16'hE000;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s37.INIT=16'h2671;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s36.INIT=16'h666D;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s37.INIT=16'h078E;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s36.INIT=16'hAA56;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s37.INIT=16'hA56A;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s36.INIT=16'h1200;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s37.INIT=16'h3FC5;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s36.INIT=16'h00E4;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s37.INIT=16'hAD98;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s36.INIT=16'h9C00;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s37.INIT=16'h9569;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s36.INIT=16'hA2A4;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s37.INIT=16'h7992;
  LUT4 n50_s16 (
    .F(n50_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n50_s16.INIT=16'hA7F2;
  LUT4 n43_s124 (
    .F(n43_188),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[4]),
    .I2(cyc20c_lswave_saturated[5]),
    .I3(n43_189) 
);
defparam n43_s124.INIT=16'hED3F;
  LUT4 n43_s125 (
    .F(n43_189),
    .I0(cyc20c_lswave_saturated[4]),
    .I1(cyc20c_lswave_saturated[1]),
    .I2(cyc20c_lswave_saturated[2]),
    .I3(cyc20c_lswave_saturated[3]) 
);
defparam n43_s125.INIT=16'hA83E;
  LUT4 n46_s128 (
    .F(n46_194),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(cyc20c_lswave_attenuated_4_2),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n46_s128.INIT=16'h6FF7;
  LUT3 n36_s129 (
    .F(n36_196),
    .I0(n43_188),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n36_s129.INIT=8'h01;
  LUT3 n46_s129 (
    .F(n46_196),
    .I0(n46_194),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[1]) 
);
defparam n46_s129.INIT=8'hFE;
  LUT4 n7_s8 (
    .F(n7_20),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n7_s8.INIT=16'h111F;
  LUT4 n31_s6 (
    .F(n31_13),
    .I0(cyc20c_lswave_attenuated_5_2),
    .I1(n46_194),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n31_s6.INIT=16'h0001;
  DFFRE o_DATA_46_s0 (
    .Q(cyc20c_exp_data_46),
    .D(n6_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_45_s0 (
    .Q(cyc20c_exp_data_45),
    .D(n7_20),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_44_s0 (
    .Q(cyc20c_exp_data_44),
    .D(n8_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_43_s0 (
    .Q(cyc20c_exp_data_43),
    .D(n9_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_42_s0 (
    .Q(cyc20c_exp_data_42),
    .D(n10_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_41_s0 (
    .Q(cyc20c_exp_data_41),
    .D(n11_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_40_s0 (
    .Q(cyc20c_exp_data_40),
    .D(n12_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_39_s0 (
    .Q(cyc20c_exp_data_39),
    .D(n13_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_38_s0 (
    .Q(cyc20c_exp_data_38),
    .D(n14_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_37_s0 (
    .Q(cyc20c_exp_data_37),
    .D(n15_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_36_s0 (
    .Q(cyc20c_exp_data_36),
    .D(n16_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_35_s0 (
    .Q(cyc20c_exp_data_35),
    .D(n17_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_34_s0 (
    .Q(cyc20c_exp_data_34),
    .D(n18_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_33_s0 (
    .Q(cyc20c_exp_data_33),
    .D(n19_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_32_s0 (
    .Q(cyc20c_exp_data_32),
    .D(n20_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_31_s0 (
    .Q(cyc20c_exp_data_31),
    .D(n21_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_30_s0 (
    .Q(cyc20c_exp_data_30),
    .D(n22_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_29_s0 (
    .Q(cyc20c_exp_data_29),
    .D(n23_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_28_s0 (
    .Q(cyc20c_exp_data_28),
    .D(n24_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_27_s0 (
    .Q(cyc20c_exp_data_27),
    .D(n25_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_26_s0 (
    .Q(cyc20c_exp_data_26),
    .D(n26_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_25_s0 (
    .Q(cyc20c_exp_data_25),
    .D(n27_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_24_s0 (
    .Q(cyc20c_exp_data_24),
    .D(n28_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_23_s0 (
    .Q(cyc20c_exp_data_23),
    .D(n29_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_20_s0 (
    .Q(cyc20c_exp_data_20),
    .D(n30_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_19_s0 (
    .Q(cyc20c_exp_data_19),
    .D(n31_13),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_18_s0 (
    .Q(cyc20c_exp_data_18),
    .D(n32_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_17_s0 (
    .Q(cyc20c_exp_data_17),
    .D(n33_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_16_s0 (
    .Q(cyc20c_exp_data_16),
    .D(n34_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_15_s0 (
    .Q(cyc20c_exp_data_15),
    .D(n35_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_14_s0 (
    .Q(cyc20c_exp_data_14),
    .D(n36_196),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_13_s0 (
    .Q(cyc20c_exp_data_13),
    .D(n37_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_12_s0 (
    .Q(cyc20c_exp_data_12),
    .D(n38_11),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_11_s0 (
    .Q(cyc20c_exp_data_11),
    .D(n39_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_10_s0 (
    .Q(cyc20c_exp_data_10),
    .D(n40_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_9_s0 (
    .Q(cyc20c_exp_data_9),
    .D(n41_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_8_s0 (
    .Q(cyc20c_exp_data_8),
    .D(n42_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_7_s0 (
    .Q(cyc20c_exp_data_7),
    .D(n43_188),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_6_s0 (
    .Q(cyc20c_exp_data_6),
    .D(n44_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_4_s0 (
    .Q(cyc20c_exp_data_4),
    .D(n46_196),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_3_s0 (
    .Q(cyc20c_exp_data_3),
    .D(n47_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_2_s0 (
    .Q(cyc20c_exp_data_2),
    .D(n48_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_1_s0 (
    .Q(cyc20c_exp_data_1),
    .D(n49_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_0_s0 (
    .Q(cyc20c_exp_data_0),
    .D(n50_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n8_s33 (
    .O(n8_41),
    .I0(n8_39),
    .I1(n8_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n10_s33 (
    .O(n10_41),
    .I0(n10_39),
    .I1(n10_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n12_s33 (
    .O(n12_41),
    .I0(n12_39),
    .I1(n12_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n16_s33 (
    .O(n16_41),
    .I0(n16_39),
    .I1(n16_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n20_s33 (
    .O(n20_41),
    .I0(n20_39),
    .I1(n20_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n21_s33 (
    .O(n21_41),
    .I0(n21_39),
    .I1(n21_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  INV n38_s5 (
    .O(n38_11),
    .I(n31_13) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_exprom */
module IKAOPLL_sr_10 (
  n525_3,
  clk_14m_d,
  n426_6,
  n86_4,
  n526_3,
  n527_3,
  n528_3,
  n529_3,
  n530_3,
  n531_3,
  n532_3,
  n533_3,
  n534_3,
  n535_3,
  n524_5,
  cyc21c_mod_z_tap6,
  cyc21c_mod_z_tap9
)
;
input n525_3;
input clk_14m_d;
input n426_6;
input n86_4;
input n526_3;
input n527_3;
input n528_3;
input n529_3;
input n530_3;
input n531_3;
input n532_3;
input n533_3;
input n534_3;
input n535_3;
input n524_5;
output [11:0] cyc21c_mod_z_tap6;
output [11:0] cyc21c_mod_z_tap9;
wire [11:0] \sr[0] ;
wire [11:0] \sr[1] ;
wire [11:0] \sr[2] ;
wire [11:0] \sr[3] ;
wire [11:0] \sr[4] ;
wire [11:0] \sr[6] ;
wire [11:0] \sr[7] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n525_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n526_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n527_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n528_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n529_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n530_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n531_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n532_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n533_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n534_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n535_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[1]_11_s0  (
    .Q(\sr[1] [11]),
    .D(\sr[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_10_s0  (
    .Q(\sr[1] [10]),
    .D(\sr[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_9_s0  (
    .Q(\sr[1] [9]),
    .D(\sr[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_11_s0  (
    .Q(\sr[2] [11]),
    .D(\sr[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_10_s0  (
    .Q(\sr[2] [10]),
    .D(\sr[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_9_s0  (
    .Q(\sr[2] [9]),
    .D(\sr[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_11_s0  (
    .Q(\sr[3] [11]),
    .D(\sr[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_10_s0  (
    .Q(\sr[3] [10]),
    .D(\sr[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_9_s0  (
    .Q(\sr[3] [9]),
    .D(\sr[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_11_s0  (
    .Q(\sr[4] [11]),
    .D(\sr[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_10_s0  (
    .Q(\sr[4] [10]),
    .D(\sr[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_9_s0  (
    .Q(\sr[4] [9]),
    .D(\sr[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(\sr[4] [8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(\sr[4] [7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_11_s0  (
    .Q(cyc21c_mod_z_tap6[11]),
    .D(\sr[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_10_s0  (
    .Q(cyc21c_mod_z_tap6[10]),
    .D(\sr[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_9_s0  (
    .Q(cyc21c_mod_z_tap6[9]),
    .D(\sr[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_8_s0  (
    .Q(cyc21c_mod_z_tap6[8]),
    .D(\sr[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(cyc21c_mod_z_tap6[7]),
    .D(\sr[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(cyc21c_mod_z_tap6[6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(cyc21c_mod_z_tap6[5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(cyc21c_mod_z_tap6[4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(cyc21c_mod_z_tap6[3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(cyc21c_mod_z_tap6[2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(cyc21c_mod_z_tap6[1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(cyc21c_mod_z_tap6[0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_11_s0  (
    .Q(\sr[6] [11]),
    .D(cyc21c_mod_z_tap6[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_10_s0  (
    .Q(\sr[6] [10]),
    .D(cyc21c_mod_z_tap6[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_9_s0  (
    .Q(\sr[6] [9]),
    .D(cyc21c_mod_z_tap6[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_8_s0  (
    .Q(\sr[6] [8]),
    .D(cyc21c_mod_z_tap6[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(cyc21c_mod_z_tap6[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(cyc21c_mod_z_tap6[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(cyc21c_mod_z_tap6[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(cyc21c_mod_z_tap6[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(cyc21c_mod_z_tap6[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(cyc21c_mod_z_tap6[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(cyc21c_mod_z_tap6[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(cyc21c_mod_z_tap6[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_11_s0  (
    .Q(\sr[7] [11]),
    .D(\sr[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_10_s0  (
    .Q(\sr[7] [10]),
    .D(\sr[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_9_s0  (
    .Q(\sr[7] [9]),
    .D(\sr[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_8_s0  (
    .Q(\sr[7] [8]),
    .D(\sr[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(\sr[7] [7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_11_s0  (
    .Q(cyc21c_mod_z_tap9[11]),
    .D(\sr[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_10_s0  (
    .Q(cyc21c_mod_z_tap9[10]),
    .D(\sr[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_9_s0  (
    .Q(cyc21c_mod_z_tap9[9]),
    .D(\sr[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_8_s0  (
    .Q(cyc21c_mod_z_tap9[8]),
    .D(\sr[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(cyc21c_mod_z_tap9[7]),
    .D(\sr[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(cyc21c_mod_z_tap9[6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(cyc21c_mod_z_tap9[5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(cyc21c_mod_z_tap9[4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(cyc21c_mod_z_tap9[3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(cyc21c_mod_z_tap9[2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(cyc21c_mod_z_tap9[1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(cyc21c_mod_z_tap9[0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n524_5),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_10 */
module IKAOPLL_sr_11 (
  n597_3,
  clk_14m_d,
  n426_6,
  n86_4,
  n598_3,
  n599_3,
  n600_3,
  n601_3,
  n602_3,
  n603_3,
  n604_3,
  n605_3,
  n606_3,
  n607_3,
  n596_3,
  cyc21c_mod_zz_tap6,
  cyc21c_mod_zz_tap9
)
;
input n597_3;
input clk_14m_d;
input n426_6;
input n86_4;
input n598_3;
input n599_3;
input n600_3;
input n601_3;
input n602_3;
input n603_3;
input n604_3;
input n605_3;
input n606_3;
input n607_3;
input n596_3;
output [11:0] cyc21c_mod_zz_tap6;
output [11:0] cyc21c_mod_zz_tap9;
wire [11:0] \sr[0] ;
wire [11:0] \sr[1] ;
wire [11:0] \sr[2] ;
wire [11:0] \sr[3] ;
wire [11:0] \sr[4] ;
wire [11:0] \sr[6] ;
wire [11:0] \sr[7] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n597_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n598_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n599_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n600_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n601_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n602_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n603_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n604_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n605_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n606_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n607_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[1]_11_s0  (
    .Q(\sr[1] [11]),
    .D(\sr[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_10_s0  (
    .Q(\sr[1] [10]),
    .D(\sr[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_9_s0  (
    .Q(\sr[1] [9]),
    .D(\sr[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_11_s0  (
    .Q(\sr[2] [11]),
    .D(\sr[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_10_s0  (
    .Q(\sr[2] [10]),
    .D(\sr[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_9_s0  (
    .Q(\sr[2] [9]),
    .D(\sr[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_11_s0  (
    .Q(\sr[3] [11]),
    .D(\sr[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_10_s0  (
    .Q(\sr[3] [10]),
    .D(\sr[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_9_s0  (
    .Q(\sr[3] [9]),
    .D(\sr[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_11_s0  (
    .Q(\sr[4] [11]),
    .D(\sr[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_10_s0  (
    .Q(\sr[4] [10]),
    .D(\sr[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_9_s0  (
    .Q(\sr[4] [9]),
    .D(\sr[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(\sr[4] [8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(\sr[4] [7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_11_s0  (
    .Q(cyc21c_mod_zz_tap6[11]),
    .D(\sr[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_10_s0  (
    .Q(cyc21c_mod_zz_tap6[10]),
    .D(\sr[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_9_s0  (
    .Q(cyc21c_mod_zz_tap6[9]),
    .D(\sr[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_8_s0  (
    .Q(cyc21c_mod_zz_tap6[8]),
    .D(\sr[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(cyc21c_mod_zz_tap6[7]),
    .D(\sr[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(cyc21c_mod_zz_tap6[6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(cyc21c_mod_zz_tap6[5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(cyc21c_mod_zz_tap6[4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(cyc21c_mod_zz_tap6[3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(cyc21c_mod_zz_tap6[2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(cyc21c_mod_zz_tap6[1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(cyc21c_mod_zz_tap6[0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_11_s0  (
    .Q(\sr[6] [11]),
    .D(cyc21c_mod_zz_tap6[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_10_s0  (
    .Q(\sr[6] [10]),
    .D(cyc21c_mod_zz_tap6[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_9_s0  (
    .Q(\sr[6] [9]),
    .D(cyc21c_mod_zz_tap6[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_8_s0  (
    .Q(\sr[6] [8]),
    .D(cyc21c_mod_zz_tap6[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(cyc21c_mod_zz_tap6[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(cyc21c_mod_zz_tap6[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(cyc21c_mod_zz_tap6[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(cyc21c_mod_zz_tap6[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(cyc21c_mod_zz_tap6[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(cyc21c_mod_zz_tap6[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(cyc21c_mod_zz_tap6[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(cyc21c_mod_zz_tap6[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_11_s0  (
    .Q(\sr[7] [11]),
    .D(\sr[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_10_s0  (
    .Q(\sr[7] [10]),
    .D(\sr[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_9_s0  (
    .Q(\sr[7] [9]),
    .D(\sr[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_8_s0  (
    .Q(\sr[7] [8]),
    .D(\sr[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(\sr[7] [7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_11_s0  (
    .Q(cyc21c_mod_zz_tap9[11]),
    .D(\sr[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_10_s0  (
    .Q(cyc21c_mod_zz_tap9[10]),
    .D(\sr[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_9_s0  (
    .Q(cyc21c_mod_zz_tap9[9]),
    .D(\sr[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_8_s0  (
    .Q(cyc21c_mod_zz_tap9[8]),
    .D(\sr[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(cyc21c_mod_zz_tap9[7]),
    .D(\sr[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(cyc21c_mod_zz_tap9[6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(cyc21c_mod_zz_tap9[5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(cyc21c_mod_zz_tap9[4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(cyc21c_mod_zz_tap9[3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(cyc21c_mod_zz_tap9[2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(cyc21c_mod_zz_tap9[1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(cyc21c_mod_zz_tap9[0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n596_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_11 */
module IKAOPLL_op (
  dm,
  clk_14m_d,
  n86_4,
  op_attnlv_max,
  inhibit_fdbk,
  dc,
  n392_4,
  hh_tt_sel,
  m_nc_sel_z_6,
  n426_6,
  fb,
  op_phase,
  op_attnlv,
  dac_opdata_4_3,
  dac_opdata_4_4,
  dac_opdata_3_4,
  n525_4,
  dac_opdata_5_5,
  dac_opdata_2_4,
  dac_opdata_2_5,
  dac_opdata_1_4,
  n526_6,
  dac_opdata_3_8,
  cyc20r_fpwave_exponent,
  dac_opdata
)
;
input dm;
input clk_14m_d;
input n86_4;
input op_attnlv_max;
input inhibit_fdbk;
input dc;
input n392_4;
input hh_tt_sel;
input m_nc_sel_z_6;
input n426_6;
input [2:0] fb;
input [9:0] op_phase;
input [6:0] op_attnlv;
output dac_opdata_4_3;
output dac_opdata_4_4;
output dac_opdata_3_4;
output n525_4;
output dac_opdata_5_5;
output dac_opdata_2_4;
output dac_opdata_2_5;
output dac_opdata_1_4;
output n526_6;
output dac_opdata_3_8;
output [2:2] cyc20r_fpwave_exponent;
output [5:0] dac_opdata;
wire n525_3;
wire n526_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire cyc20c_lswave_saturated_11_6;
wire dac_opdata_5_3;
wire dac_opdata_5_4;
wire dac_opdata_2_3;
wire dac_opdata_1_3;
wire dac_opdata_0_3;
wire dac_opdata_0_4;
wire cyc21c_intwave_flipped_2_4;
wire cyc21c_intwave_flipped_1_4;
wire cyc21c_intwave_flipped_0_4;
wire cyc19c_logsin_op1_1_12;
wire cyc19c_logsin_op1_0_8;
wire cyc20c_exp_op0_8_12;
wire cyc20c_exp_op1_2_8;
wire cyc20c_exp_op1_1_11;
wire cyc20c_exp_op1_0_8;
wire cyc20c_exp_op1_0_9;
wire cyc19c_op_fdbk_8_13;
wire cyc19c_op_fdbk_7_13;
wire cyc19c_op_fdbk_6_13;
wire cyc19c_op_fdbk_5_13;
wire cyc19c_op_fdbk_4_13;
wire cyc19c_op_fdbk_3_13;
wire cyc19c_op_fdbk_2_13;
wire cyc19c_op_fdbk_1_13;
wire cyc19c_op_fdbk_0_8;
wire cyc19c_logsin_op1_2_12;
wire cyc19c_logsin_op1_3_16;
wire dac_opdata_4_5;
wire dac_opdata_3_5;
wire dac_opdata_0_5;
wire cyc21c_intwave_flipped_2_5;
wire cyc21c_intwave_flipped_2_6;
wire cyc21c_intwave_flipped_1_5;
wire cyc21c_intwave_flipped_0_5;
wire n525_5;
wire cyc19c_logsin_op1_0_9;
wire cyc20c_exp_op1_1_12;
wire cyc19c_op_fdbk_9_14;
wire cyc19c_op_fdbk_9_15;
wire cyc19c_op_fdbk_8_14;
wire cyc19c_op_fdbk_7_14;
wire cyc19c_op_fdbk_6_14;
wire cyc19c_op_fdbk_6_15;
wire cyc19c_op_fdbk_5_14;
wire cyc19c_op_fdbk_5_15;
wire cyc19c_op_fdbk_5_16;
wire cyc19c_op_fdbk_4_14;
wire cyc19c_op_fdbk_3_14;
wire cyc19c_op_fdbk_3_15;
wire cyc19c_op_fdbk_3_16;
wire cyc19c_op_fdbk_2_14;
wire cyc19c_op_fdbk_2_15;
wire cyc19c_op_fdbk_1_14;
wire cyc19c_op_fdbk_0_9;
wire cyc19c_op_fdbk_0_10;
wire dac_opdata_4_6;
wire dac_opdata_3_6;
wire dac_opdata_2_6;
wire dac_opdata_1_5;
wire dac_opdata_0_6;
wire cyc21c_intwave_flipped_2_7;
wire cyc21c_intwave_flipped_1_6;
wire cyc21c_intwave_flipped_0_6;
wire cyc19c_op_fdbk_9_16;
wire cyc19c_op_fdbk_8_15;
wire cyc19c_op_fdbk_7_15;
wire cyc19c_op_fdbk_6_16;
wire cyc19c_op_fdbk_6_17;
wire cyc19c_op_fdbk_5_17;
wire cyc19c_op_fdbk_3_17;
wire cyc19c_op_fdbk_2_16;
wire cyc19c_op_fdbk_1_15;
wire cyc19c_op_fdbk_0_11;
wire cyc21c_intwave_flipped_1_7;
wire cyc21c_intwave_flipped_0_7;
wire cyc19c_op_fdbk_9_18;
wire n524_5;
wire cyc20c_exp_op0_7_11;
wire cyc20c_exp_op0_7_13;
wire cyc20c_exp_op0_6_11;
wire cyc20c_exp_op0_6_13;
wire cyc20c_exp_op0_5_11;
wire cyc20c_exp_op0_5_13;
wire cyc20c_exp_op0_4_11;
wire cyc20c_exp_op0_4_13;
wire cyc20c_exp_op0_3_11;
wire cyc20c_exp_op0_3_13;
wire cyc20c_exp_op0_2_11;
wire cyc20c_exp_op0_2_13;
wire cyc20c_exp_op0_1_11;
wire cyc20c_exp_op0_1_13;
wire cyc20c_exp_op0_0_11;
wire cyc20c_exp_op0_0_13;
wire cyc19c_logsin_op1_1_15;
wire cyc19c_logsin_op0_5_15;
wire cyc19c_logsin_op0_6_15;
wire cyc19c_logsin_op0_4_11;
wire cyc19c_logsin_op0_4_13;
wire cyc19c_logsin_op0_3_11;
wire cyc19c_logsin_op0_3_13;
wire cyc19c_logsin_op0_2_11;
wire cyc19c_logsin_op0_2_13;
wire cyc19c_logsin_op0_1_11;
wire cyc19c_logsin_op0_1_13;
wire cyc19c_logsin_op0_0_11;
wire cyc19c_logsin_op0_0_13;
wire cyc18r_dm;
wire cyc19r_lswave_sign;
wire cyc19r_dc;
wire cyc19r_dm;
wire cyc20r_fpwave_sign;
wire cyc20r_dc;
wire cyc20r_dm;
wire cyc20r_attnlv_max;
wire cyc21r_inhibit_fdbk;
wire cyc18r_dc;
wire cyc19c_phase_modded_0_2;
wire cyc19c_phase_modded_1_2;
wire cyc19c_phase_modded_2_2;
wire cyc19c_phase_modded_3_2;
wire cyc19c_phase_modded_4_2;
wire cyc19c_phase_modded_5_2;
wire cyc19c_phase_modded_6_2;
wire cyc19c_phase_modded_7_2;
wire cyc19c_phase_modded_8_2;
wire cyc19c_phase_modded_9_0_COUT;
wire n399_1;
wire n399_2;
wire n398_1;
wire n398_2;
wire n397_1;
wire n397_2;
wire n396_1;
wire n396_2;
wire n395_1;
wire n395_2;
wire n394_1;
wire n394_2;
wire n393_1;
wire n393_2;
wire n392_1;
wire n392_2;
wire n391_1;
wire n391_2;
wire n390_1;
wire n390_0_COUT;
wire cyc21c_modsum_0_2;
wire cyc21c_modsum_1_2;
wire cyc21c_modsum_2_2;
wire cyc21c_modsum_3_2;
wire cyc21c_modsum_4_2;
wire cyc21c_modsum_5_2;
wire cyc21c_modsum_6_2;
wire cyc21c_modsum_7_2;
wire cyc21c_modsum_8_2;
wire cyc21c_modsum_9_2;
wire cyc21c_modsum_10_2;
wire cyc21c_modsum_11_2;
wire cyc21c_modsum_12_0_COUT;
wire n192_2;
wire n192_3;
wire n191_2;
wire n191_3;
wire n190_2;
wire n190_3;
wire n189_2;
wire n189_3;
wire n188_2;
wire n188_3;
wire n187_2;
wire n187_3;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n182_2;
wire n181_6;
wire cyc20c_lswave_attenuated_4_3;
wire cyc20c_lswave_attenuated_5_3;
wire cyc20c_lswave_attenuated_6_3;
wire cyc20c_lswave_attenuated_7_3;
wire cyc20c_lswave_attenuated_8_3;
wire cyc20c_lswave_attenuated_9_3;
wire cyc20c_lswave_attenuated_10_3;
wire cyc20c_lswave_saturated_11_9;
wire cyc20c_lswave_saturated_10_6;
wire cyc20c_lswave_saturated_9_6;
wire cyc20c_lswave_saturated_8_6;
wire [7:1] cyc19c_logsin_addr;
wire [10:0] cyc19c_logsin_op0;
wire [8:0] cyc19c_logsin_op1;
wire [9:0] cyc20c_exp_op0;
wire [2:0] cyc20c_exp_op1;
wire [9:0] cyc19c_op_fdbk;
wire [7:1] cyc20c_lswave_saturated;
wire [2:0] cyc21c_intwave_flipped;
wire [2:0] cyc18r_fb;
wire [11:0] cyc19r_lswave_raw;
wire [9:0] cyc20r_fpwave_mantissa;
wire [3:0] cyc20r_fpwave_exponent_0;
wire [8:0] cyc21r_intwave;
wire [11:0] cyc21r_modsum;
wire [9:0] cyc19c_phase_modded;
wire [12:0] cyc21c_modsum;
wire [12:4] cyc20c_lswave_attenuated;
wire [45:0] cyc19c_logsin_data;
wire [46:0] cyc20c_exp_data;
wire [11:0] cyc21c_mod_z_tap6;
wire [11:0] cyc21c_mod_z_tap9;
wire [11:0] cyc21c_mod_zz_tap6;
wire [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  LUT2 cyc19c_logsin_addr_7_s0 (
    .F(cyc19c_logsin_addr[7]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_addr_7_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_6_s0 (
    .F(cyc19c_logsin_addr[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_addr_6_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_5_s0 (
    .F(cyc19c_logsin_addr[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[5]) 
);
defparam cyc19c_logsin_addr_5_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_4_s0 (
    .F(cyc19c_logsin_addr[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[4]) 
);
defparam cyc19c_logsin_addr_4_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_3_s0 (
    .F(cyc19c_logsin_addr[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[3]) 
);
defparam cyc19c_logsin_addr_3_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_2_s0 (
    .F(cyc19c_logsin_addr[2]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[2]) 
);
defparam cyc19c_logsin_addr_2_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_1_s0 (
    .F(cyc19c_logsin_addr[1]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[1]) 
);
defparam cyc19c_logsin_addr_1_s0.INIT=4'h6;
  LUT4 dac_opdata_5_s (
    .F(dac_opdata[5]),
    .I0(dac_opdata_5_3),
    .I1(dac_opdata_5_4),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_5_s.INIT=16'h070C;
  LUT4 dac_opdata_0_s (
    .F(dac_opdata[0]),
    .I0(dac_opdata_0_3),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(dac_opdata_0_4),
    .I3(dac_opdata_4_3) 
);
defparam dac_opdata_0_s.INIT=16'h7F80;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(cyc21c_mod_z_tap9[10]),
    .I1(dac_opdata_4_3),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam n525_s0.INIT=16'hAA3C;
  LUT4 n526_s0 (
    .F(n526_3),
    .I0(cyc21c_mod_z_tap9[9]),
    .I1(dac_opdata_4_3),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam n526_s0.INIT=16'hAA3C;
  LUT3 n527_s0 (
    .F(n527_3),
    .I0(dac_opdata[5]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n527_s0.INIT=8'hCA;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(dac_opdata[4]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n528_s0.INIT=8'hCA;
  LUT3 n529_s0 (
    .F(n529_3),
    .I0(dac_opdata[3]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n529_s0.INIT=8'hCA;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(dac_opdata[2]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n530_s0.INIT=8'hCA;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(dac_opdata[1]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n531_s0.INIT=8'hCA;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(dac_opdata[0]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n532_s0.INIT=8'hCA;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(cyc21c_intwave_flipped[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n533_s0.INIT=8'hCA;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(cyc21c_intwave_flipped[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n534_s0.INIT=8'hCA;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(cyc21c_intwave_flipped[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n535_s0.INIT=8'hCA;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(cyc21c_mod_zz_tap9[11]),
    .I1(cyc21c_mod_z_tap9[11]),
    .I2(n392_4) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(cyc21c_mod_zz_tap9[10]),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(cyc21c_mod_zz_tap9[9]),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(cyc21c_mod_zz_tap9[8]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(cyc21c_mod_zz_tap9[7]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(cyc21c_mod_zz_tap9[6]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(cyc21c_mod_zz_tap9[5]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(cyc21c_mod_zz_tap9[4]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(cyc21c_mod_zz_tap9[3]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(cyc21c_mod_zz_tap9[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(cyc21c_mod_zz_tap9[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(cyc21c_mod_zz_tap9[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n607_s0.INIT=8'hAC;
  LUT4 cyc19c_logsin_op0_6_s6 (
    .F(cyc19c_logsin_op0[6]),
    .I0(cyc19c_logsin_data[38]),
    .I1(cyc19c_logsin_op0_6_15),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_6_s6.INIT=16'h0AC3;
  LUT4 cyc19c_logsin_op0_5_s6 (
    .F(cyc19c_logsin_op0[5]),
    .I0(cyc19c_logsin_data[34]),
    .I1(cyc19c_logsin_op0_5_15),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_5_s6.INIT=16'h0AC3;
  LUT3 cyc19c_logsin_op1_1_s5 (
    .F(cyc19c_logsin_op1[1]),
    .I0(cyc19c_logsin_op1_1_12),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s5.INIT=8'h41;
  LUT3 cyc19c_logsin_op1_0_s3 (
    .F(cyc19c_logsin_op1[0]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_logsin_op1_0_8) 
);
defparam cyc19c_logsin_op1_0_s3.INIT=8'h09;
  LUT4 cyc20c_exp_op0_8_s5 (
    .F(cyc20c_exp_op0[8]),
    .I0(cyc20c_exp_data[43]),
    .I1(cyc20c_lswave_attenuated[12]),
    .I2(cyc20c_lswave_attenuated[7]),
    .I3(cyc20c_exp_op0_8_12) 
);
defparam cyc20c_exp_op0_8_s5.INIT=16'h0320;
  LUT4 cyc20c_exp_op1_2_s3 (
    .F(cyc20c_exp_op1[2]),
    .I0(cyc20c_lswave_attenuated[7]),
    .I1(cyc20c_exp_op1_2_8),
    .I2(cyc19r_lswave_raw[0]),
    .I3(cyc20c_lswave_attenuated[12]) 
);
defparam cyc20c_exp_op1_2_s3.INIT=16'h000D;
  LUT3 cyc20c_exp_op1_1_s4 (
    .F(cyc20c_exp_op1[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_1_11) 
);
defparam cyc20c_exp_op1_1_s4.INIT=8'h01;
  LUT4 cyc20c_exp_op1_0_s3 (
    .F(cyc20c_exp_op1[0]),
    .I0(cyc20c_exp_op1_0_8),
    .I1(cyc20c_exp_op1_0_9),
    .I2(cyc19r_lswave_raw[0]),
    .I3(cyc20c_lswave_attenuated[12]) 
);
defparam cyc20c_exp_op1_0_s3.INIT=16'h000E;
  LUT2 cyc20c_lswave_saturated_11_s3 (
    .F(cyc20c_lswave_saturated_11_6),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(n86_4) 
);
defparam cyc20c_lswave_saturated_11_s3.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_9_s7 (
    .F(cyc19c_op_fdbk[9]),
    .I0(cyc21r_intwave[8]),
    .I1(cyc19c_op_fdbk_9_18),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_9_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_8_s7 (
    .F(cyc19c_op_fdbk[8]),
    .I0(cyc21r_intwave[7]),
    .I1(cyc19c_op_fdbk_8_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_8_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_7_s7 (
    .F(cyc19c_op_fdbk[7]),
    .I0(cyc21r_intwave[6]),
    .I1(cyc19c_op_fdbk_7_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_7_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_6_s7 (
    .F(cyc19c_op_fdbk[6]),
    .I0(cyc21r_intwave[5]),
    .I1(cyc19c_op_fdbk_6_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_6_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_5_s7 (
    .F(cyc19c_op_fdbk[5]),
    .I0(cyc21r_intwave[4]),
    .I1(cyc19c_op_fdbk_5_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_5_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_4_s7 (
    .F(cyc19c_op_fdbk[4]),
    .I0(cyc21r_intwave[3]),
    .I1(cyc19c_op_fdbk_4_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_4_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_3_s7 (
    .F(cyc19c_op_fdbk[3]),
    .I0(cyc21r_intwave[2]),
    .I1(cyc19c_op_fdbk_3_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_3_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_2_s7 (
    .F(cyc19c_op_fdbk[2]),
    .I0(cyc21r_intwave[1]),
    .I1(cyc19c_op_fdbk_2_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_2_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_1_s7 (
    .F(cyc19c_op_fdbk[1]),
    .I0(cyc21r_intwave[0]),
    .I1(cyc19c_op_fdbk_1_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_1_s7.INIT=16'h0A30;
  LUT3 cyc19c_op_fdbk_0_s2 (
    .F(cyc19c_op_fdbk[0]),
    .I0(cyc21r_inhibit_fdbk),
    .I1(hh_tt_sel),
    .I2(cyc19c_op_fdbk_0_8) 
);
defparam cyc19c_op_fdbk_0_s2.INIT=8'h04;
  LUT4 cyc19c_logsin_op1_2_s5 (
    .F(cyc19c_logsin_op1[2]),
    .I0(cyc19c_logsin_op1_2_12),
    .I1(cyc19c_phase_modded[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_2_s5.INIT=16'h8001;
  LUT2 cyc19c_logsin_op1_3_s7 (
    .F(cyc19c_logsin_op1[3]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[21]) 
);
defparam cyc19c_logsin_op1_3_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_4_s7 (
    .F(cyc19c_logsin_op1[4]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[26]) 
);
defparam cyc19c_logsin_op1_4_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_5_s7 (
    .F(cyc19c_logsin_op1[5]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[31]) 
);
defparam cyc19c_logsin_op1_5_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_6_s7 (
    .F(cyc19c_logsin_op1[6]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[35]) 
);
defparam cyc19c_logsin_op1_6_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_8_s7 (
    .F(cyc19c_logsin_op1[8]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[39]) 
);
defparam cyc19c_logsin_op1_8_s7.INIT=4'h4;
  LUT4 cyc19c_logsin_op0_7_s5 (
    .F(cyc19c_logsin_op0[7]),
    .I0(cyc19c_logsin_data[41]),
    .I1(cyc19c_logsin_data[40]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_7_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_8_s5 (
    .F(cyc19c_logsin_op0[8]),
    .I0(cyc19c_logsin_data[43]),
    .I1(cyc19c_logsin_data[42]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_8_s5.INIT=16'h0A0C;
  LUT2 cyc20c_lswave_saturated_1_s2 (
    .F(cyc20c_lswave_saturated[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[1]) 
);
defparam cyc20c_lswave_saturated_1_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_2_s2 (
    .F(cyc20c_lswave_saturated[2]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[2]) 
);
defparam cyc20c_lswave_saturated_2_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_3_s2 (
    .F(cyc20c_lswave_saturated[3]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam cyc20c_lswave_saturated_3_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_4_s2 (
    .F(cyc20c_lswave_saturated[4]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[4]) 
);
defparam cyc20c_lswave_saturated_4_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_5_s2 (
    .F(cyc20c_lswave_saturated[5]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[5]) 
);
defparam cyc20c_lswave_saturated_5_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_6_s2 (
    .F(cyc20c_lswave_saturated[6]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_lswave_saturated_6_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_7_s2 (
    .F(cyc20c_lswave_saturated[7]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_lswave_saturated_7_s2.INIT=4'h1;
  LUT3 dac_opdata_5_s0 (
    .F(dac_opdata_5_3),
    .I0(cyc20r_dc),
    .I1(cyc20r_dm),
    .I2(n392_4) 
);
defparam dac_opdata_5_s0.INIT=8'h53;
  LUT3 dac_opdata_5_s1 (
    .F(dac_opdata_5_4),
    .I0(dac_opdata_5_5),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_5_s1.INIT=8'h80;
  LUT2 dac_opdata_4_s0 (
    .F(dac_opdata_4_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign) 
);
defparam dac_opdata_4_s0.INIT=4'h4;
  LUT4 dac_opdata_4_s1 (
    .F(dac_opdata_4_4),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(dac_opdata_4_5),
    .I3(dac_opdata_0_4) 
);
defparam dac_opdata_4_s1.INIT=16'h8000;
  LUT4 dac_opdata_3_s1 (
    .F(dac_opdata_3_4),
    .I0(cyc20r_fpwave_exponent_0[1]),
    .I1(cyc20r_fpwave_exponent_0[0]),
    .I2(dac_opdata_3_5),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_3_s1.INIT=16'hF077;
  LUT3 dac_opdata_2_s0 (
    .F(dac_opdata_2_3),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_2_s0.INIT=8'h3A;
  LUT3 dac_opdata_1_s0 (
    .F(dac_opdata_1_3),
    .I0(dac_opdata_5_5),
    .I1(dac_opdata_1_4),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_1_s0.INIT=8'h3A;
  LUT3 dac_opdata_0_s0 (
    .F(dac_opdata_0_3),
    .I0(dac_opdata_4_5),
    .I1(dac_opdata_0_5),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_0_s0.INIT=8'h3A;
  LUT3 dac_opdata_0_s1 (
    .F(dac_opdata_0_4),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max) 
);
defparam dac_opdata_0_s1.INIT=8'h0B;
  LUT4 cyc21c_intwave_flipped_2_s1 (
    .F(cyc21c_intwave_flipped_2_4),
    .I0(dac_opdata_3_5),
    .I1(cyc21c_intwave_flipped_2_5),
    .I2(cyc20r_fpwave_exponent_0[3]),
    .I3(cyc21c_intwave_flipped_2_6) 
);
defparam cyc21c_intwave_flipped_2_s1.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_1_s1 (
    .F(cyc21c_intwave_flipped_1_4),
    .I0(dac_opdata_2_4),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(cyc21c_intwave_flipped_1_5),
    .I3(dac_opdata_0_4) 
);
defparam cyc21c_intwave_flipped_1_s1.INIT=16'hE000;
  LUT4 cyc21c_intwave_flipped_0_s1 (
    .F(cyc21c_intwave_flipped_0_4),
    .I0(dac_opdata_1_4),
    .I1(cyc20r_fpwave_exponent[2]),
    .I2(cyc21c_intwave_flipped_0_5),
    .I3(dac_opdata_0_4) 
);
defparam cyc21c_intwave_flipped_0_s1.INIT=16'hD000;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(cyc20r_fpwave_exponent_0[0]),
    .I1(cyc20r_fpwave_exponent_0[1]),
    .I2(n525_5) 
);
defparam n525_s1.INIT=8'h80;
  LUT4 cyc19c_logsin_op1_1_s6 (
    .F(cyc19c_logsin_op1_1_12),
    .I0(cyc19c_logsin_data[10]),
    .I1(cyc19c_logsin_op1_1_15),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op1_1_s6.INIT=16'hF53C;
  LUT4 cyc19c_logsin_op1_0_s4 (
    .F(cyc19c_logsin_op1_0_8),
    .I0(cyc19c_logsin_data[1]),
    .I1(cyc19c_logsin_data[0]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_op1_0_9) 
);
defparam cyc19c_logsin_op1_0_s4.INIT=16'h03F5;
  LUT4 cyc20c_exp_op0_8_s6 (
    .F(cyc20c_exp_op0_8_12),
    .I0(cyc20c_exp_data[44]),
    .I1(cyc20c_exp_data[45]),
    .I2(cyc20c_lswave_attenuated[7]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_8_s6.INIT=16'hFA0C;
  LUT3 cyc20c_exp_op1_2_s4 (
    .F(cyc20c_exp_op1_2_8),
    .I0(cyc20c_exp_data[20]),
    .I1(cyc20c_exp_data[19]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_2_s4.INIT=8'hCA;
  LUT4 cyc20c_exp_op1_1_s5 (
    .F(cyc20c_exp_op1_1_11),
    .I0(cyc20c_lswave_attenuated[6]),
    .I1(cyc20c_exp_data[14]),
    .I2(cyc20c_exp_op1_1_12),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_1_s5.INIT=16'h0FBB;
  LUT4 cyc20c_exp_op1_0_s4 (
    .F(cyc20c_exp_op1_0_8),
    .I0(cyc20c_exp_data[7]),
    .I1(cyc20c_exp_data[13]),
    .I2(cyc20c_lswave_attenuated[7]),
    .I3(cyc20c_lswave_saturated[6]) 
);
defparam cyc20c_exp_op1_0_s4.INIT=16'hCA00;
  LUT4 cyc20c_exp_op1_0_s5 (
    .F(cyc20c_exp_op1_0_9),
    .I0(cyc20c_exp_data[6]),
    .I1(cyc20c_exp_data[4]),
    .I2(cyc20c_lswave_attenuated[7]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_0_s5.INIT=16'hCA00;
  LUT4 cyc19c_op_fdbk_8_s8 (
    .F(cyc19c_op_fdbk_8_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_9_14),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_8_s8.INIT=16'h2ACF;
  LUT3 cyc19c_op_fdbk_7_s8 (
    .F(cyc19c_op_fdbk_7_13),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_7_14) 
);
defparam cyc19c_op_fdbk_7_s8.INIT=8'hD3;
  LUT3 cyc19c_op_fdbk_6_s8 (
    .F(cyc19c_op_fdbk_6_13),
    .I0(cyc19c_op_fdbk_6_14),
    .I1(cyc19c_op_fdbk_6_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_6_s8.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_5_s8 (
    .F(cyc19c_op_fdbk_5_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc19c_op_fdbk_5_15),
    .I2(cyc19c_op_fdbk_5_16),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_5_s8.INIT=16'hC5FC;
  LUT3 cyc19c_op_fdbk_4_s8 (
    .F(cyc19c_op_fdbk_4_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_4_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_4_s8.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s8 (
    .F(cyc19c_op_fdbk_3_13),
    .I0(cyc19c_op_fdbk_3_14),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_3_16) 
);
defparam cyc19c_op_fdbk_3_s8.INIT=16'hC0AF;
  LUT4 cyc19c_op_fdbk_2_s8 (
    .F(cyc19c_op_fdbk_2_13),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_3_14),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_2_15) 
);
defparam cyc19c_op_fdbk_2_s8.INIT=16'hC0AF;
  LUT3 cyc19c_op_fdbk_1_s8 (
    .F(cyc19c_op_fdbk_1_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc19c_op_fdbk_1_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_1_s8.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_0_s3 (
    .F(cyc19c_op_fdbk_0_8),
    .I0(cyc19c_op_fdbk_0_9),
    .I1(cyc19c_op_fdbk_0_10),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_0_s3.INIT=8'hAC;
  LUT4 cyc19c_logsin_op1_2_s6 (
    .F(cyc19c_logsin_op1_2_12),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_data[16]),
    .I3(cyc19c_logsin_data[15]) 
);
defparam cyc19c_logsin_op1_2_s6.INIT=16'hAC35;
  LUT4 cyc19c_logsin_op1_3_s8 (
    .F(cyc19c_logsin_op1_3_16),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_phase_modded[6]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_3_s8.INIT=16'h7FFE;
  LUT4 dac_opdata_5_s2 (
    .F(dac_opdata_5_5),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_5_s2.INIT=16'hAFC0;
  LUT4 dac_opdata_4_s2 (
    .F(dac_opdata_4_5),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_exponent_0[1]),
    .I2(dac_opdata_4_6),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_4_s2.INIT=16'h0FBB;
  LUT3 dac_opdata_3_s2 (
    .F(dac_opdata_3_5),
    .I0(dac_opdata_4_6),
    .I1(dac_opdata_3_6),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_3_s2.INIT=8'hCA;
  LUT3 dac_opdata_2_s1 (
    .F(dac_opdata_2_4),
    .I0(cyc20r_fpwave_exponent_0[0]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_2_s1.INIT=8'hD0;
  LUT3 dac_opdata_2_s2 (
    .F(dac_opdata_2_5),
    .I0(dac_opdata_3_6),
    .I1(dac_opdata_2_6),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_2_s2.INIT=8'hCA;
  LUT3 dac_opdata_1_s1 (
    .F(dac_opdata_1_4),
    .I0(dac_opdata_2_6),
    .I1(dac_opdata_1_5),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_1_s1.INIT=8'hCA;
  LUT3 dac_opdata_0_s2 (
    .F(dac_opdata_0_5),
    .I0(dac_opdata_1_5),
    .I1(dac_opdata_0_6),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_0_s2.INIT=8'h3A;
  LUT4 cyc21c_intwave_flipped_2_s2 (
    .F(cyc21c_intwave_flipped_2_5),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc21c_intwave_flipped_2_7) 
);
defparam cyc21c_intwave_flipped_2_s2.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_2_s3 (
    .F(cyc21c_intwave_flipped_2_6),
    .I0(cyc20r_fpwave_exponent_0[0]),
    .I1(cyc20r_fpwave_exponent_0[1]),
    .I2(cyc20r_fpwave_exponent_0[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_2_s3.INIT=16'hF70F;
  LUT4 cyc21c_intwave_flipped_1_s2 (
    .F(cyc21c_intwave_flipped_1_5),
    .I0(cyc21c_intwave_flipped_1_6),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent_0[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_1_s2.INIT=16'h5F30;
  LUT4 cyc21c_intwave_flipped_0_s2 (
    .F(cyc21c_intwave_flipped_0_5),
    .I0(cyc21c_intwave_flipped_0_6),
    .I1(dac_opdata_5_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent_0[3]) 
);
defparam cyc21c_intwave_flipped_0_s2.INIT=16'h5FC0;
  LUT3 n525_s2 (
    .F(n525_5),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(dac_opdata_0_4) 
);
defparam n525_s2.INIT=8'h80;
  LUT4 cyc19c_logsin_op1_0_s5 (
    .F(cyc19c_logsin_op1_0_9),
    .I0(cyc19c_logsin_data[2]),
    .I1(cyc19c_logsin_data[3]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_0_s5.INIT=16'hC0AF;
  LUT3 cyc20c_exp_op1_1_s6 (
    .F(cyc20c_exp_op1_1_12),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[12]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_1_s6.INIT=8'hCA;
  LUT2 cyc19c_op_fdbk_9_s9 (
    .F(cyc19c_op_fdbk_9_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_9_s9.INIT=4'h1;
  LUT4 cyc19c_op_fdbk_9_s10 (
    .F(cyc19c_op_fdbk_9_15),
    .I0(cyc19c_op_fdbk_9_16),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s10.INIT=16'hACCC;
  LUT4 cyc19c_op_fdbk_8_s9 (
    .F(cyc19c_op_fdbk_8_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc19c_op_fdbk_8_15),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s9.INIT=16'h0F77;
  LUT3 cyc19c_op_fdbk_7_s9 (
    .F(cyc19c_op_fdbk_7_14),
    .I0(cyc19c_op_fdbk_5_15),
    .I1(cyc19c_op_fdbk_7_15),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_7_s9.INIT=8'h5C;
  LUT4 cyc19c_op_fdbk_6_s9 (
    .F(cyc19c_op_fdbk_6_14),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s9.INIT=16'h533F;
  LUT3 cyc19c_op_fdbk_6_s10 (
    .F(cyc19c_op_fdbk_6_15),
    .I0(cyc19c_op_fdbk_6_16),
    .I1(cyc19c_op_fdbk_6_17),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_6_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_5_s9 (
    .F(cyc19c_op_fdbk_5_14),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc19c_op_fdbk_5_17),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s9.INIT=16'hF077;
  LUT4 cyc19c_op_fdbk_5_s10 (
    .F(cyc19c_op_fdbk_5_15),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_5_s10.INIT=16'hCA00;
  LUT4 cyc19c_op_fdbk_5_s11 (
    .F(cyc19c_op_fdbk_5_16),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_9_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s11.INIT=16'h30EC;
  LUT3 cyc19c_op_fdbk_4_s9 (
    .F(cyc19c_op_fdbk_4_14),
    .I0(cyc19c_op_fdbk_5_17),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_4_s9.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_3_s9 (
    .F(cyc19c_op_fdbk_3_14),
    .I0(cyc21r_modsum[5]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s9.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_3_s10 (
    .F(cyc19c_op_fdbk_3_15),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_3_s11 (
    .F(cyc19c_op_fdbk_3_16),
    .I0(cyc19c_op_fdbk_3_17),
    .I1(cyc19c_op_fdbk_6_16),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_3_s11.INIT=16'h03FA;
  LUT3 cyc19c_op_fdbk_2_s9 (
    .F(cyc19c_op_fdbk_2_14),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s9.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_2_s10 (
    .F(cyc19c_op_fdbk_2_15),
    .I0(cyc19c_op_fdbk_2_16),
    .I1(cyc19c_op_fdbk_6_17),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_2_s10.INIT=16'h03FA;
  LUT3 cyc19c_op_fdbk_1_s9 (
    .F(cyc19c_op_fdbk_1_14),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_1_15),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_1_s9.INIT=8'h3A;
  LUT4 cyc19c_op_fdbk_0_s4 (
    .F(cyc19c_op_fdbk_0_9),
    .I0(cyc21r_modsum[1]),
    .I1(cyc21r_modsum[0]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_0_11) 
);
defparam cyc19c_op_fdbk_0_s4.INIT=16'h5F30;
  LUT4 cyc19c_op_fdbk_0_s5 (
    .F(cyc19c_op_fdbk_0_10),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc19c_op_fdbk_3_15),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s5.INIT=16'hF077;
  LUT3 dac_opdata_4_s3 (
    .F(dac_opdata_4_6),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_4_s3.INIT=8'h53;
  LUT3 dac_opdata_3_s3 (
    .F(dac_opdata_3_6),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_3_s3.INIT=8'h53;
  LUT3 dac_opdata_2_s3 (
    .F(dac_opdata_2_6),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_2_s3.INIT=8'h35;
  LUT3 dac_opdata_1_s2 (
    .F(dac_opdata_1_5),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_1_s2.INIT=8'h35;
  LUT3 dac_opdata_0_s3 (
    .F(dac_opdata_0_6),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_0_s3.INIT=8'hCA;
  LUT4 cyc21c_intwave_flipped_2_s4 (
    .F(cyc21c_intwave_flipped_2_7),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam cyc21c_intwave_flipped_2_s4.INIT=16'hFA0C;
  LUT4 cyc21c_intwave_flipped_1_s3 (
    .F(cyc21c_intwave_flipped_1_6),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[1]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc21c_intwave_flipped_1_7) 
);
defparam cyc21c_intwave_flipped_1_s3.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_0_s3 (
    .F(cyc21c_intwave_flipped_0_6),
    .I0(cyc20r_fpwave_mantissa[1]),
    .I1(cyc20r_fpwave_mantissa[0]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc21c_intwave_flipped_0_7) 
);
defparam cyc21c_intwave_flipped_0_s3.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_9_s11 (
    .F(cyc19c_op_fdbk_9_16),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_9_s11.INIT=16'hAFC0;
  LUT3 cyc19c_op_fdbk_8_s10 (
    .F(cyc19c_op_fdbk_8_15),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_8_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_7_s10 (
    .F(cyc19c_op_fdbk_7_15),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_7_s10.INIT=16'h5F30;
  LUT3 cyc19c_op_fdbk_6_s11 (
    .F(cyc19c_op_fdbk_6_16),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s11.INIT=8'h53;
  LUT3 cyc19c_op_fdbk_6_s12 (
    .F(cyc19c_op_fdbk_6_17),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s12.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_5_s12 (
    .F(cyc19c_op_fdbk_5_17),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s12.INIT=8'h35;
  LUT2 cyc19c_op_fdbk_3_s12 (
    .F(cyc19c_op_fdbk_3_17),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[8]) 
);
defparam cyc19c_op_fdbk_3_s12.INIT=4'h8;
  LUT2 cyc19c_op_fdbk_2_s11 (
    .F(cyc19c_op_fdbk_2_16),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[7]) 
);
defparam cyc19c_op_fdbk_2_s11.INIT=4'h8;
  LUT3 cyc19c_op_fdbk_1_s10 (
    .F(cyc19c_op_fdbk_1_15),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_1_s10.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_0_s6 (
    .F(cyc19c_op_fdbk_0_11),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s6.INIT=16'h03F5;
  LUT4 cyc21c_intwave_flipped_1_s4 (
    .F(cyc21c_intwave_flipped_1_7),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam cyc21c_intwave_flipped_1_s4.INIT=16'hFA0C;
  LUT4 cyc21c_intwave_flipped_0_s4 (
    .F(cyc21c_intwave_flipped_0_7),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam cyc21c_intwave_flipped_0_s4.INIT=16'hFA0C;
  LUT4 cyc19c_op_fdbk_9_s12 (
    .F(cyc19c_op_fdbk_9_18),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_9_15) 
);
defparam cyc19c_op_fdbk_9_s12.INIT=16'hFE00;
  LUT4 n526_s2 (
    .F(n526_6),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(dac_opdata_0_4),
    .I3(dac_opdata_2_4) 
);
defparam n526_s2.INIT=16'h8000;
  LUT4 dac_opdata_3_s4 (
    .F(dac_opdata_3_8),
    .I0(cyc20r_fpwave_exponent_0[3]),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_sign),
    .I3(cyc20r_attnlv_max) 
);
defparam dac_opdata_3_s4.INIT=16'h008A;
  LUT4 cyc20c_exp_op0_9_s6 (
    .F(cyc20c_exp_op0[9]),
    .I0(cyc20c_exp_data[46]),
    .I1(cyc20c_lswave_attenuated[6]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op0_9_s6.INIT=16'h000B;
  LUT4 cyc19c_logsin_op0_10_s9 (
    .F(cyc19c_logsin_op0[10]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[45]) 
);
defparam cyc19c_logsin_op0_10_s9.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_9_s9 (
    .F(cyc19c_logsin_op0[9]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[44]) 
);
defparam cyc19c_logsin_op0_9_s9.INIT=16'h0900;
  LUT4 n524_s1 (
    .F(n524_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_mod_z_tap9[11]),
    .I3(n392_4) 
);
defparam n524_s1.INIT=16'hF044;
  LUT3 cyc21c_intwave_flipped_0_s5 (
    .F(cyc21c_intwave_flipped[0]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_0_4) 
);
defparam cyc21c_intwave_flipped_0_s5.INIT=8'hB4;
  LUT3 cyc21c_intwave_flipped_1_s5 (
    .F(cyc21c_intwave_flipped[1]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_1_4) 
);
defparam cyc21c_intwave_flipped_1_s5.INIT=8'hB4;
  LUT4 cyc21c_intwave_flipped_2_s5 (
    .F(cyc21c_intwave_flipped[2]),
    .I0(cyc21c_intwave_flipped_2_4),
    .I1(dac_opdata_0_4),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam cyc21c_intwave_flipped_2_s5.INIT=16'h8788;
  LUT4 dac_opdata_1_s3 (
    .F(dac_opdata[1]),
    .I0(dac_opdata_1_3),
    .I1(dac_opdata_3_8),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_1_s3.INIT=16'h8788;
  LUT4 dac_opdata_2_s4 (
    .F(dac_opdata[2]),
    .I0(dac_opdata_2_3),
    .I1(dac_opdata_3_8),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_2_s4.INIT=16'h8788;
  LUT4 dac_opdata_3_s5 (
    .F(dac_opdata[3]),
    .I0(dac_opdata_3_8),
    .I1(cyc20r_attnlv_max),
    .I2(cyc20r_fpwave_sign),
    .I3(dac_opdata_3_4) 
);
defparam dac_opdata_3_s5.INIT=16'h309A;
  LUT3 dac_opdata_4_s4 (
    .F(dac_opdata[4]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_4_4) 
);
defparam dac_opdata_4_s4.INIT=8'hB4;
  LUT4 cyc20c_exp_op0_7_s8 (
    .F(cyc20c_exp_op0_7_11),
    .I0(cyc20c_exp_data[39]),
    .I1(cyc20c_exp_data[40]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s9 (
    .F(cyc20c_exp_op0_7_13),
    .I0(cyc20c_exp_data[41]),
    .I1(cyc20c_exp_data[42]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s8 (
    .F(cyc20c_exp_op0_6_11),
    .I0(cyc20c_exp_data[35]),
    .I1(cyc20c_exp_data[36]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s9 (
    .F(cyc20c_exp_op0_6_13),
    .I0(cyc20c_exp_data[37]),
    .I1(cyc20c_exp_data[38]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s8 (
    .F(cyc20c_exp_op0_5_11),
    .I0(cyc20c_exp_data[31]),
    .I1(cyc20c_exp_data[32]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s9 (
    .F(cyc20c_exp_op0_5_13),
    .I0(cyc20c_exp_data[33]),
    .I1(cyc20c_exp_data[34]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s8 (
    .F(cyc20c_exp_op0_4_11),
    .I0(cyc20c_exp_data[27]),
    .I1(cyc20c_exp_data[28]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s9 (
    .F(cyc20c_exp_op0_4_13),
    .I0(cyc20c_exp_data[29]),
    .I1(cyc20c_exp_data[30]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s8 (
    .F(cyc20c_exp_op0_3_11),
    .I0(cyc20c_exp_data[23]),
    .I1(cyc20c_exp_data[24]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s9 (
    .F(cyc20c_exp_op0_3_13),
    .I0(cyc20c_exp_data[25]),
    .I1(cyc20c_exp_data[26]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s8 (
    .F(cyc20c_exp_op0_2_11),
    .I0(cyc20c_exp_data[15]),
    .I1(cyc20c_exp_data[16]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s9 (
    .F(cyc20c_exp_op0_2_13),
    .I0(cyc20c_exp_data[17]),
    .I1(cyc20c_exp_data[18]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s8 (
    .F(cyc20c_exp_op0_1_11),
    .I0(cyc20c_exp_data[8]),
    .I1(cyc20c_exp_data[9]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s9 (
    .F(cyc20c_exp_op0_1_13),
    .I0(cyc20c_exp_data[10]),
    .I1(cyc20c_exp_data[11]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s8 (
    .F(cyc20c_exp_op0_0_11),
    .I0(cyc20c_exp_data[0]),
    .I1(cyc20c_exp_data[1]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s9 (
    .F(cyc20c_exp_op0_0_13),
    .I0(cyc20c_exp_data[2]),
    .I1(cyc20c_exp_data[3]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s9.INIT=16'hAAAC;
  LUT4 cyc19c_logsin_op1_1_s8 (
    .F(cyc19c_logsin_op1_1_15),
    .I0(cyc19c_logsin_data[8]),
    .I1(cyc19c_logsin_data[9]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op1_1_s8.INIT=16'h5CC5;
  LUT4 cyc19c_logsin_op0_5_s8 (
    .F(cyc19c_logsin_op0_5_15),
    .I0(cyc19c_logsin_data[32]),
    .I1(cyc19c_logsin_data[33]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_5_s8.INIT=16'h5CC5;
  LUT4 cyc19c_logsin_op0_6_s8 (
    .F(cyc19c_logsin_op0_6_15),
    .I0(cyc19c_logsin_data[36]),
    .I1(cyc19c_logsin_data[37]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_6_s8.INIT=16'h5CC5;
  LUT4 cyc19c_logsin_op0_4_s8 (
    .F(cyc19c_logsin_op0_4_11),
    .I0(cyc19c_logsin_data[27]),
    .I1(cyc19c_logsin_data[28]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_4_s9 (
    .F(cyc19c_logsin_op0_4_13),
    .I0(cyc19c_logsin_data[29]),
    .I1(cyc19c_logsin_data[30]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s8 (
    .F(cyc19c_logsin_op0_3_11),
    .I0(cyc19c_logsin_data[22]),
    .I1(cyc19c_logsin_data[23]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s9 (
    .F(cyc19c_logsin_op0_3_13),
    .I0(cyc19c_logsin_data[24]),
    .I1(cyc19c_logsin_data[25]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s8 (
    .F(cyc19c_logsin_op0_2_11),
    .I0(cyc19c_logsin_data[17]),
    .I1(cyc19c_logsin_data[18]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s9 (
    .F(cyc19c_logsin_op0_2_13),
    .I0(cyc19c_logsin_data[19]),
    .I1(cyc19c_logsin_data[20]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s8 (
    .F(cyc19c_logsin_op0_1_11),
    .I0(cyc19c_logsin_data[11]),
    .I1(cyc19c_logsin_data[12]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s9 (
    .F(cyc19c_logsin_op0_1_13),
    .I0(cyc19c_logsin_data[13]),
    .I1(cyc19c_logsin_data[14]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s8 (
    .F(cyc19c_logsin_op0_0_11),
    .I0(cyc19c_logsin_data[4]),
    .I1(cyc19c_logsin_data[5]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s9 (
    .F(cyc19c_logsin_op0_0_13),
    .I0(cyc19c_logsin_data[6]),
    .I1(cyc19c_logsin_data[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s9.INIT=16'hACCA;
  DFFRE cyc18r_dm_s0 (
    .Q(cyc18r_dm),
    .D(dm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_fb_2_s0 (
    .Q(cyc18r_fb[2]),
    .D(fb[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_fb_1_s0 (
    .Q(cyc18r_fb[1]),
    .D(fb[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_fb_0_s0 (
    .Q(cyc18r_fb[0]),
    .D(fb[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_11_s0 (
    .Q(cyc19r_lswave_raw[11]),
    .D(n181_6),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_10_s0 (
    .Q(cyc19r_lswave_raw[10]),
    .D(n182_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_9_s0 (
    .Q(cyc19r_lswave_raw[9]),
    .D(n183_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_8_s0 (
    .Q(cyc19r_lswave_raw[8]),
    .D(n184_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_7_s0 (
    .Q(cyc19r_lswave_raw[7]),
    .D(n185_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_6_s0 (
    .Q(cyc19r_lswave_raw[6]),
    .D(n186_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_5_s0 (
    .Q(cyc19r_lswave_raw[5]),
    .D(n187_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_4_s0 (
    .Q(cyc19r_lswave_raw[4]),
    .D(n188_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_3_s0 (
    .Q(cyc19r_lswave_raw[3]),
    .D(n189_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_2_s0 (
    .Q(cyc19r_lswave_raw[2]),
    .D(n190_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_1_s0 (
    .Q(cyc19r_lswave_raw[1]),
    .D(n191_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_0_s0 (
    .Q(cyc19r_lswave_raw[0]),
    .D(n192_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_sign_s0 (
    .Q(cyc19r_lswave_sign),
    .D(cyc19c_phase_modded[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_dc_s0 (
    .Q(cyc19r_dc),
    .D(cyc18r_dc),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_dm_s0 (
    .Q(cyc19r_dm),
    .D(cyc18r_dm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_9_s0 (
    .Q(cyc20r_fpwave_mantissa[9]),
    .D(n390_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_8_s0 (
    .Q(cyc20r_fpwave_mantissa[8]),
    .D(n391_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_7_s0 (
    .Q(cyc20r_fpwave_mantissa[7]),
    .D(n392_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_6_s0 (
    .Q(cyc20r_fpwave_mantissa[6]),
    .D(n393_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_5_s0 (
    .Q(cyc20r_fpwave_mantissa[5]),
    .D(n394_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_4_s0 (
    .Q(cyc20r_fpwave_mantissa[4]),
    .D(n395_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_3_s0 (
    .Q(cyc20r_fpwave_mantissa[3]),
    .D(n396_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_2_s0 (
    .Q(cyc20r_fpwave_mantissa[2]),
    .D(n397_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_1_s0 (
    .Q(cyc20r_fpwave_mantissa[1]),
    .D(n398_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_0_s0 (
    .Q(cyc20r_fpwave_mantissa[0]),
    .D(n399_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_3_s0 (
    .Q(cyc20r_fpwave_exponent_0[3]),
    .D(cyc20c_lswave_saturated_11_9),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_2_s0 (
    .Q(cyc20r_fpwave_exponent[2]),
    .D(cyc20c_lswave_saturated_10_6),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_1_s0 (
    .Q(cyc20r_fpwave_exponent_0[1]),
    .D(cyc20c_lswave_saturated_9_6),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_0_s0 (
    .Q(cyc20r_fpwave_exponent_0[0]),
    .D(cyc20c_lswave_saturated_8_6),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_sign_s0 (
    .Q(cyc20r_fpwave_sign),
    .D(cyc19r_lswave_sign),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_dc_s0 (
    .Q(cyc20r_dc),
    .D(cyc19r_dc),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_dm_s0 (
    .Q(cyc20r_dm),
    .D(cyc19r_dm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_attnlv_max_s0 (
    .Q(cyc20r_attnlv_max),
    .D(op_attnlv_max),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_8_s0 (
    .Q(cyc21r_intwave[8]),
    .D(dac_opdata[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_7_s0 (
    .Q(cyc21r_intwave[7]),
    .D(dac_opdata[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_6_s0 (
    .Q(cyc21r_intwave[6]),
    .D(dac_opdata[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_5_s0 (
    .Q(cyc21r_intwave[5]),
    .D(dac_opdata[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_4_s0 (
    .Q(cyc21r_intwave[4]),
    .D(dac_opdata[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_3_s0 (
    .Q(cyc21r_intwave[3]),
    .D(dac_opdata[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_2_s0 (
    .Q(cyc21r_intwave[2]),
    .D(cyc21c_intwave_flipped[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_1_s0 (
    .Q(cyc21r_intwave[1]),
    .D(cyc21c_intwave_flipped[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_0_s0 (
    .Q(cyc21r_intwave[0]),
    .D(cyc21c_intwave_flipped[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_11_s0 (
    .Q(cyc21r_modsum[11]),
    .D(cyc21c_modsum[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_10_s0 (
    .Q(cyc21r_modsum[10]),
    .D(cyc21c_modsum[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_9_s0 (
    .Q(cyc21r_modsum[9]),
    .D(cyc21c_modsum[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_8_s0 (
    .Q(cyc21r_modsum[8]),
    .D(cyc21c_modsum[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_7_s0 (
    .Q(cyc21r_modsum[7]),
    .D(cyc21c_modsum[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_6_s0 (
    .Q(cyc21r_modsum[6]),
    .D(cyc21c_modsum[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_5_s0 (
    .Q(cyc21r_modsum[5]),
    .D(cyc21c_modsum[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_4_s0 (
    .Q(cyc21r_modsum[4]),
    .D(cyc21c_modsum[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_3_s0 (
    .Q(cyc21r_modsum[3]),
    .D(cyc21c_modsum[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_2_s0 (
    .Q(cyc21r_modsum[2]),
    .D(cyc21c_modsum[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_1_s0 (
    .Q(cyc21r_modsum[1]),
    .D(cyc21c_modsum[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_0_s0 (
    .Q(cyc21r_modsum[0]),
    .D(cyc21c_modsum[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_inhibit_fdbk_s0 (
    .Q(cyc21r_inhibit_fdbk),
    .D(inhibit_fdbk),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_dc_s0 (
    .Q(cyc18r_dc),
    .D(dc),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  ALU cyc19c_phase_modded_0_s (
    .SUM(cyc19c_phase_modded[0]),
    .COUT(cyc19c_phase_modded_0_2),
    .I0(op_phase[0]),
    .I1(cyc19c_op_fdbk[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_phase_modded_0_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_1_s (
    .SUM(cyc19c_phase_modded[1]),
    .COUT(cyc19c_phase_modded_1_2),
    .I0(op_phase[1]),
    .I1(cyc19c_op_fdbk[1]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_0_2) 
);
defparam cyc19c_phase_modded_1_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_2_s (
    .SUM(cyc19c_phase_modded[2]),
    .COUT(cyc19c_phase_modded_2_2),
    .I0(op_phase[2]),
    .I1(cyc19c_op_fdbk[2]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_1_2) 
);
defparam cyc19c_phase_modded_2_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_3_s (
    .SUM(cyc19c_phase_modded[3]),
    .COUT(cyc19c_phase_modded_3_2),
    .I0(op_phase[3]),
    .I1(cyc19c_op_fdbk[3]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_2_2) 
);
defparam cyc19c_phase_modded_3_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_4_s (
    .SUM(cyc19c_phase_modded[4]),
    .COUT(cyc19c_phase_modded_4_2),
    .I0(op_phase[4]),
    .I1(cyc19c_op_fdbk[4]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_3_2) 
);
defparam cyc19c_phase_modded_4_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_5_s (
    .SUM(cyc19c_phase_modded[5]),
    .COUT(cyc19c_phase_modded_5_2),
    .I0(op_phase[5]),
    .I1(cyc19c_op_fdbk[5]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_4_2) 
);
defparam cyc19c_phase_modded_5_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_6_s (
    .SUM(cyc19c_phase_modded[6]),
    .COUT(cyc19c_phase_modded_6_2),
    .I0(op_phase[6]),
    .I1(cyc19c_op_fdbk[6]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_5_2) 
);
defparam cyc19c_phase_modded_6_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_7_s (
    .SUM(cyc19c_phase_modded[7]),
    .COUT(cyc19c_phase_modded_7_2),
    .I0(op_phase[7]),
    .I1(cyc19c_op_fdbk[7]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_6_2) 
);
defparam cyc19c_phase_modded_7_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_8_s (
    .SUM(cyc19c_phase_modded[8]),
    .COUT(cyc19c_phase_modded_8_2),
    .I0(op_phase[8]),
    .I1(cyc19c_op_fdbk[8]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_7_2) 
);
defparam cyc19c_phase_modded_8_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_9_s (
    .SUM(cyc19c_phase_modded[9]),
    .COUT(cyc19c_phase_modded_9_0_COUT),
    .I0(op_phase[9]),
    .I1(cyc19c_op_fdbk[9]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_8_2) 
);
defparam cyc19c_phase_modded_9_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_1),
    .COUT(n399_2),
    .I0(cyc20c_exp_op0[0]),
    .I1(cyc20c_exp_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_1),
    .COUT(n398_2),
    .I0(cyc20c_exp_op0[1]),
    .I1(cyc20c_exp_op1[1]),
    .I3(GND),
    .CIN(n399_2) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_1),
    .COUT(n397_2),
    .I0(cyc20c_exp_op0[2]),
    .I1(cyc20c_exp_op1[2]),
    .I3(GND),
    .CIN(n398_2) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_1),
    .COUT(n396_2),
    .I0(cyc20c_exp_op0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n397_2) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_1),
    .COUT(n395_2),
    .I0(cyc20c_exp_op0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n396_2) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_1),
    .COUT(n394_2),
    .I0(cyc20c_exp_op0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n395_2) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_1),
    .COUT(n393_2),
    .I0(cyc20c_exp_op0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n394_2) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_1),
    .COUT(n392_2),
    .I0(cyc20c_exp_op0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n393_2) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_1),
    .COUT(n391_2),
    .I0(cyc20c_exp_op0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n392_2) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_1),
    .COUT(n390_0_COUT),
    .I0(cyc20c_exp_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n391_2) 
);
defparam n390_s.ALU_MODE=0;
  ALU cyc21c_modsum_0_s (
    .SUM(cyc21c_modsum[0]),
    .COUT(cyc21c_modsum_0_2),
    .I0(cyc21c_mod_z_tap6[0]),
    .I1(cyc21c_mod_zz_tap6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc21c_modsum_0_s.ALU_MODE=0;
  ALU cyc21c_modsum_1_s (
    .SUM(cyc21c_modsum[1]),
    .COUT(cyc21c_modsum_1_2),
    .I0(cyc21c_mod_z_tap6[1]),
    .I1(cyc21c_mod_zz_tap6[1]),
    .I3(GND),
    .CIN(cyc21c_modsum_0_2) 
);
defparam cyc21c_modsum_1_s.ALU_MODE=0;
  ALU cyc21c_modsum_2_s (
    .SUM(cyc21c_modsum[2]),
    .COUT(cyc21c_modsum_2_2),
    .I0(cyc21c_mod_z_tap6[2]),
    .I1(cyc21c_mod_zz_tap6[2]),
    .I3(GND),
    .CIN(cyc21c_modsum_1_2) 
);
defparam cyc21c_modsum_2_s.ALU_MODE=0;
  ALU cyc21c_modsum_3_s (
    .SUM(cyc21c_modsum[3]),
    .COUT(cyc21c_modsum_3_2),
    .I0(cyc21c_mod_z_tap6[3]),
    .I1(cyc21c_mod_zz_tap6[3]),
    .I3(GND),
    .CIN(cyc21c_modsum_2_2) 
);
defparam cyc21c_modsum_3_s.ALU_MODE=0;
  ALU cyc21c_modsum_4_s (
    .SUM(cyc21c_modsum[4]),
    .COUT(cyc21c_modsum_4_2),
    .I0(cyc21c_mod_z_tap6[4]),
    .I1(cyc21c_mod_zz_tap6[4]),
    .I3(GND),
    .CIN(cyc21c_modsum_3_2) 
);
defparam cyc21c_modsum_4_s.ALU_MODE=0;
  ALU cyc21c_modsum_5_s (
    .SUM(cyc21c_modsum[5]),
    .COUT(cyc21c_modsum_5_2),
    .I0(cyc21c_mod_z_tap6[5]),
    .I1(cyc21c_mod_zz_tap6[5]),
    .I3(GND),
    .CIN(cyc21c_modsum_4_2) 
);
defparam cyc21c_modsum_5_s.ALU_MODE=0;
  ALU cyc21c_modsum_6_s (
    .SUM(cyc21c_modsum[6]),
    .COUT(cyc21c_modsum_6_2),
    .I0(cyc21c_mod_z_tap6[6]),
    .I1(cyc21c_mod_zz_tap6[6]),
    .I3(GND),
    .CIN(cyc21c_modsum_5_2) 
);
defparam cyc21c_modsum_6_s.ALU_MODE=0;
  ALU cyc21c_modsum_7_s (
    .SUM(cyc21c_modsum[7]),
    .COUT(cyc21c_modsum_7_2),
    .I0(cyc21c_mod_z_tap6[7]),
    .I1(cyc21c_mod_zz_tap6[7]),
    .I3(GND),
    .CIN(cyc21c_modsum_6_2) 
);
defparam cyc21c_modsum_7_s.ALU_MODE=0;
  ALU cyc21c_modsum_8_s (
    .SUM(cyc21c_modsum[8]),
    .COUT(cyc21c_modsum_8_2),
    .I0(cyc21c_mod_z_tap6[8]),
    .I1(cyc21c_mod_zz_tap6[8]),
    .I3(GND),
    .CIN(cyc21c_modsum_7_2) 
);
defparam cyc21c_modsum_8_s.ALU_MODE=0;
  ALU cyc21c_modsum_9_s (
    .SUM(cyc21c_modsum[9]),
    .COUT(cyc21c_modsum_9_2),
    .I0(cyc21c_mod_z_tap6[9]),
    .I1(cyc21c_mod_zz_tap6[9]),
    .I3(GND),
    .CIN(cyc21c_modsum_8_2) 
);
defparam cyc21c_modsum_9_s.ALU_MODE=0;
  ALU cyc21c_modsum_10_s (
    .SUM(cyc21c_modsum[10]),
    .COUT(cyc21c_modsum_10_2),
    .I0(cyc21c_mod_z_tap6[10]),
    .I1(cyc21c_mod_zz_tap6[10]),
    .I3(GND),
    .CIN(cyc21c_modsum_9_2) 
);
defparam cyc21c_modsum_10_s.ALU_MODE=0;
  ALU cyc21c_modsum_11_s (
    .SUM(cyc21c_modsum[11]),
    .COUT(cyc21c_modsum_11_2),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_10_2) 
);
defparam cyc21c_modsum_11_s.ALU_MODE=0;
  ALU cyc21c_modsum_12_s (
    .SUM(cyc21c_modsum[12]),
    .COUT(cyc21c_modsum_12_0_COUT),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_11_2) 
);
defparam cyc21c_modsum_12_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(cyc19c_logsin_op0[0]),
    .I1(cyc19c_logsin_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n191_3),
    .I0(cyc19c_logsin_op0[1]),
    .I1(cyc19c_logsin_op1[1]),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_2),
    .COUT(n190_3),
    .I0(cyc19c_logsin_op0[2]),
    .I1(cyc19c_logsin_op1[2]),
    .I3(GND),
    .CIN(n191_3) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_2),
    .COUT(n189_3),
    .I0(cyc19c_logsin_op0[3]),
    .I1(cyc19c_logsin_op1[3]),
    .I3(GND),
    .CIN(n190_3) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_2),
    .COUT(n188_3),
    .I0(cyc19c_logsin_op0[4]),
    .I1(cyc19c_logsin_op1[4]),
    .I3(GND),
    .CIN(n189_3) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_2),
    .COUT(n187_3),
    .I0(cyc19c_logsin_op0[5]),
    .I1(cyc19c_logsin_op1[5]),
    .I3(GND),
    .CIN(n188_3) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(cyc19c_logsin_op0[6]),
    .I1(cyc19c_logsin_op1[6]),
    .I3(GND),
    .CIN(n187_3) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(cyc19c_logsin_op0[7]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(cyc19c_logsin_op0[8]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(cyc19c_logsin_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_2),
    .COUT(n181_6),
    .I0(cyc19c_logsin_op0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n182_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_4_s (
    .SUM(cyc20c_lswave_attenuated[4]),
    .COUT(cyc20c_lswave_attenuated_4_3),
    .I0(cyc19r_lswave_raw[4]),
    .I1(op_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc20c_lswave_attenuated_4_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_5_s (
    .SUM(cyc20c_lswave_attenuated[5]),
    .COUT(cyc20c_lswave_attenuated_5_3),
    .I0(cyc19r_lswave_raw[5]),
    .I1(op_attnlv[1]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_4_3) 
);
defparam cyc20c_lswave_attenuated_5_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_6_s (
    .SUM(cyc20c_lswave_attenuated[6]),
    .COUT(cyc20c_lswave_attenuated_6_3),
    .I0(cyc19r_lswave_raw[6]),
    .I1(op_attnlv[2]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_5_3) 
);
defparam cyc20c_lswave_attenuated_6_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_7_s (
    .SUM(cyc20c_lswave_attenuated[7]),
    .COUT(cyc20c_lswave_attenuated_7_3),
    .I0(cyc19r_lswave_raw[7]),
    .I1(op_attnlv[3]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_6_3) 
);
defparam cyc20c_lswave_attenuated_7_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_8_s (
    .SUM(cyc20c_lswave_attenuated[8]),
    .COUT(cyc20c_lswave_attenuated_8_3),
    .I0(cyc19r_lswave_raw[8]),
    .I1(op_attnlv[4]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_7_3) 
);
defparam cyc20c_lswave_attenuated_8_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_9_s (
    .SUM(cyc20c_lswave_attenuated[9]),
    .COUT(cyc20c_lswave_attenuated_9_3),
    .I0(cyc19r_lswave_raw[9]),
    .I1(op_attnlv[5]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_8_3) 
);
defparam cyc20c_lswave_attenuated_9_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_10_s (
    .SUM(cyc20c_lswave_attenuated[10]),
    .COUT(cyc20c_lswave_attenuated_10_3),
    .I0(cyc19r_lswave_raw[10]),
    .I1(op_attnlv[6]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_9_3) 
);
defparam cyc20c_lswave_attenuated_10_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_11_s (
    .SUM(cyc20c_lswave_attenuated[11]),
    .COUT(cyc20c_lswave_attenuated[12]),
    .I0(cyc19r_lswave_raw[11]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_10_3) 
);
defparam cyc20c_lswave_attenuated_11_s.ALU_MODE=0;
  MUX2_LUT5 cyc19c_logsin_op0_4_s5 (
    .O(cyc19c_logsin_op0[4]),
    .I0(cyc19c_logsin_op0_4_11),
    .I1(cyc19c_logsin_op0_4_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_3_s5 (
    .O(cyc19c_logsin_op0[3]),
    .I0(cyc19c_logsin_op0_3_11),
    .I1(cyc19c_logsin_op0_3_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_2_s5 (
    .O(cyc19c_logsin_op0[2]),
    .I0(cyc19c_logsin_op0_2_11),
    .I1(cyc19c_logsin_op0_2_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_1_s5 (
    .O(cyc19c_logsin_op0[1]),
    .I0(cyc19c_logsin_op0_1_11),
    .I1(cyc19c_logsin_op0_1_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_0_s5 (
    .O(cyc19c_logsin_op0[0]),
    .I0(cyc19c_logsin_op0_0_11),
    .I1(cyc19c_logsin_op0_0_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_7_s5 (
    .O(cyc20c_exp_op0[7]),
    .I0(cyc20c_exp_op0_7_11),
    .I1(cyc20c_exp_op0_7_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_6_s5 (
    .O(cyc20c_exp_op0[6]),
    .I0(cyc20c_exp_op0_6_11),
    .I1(cyc20c_exp_op0_6_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_5_s5 (
    .O(cyc20c_exp_op0[5]),
    .I0(cyc20c_exp_op0_5_11),
    .I1(cyc20c_exp_op0_5_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_4_s5 (
    .O(cyc20c_exp_op0[4]),
    .I0(cyc20c_exp_op0_4_11),
    .I1(cyc20c_exp_op0_4_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_3_s5 (
    .O(cyc20c_exp_op0[3]),
    .I0(cyc20c_exp_op0_3_11),
    .I1(cyc20c_exp_op0_3_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_2_s5 (
    .O(cyc20c_exp_op0[2]),
    .I0(cyc20c_exp_op0_2_11),
    .I1(cyc20c_exp_op0_2_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_1_s5 (
    .O(cyc20c_exp_op0[1]),
    .I0(cyc20c_exp_op0_1_11),
    .I1(cyc20c_exp_op0_1_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_0_s5 (
    .O(cyc20c_exp_op0[0]),
    .I0(cyc20c_exp_op0_0_11),
    .I1(cyc20c_exp_op0_0_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  INV cyc20c_lswave_saturated_11_s5 (
    .O(cyc20c_lswave_saturated_11_9),
    .I(cyc20c_lswave_attenuated[11]) 
);
  INV cyc20c_lswave_saturated_10_s3 (
    .O(cyc20c_lswave_saturated_10_6),
    .I(cyc20c_lswave_attenuated[10]) 
);
  INV cyc20c_lswave_saturated_9_s3 (
    .O(cyc20c_lswave_saturated_9_6),
    .I(cyc20c_lswave_attenuated[9]) 
);
  INV cyc20c_lswave_saturated_8_s3 (
    .O(cyc20c_lswave_saturated_8_6),
    .I(cyc20c_lswave_attenuated[8]) 
);
  IKAOPLL_logsinrom u_cyc19c_logsinrom (
    .clk_14m_d(clk_14m_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19c_logsin_addr(cyc19c_logsin_addr[5:1]),
    .cyc19c_phase_modded_1_1(cyc19c_phase_modded[1]),
    .cyc19c_phase_modded_2_1(cyc19c_phase_modded[2]),
    .cyc19c_phase_modded_3_1(cyc19c_phase_modded[3]),
    .cyc19c_phase_modded_4_1(cyc19c_phase_modded[4]),
    .cyc19c_phase_modded_5_1(cyc19c_phase_modded[5]),
    .cyc19c_phase_modded_8_1(cyc19c_phase_modded[8]),
    .cyc19c_logsin_data(cyc19c_logsin_data[45:0])
);
  IKAOPLL_exprom u_cyc20c_exprom (
    .clk_14m_d(clk_14m_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc20c_lswave_saturated(cyc20c_lswave_saturated[5:1]),
    .cyc19r_lswave_raw(cyc19r_lswave_raw[3:1]),
    .cyc20c_lswave_attenuated_4_2(cyc20c_lswave_attenuated[4]),
    .cyc20c_lswave_attenuated_5_2(cyc20c_lswave_attenuated[5]),
    .cyc20c_lswave_attenuated_12_6(cyc20c_lswave_attenuated[12]),
    .cyc20c_exp_data_0(cyc20c_exp_data[0]),
    .cyc20c_exp_data_1(cyc20c_exp_data[1]),
    .cyc20c_exp_data_2(cyc20c_exp_data[2]),
    .cyc20c_exp_data_3(cyc20c_exp_data[3]),
    .cyc20c_exp_data_4(cyc20c_exp_data[4]),
    .cyc20c_exp_data_6(cyc20c_exp_data[6]),
    .cyc20c_exp_data_7(cyc20c_exp_data[7]),
    .cyc20c_exp_data_8(cyc20c_exp_data[8]),
    .cyc20c_exp_data_9(cyc20c_exp_data[9]),
    .cyc20c_exp_data_10(cyc20c_exp_data[10]),
    .cyc20c_exp_data_11(cyc20c_exp_data[11]),
    .cyc20c_exp_data_12(cyc20c_exp_data[12]),
    .cyc20c_exp_data_13(cyc20c_exp_data[13]),
    .cyc20c_exp_data_14(cyc20c_exp_data[14]),
    .cyc20c_exp_data_15(cyc20c_exp_data[15]),
    .cyc20c_exp_data_16(cyc20c_exp_data[16]),
    .cyc20c_exp_data_17(cyc20c_exp_data[17]),
    .cyc20c_exp_data_18(cyc20c_exp_data[18]),
    .cyc20c_exp_data_19(cyc20c_exp_data[19]),
    .cyc20c_exp_data_20(cyc20c_exp_data[20]),
    .cyc20c_exp_data_23(cyc20c_exp_data[23]),
    .cyc20c_exp_data_24(cyc20c_exp_data[24]),
    .cyc20c_exp_data_25(cyc20c_exp_data[25]),
    .cyc20c_exp_data_26(cyc20c_exp_data[26]),
    .cyc20c_exp_data_27(cyc20c_exp_data[27]),
    .cyc20c_exp_data_28(cyc20c_exp_data[28]),
    .cyc20c_exp_data_29(cyc20c_exp_data[29]),
    .cyc20c_exp_data_30(cyc20c_exp_data[30]),
    .cyc20c_exp_data_31(cyc20c_exp_data[31]),
    .cyc20c_exp_data_32(cyc20c_exp_data[32]),
    .cyc20c_exp_data_33(cyc20c_exp_data[33]),
    .cyc20c_exp_data_34(cyc20c_exp_data[34]),
    .cyc20c_exp_data_35(cyc20c_exp_data[35]),
    .cyc20c_exp_data_36(cyc20c_exp_data[36]),
    .cyc20c_exp_data_37(cyc20c_exp_data[37]),
    .cyc20c_exp_data_38(cyc20c_exp_data[38]),
    .cyc20c_exp_data_39(cyc20c_exp_data[39]),
    .cyc20c_exp_data_40(cyc20c_exp_data[40]),
    .cyc20c_exp_data_41(cyc20c_exp_data[41]),
    .cyc20c_exp_data_42(cyc20c_exp_data[42]),
    .cyc20c_exp_data_43(cyc20c_exp_data[43]),
    .cyc20c_exp_data_44(cyc20c_exp_data[44]),
    .cyc20c_exp_data_45(cyc20c_exp_data[45]),
    .cyc20c_exp_data_46(cyc20c_exp_data[46])
);
  IKAOPLL_sr_10 u_op_z_reg (
    .n525_3(n525_3),
    .clk_14m_d(clk_14m_d),
    .n426_6(n426_6),
    .n86_4(n86_4),
    .n526_3(n526_3),
    .n527_3(n527_3),
    .n528_3(n528_3),
    .n529_3(n529_3),
    .n530_3(n530_3),
    .n531_3(n531_3),
    .n532_3(n532_3),
    .n533_3(n533_3),
    .n534_3(n534_3),
    .n535_3(n535_3),
    .n524_5(n524_5),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_z_tap9(cyc21c_mod_z_tap9[11:0])
);
  IKAOPLL_sr_11 u_op_zz_reg (
    .n597_3(n597_3),
    .clk_14m_d(clk_14m_d),
    .n426_6(n426_6),
    .n86_4(n86_4),
    .n598_3(n598_3),
    .n599_3(n599_3),
    .n600_3(n600_3),
    .n601_3(n601_3),
    .n602_3(n602_3),
    .n603_3(n603_3),
    .n604_3(n604_3),
    .n605_3(n605_3),
    .n606_3(n606_3),
    .n607_3(n607_3),
    .n596_3(n596_3),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .cyc21c_mod_zz_tap9(cyc21c_mod_zz_tap9[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_op */
module IKAOPLL_sr_12 (
  clk_14m_d,
  rst_n,
  rhythm_en,
  ro_ctrl,
  n86_4,
  perc_sr_d,
  perc_sr_q
)
;
input clk_14m_d;
input rst_n;
input rhythm_en;
input ro_ctrl;
input n86_4;
input [8:0] perc_sr_d;
output [8:0] perc_sr_q;
wire \sr[0]_7_8 ;
wire [8:0] \sr[0] ;
wire [8:0] \sr[1] ;
wire [8:0] \sr[2] ;
wire [8:0] \sr[3] ;
wire VCC;
wire GND;
  LUT4 \sr[0]_7_s3  (
    .F(\sr[0]_7_8 ),
    .I0(rst_n),
    .I1(rhythm_en),
    .I2(ro_ctrl),
    .I3(n86_4) 
);
defparam \sr[0]_7_s3 .INIT=16'hF700;
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(perc_sr_d[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(perc_sr_d[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(perc_sr_d[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(perc_sr_d[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(perc_sr_d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(perc_sr_d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(perc_sr_d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(perc_sr_d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(perc_sr_q[8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(perc_sr_q[7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(perc_sr_q[6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(perc_sr_q[5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(perc_sr_q[4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(perc_sr_q[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(perc_sr_q[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(perc_sr_q[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(perc_sr_q[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(perc_sr_d[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_12 */
module IKAOPLL_dac (
  clk_14m_d,
  n86_4,
  ro_ctrl,
  cycle_00,
  dac_opdata_4_3,
  n525_4,
  n526_6,
  dac_opdata_4_4,
  dac_opdata_3_4,
  dac_opdata_3_8,
  n158_6,
  rst_n,
  rhythm_en,
  dac_opdata_2_4,
  dac_opdata_2_5,
  dac_opdata_5_5,
  dac_opdata_1_4,
  dac_opdata,
  mcyccntr_lo,
  cyc20r_fpwave_exponent,
  n392_4,
  w_opll_out_l
)
;
input clk_14m_d;
input n86_4;
input ro_ctrl;
input cycle_00;
input dac_opdata_4_3;
input n525_4;
input n526_6;
input dac_opdata_4_4;
input dac_opdata_3_4;
input dac_opdata_3_8;
input n158_6;
input rst_n;
input rhythm_en;
input dac_opdata_2_4;
input dac_opdata_2_5;
input dac_opdata_5_5;
input dac_opdata_1_4;
input [5:0] dac_opdata;
input [2:0] mcyccntr_lo;
input [2:2] cyc20r_fpwave_exponent;
output n392_4;
output [15:0] w_opll_out_l;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n239_3;
wire n240_3;
wire n549_4;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire dac_acc_16_7;
wire n207_7;
wire n206_7;
wire n205_7;
wire n204_7;
wire n203_7;
wire n202_7;
wire n201_7;
wire n200_7;
wire n199_7;
wire n198_7;
wire n197_7;
wire n196_7;
wire n195_7;
wire n194_7;
wire n193_7;
wire n192_6;
wire perc_sr_d_8_4;
wire n85_4;
wire n86_4_14;
wire n88_4;
wire n90_4;
wire n90_5;
wire n91_4;
wire n91_5;
wire n89_6;
wire perc_sr_d_6_6;
wire perc_sr_d_7_6;
wire n208_6;
wire ro_ctrl_z;
wire dac_acc_en;
wire n256_1;
wire n257_1;
wire n258_1;
wire n259_1;
wire n260_1;
wire n261_1;
wire n262_1;
wire n263_1;
wire n264_1;
wire n265_1;
wire n266_1;
wire n267_1;
wire n268_1;
wire n269_1;
wire n270_1;
wire n271_1;
wire n272_1;
wire n305_1;
wire n306_1;
wire n307_1;
wire n308_1;
wire n309_1;
wire n310_1;
wire n311_1;
wire n312_1;
wire n313_1;
wire n314_1;
wire n315_1;
wire n316_1;
wire n317_1;
wire n318_1;
wire n319_1;
wire n320_1;
wire n321_1;
wire [8:0] perc_sr_d;
wire [8:0] snddata_signmag;
wire [2:0] cyc0_dly;
wire [16:0] dac_acc;
wire [8:0] perc_sr_q;
wire [47:17] DOUT;
wire [47:0] CASO;
wire [47:17] DOUT_0;
wire [47:0] CASO_0;
wire VCC;
wire GND;
  LUT4 perc_sr_d_8_s0 (
    .F(perc_sr_d[8]),
    .I0(perc_sr_q[8]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_4_3),
    .I3(n392_4) 
);
defparam perc_sr_d_8_s0.INIT=16'hF088;
  LUT4 perc_sr_d_7_s0 (
    .F(perc_sr_d[7]),
    .I0(perc_sr_d_7_6),
    .I1(dac_opdata_4_3),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam perc_sr_d_7_s0.INIT=16'h3CAA;
  LUT4 perc_sr_d_6_s0 (
    .F(perc_sr_d[6]),
    .I0(perc_sr_d_6_6),
    .I1(dac_opdata_4_3),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam perc_sr_d_6_s0.INIT=16'h3CAA;
  LUT4 perc_sr_d_5_s0 (
    .F(perc_sr_d[5]),
    .I0(perc_sr_q[5]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[5]),
    .I3(n392_4) 
);
defparam perc_sr_d_5_s0.INIT=16'hF088;
  LUT4 perc_sr_d_4_s0 (
    .F(perc_sr_d[4]),
    .I0(perc_sr_q[4]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[4]),
    .I3(n392_4) 
);
defparam perc_sr_d_4_s0.INIT=16'hF088;
  LUT4 perc_sr_d_3_s0 (
    .F(perc_sr_d[3]),
    .I0(perc_sr_q[3]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[3]),
    .I3(n392_4) 
);
defparam perc_sr_d_3_s0.INIT=16'hF088;
  LUT4 perc_sr_d_2_s0 (
    .F(perc_sr_d[2]),
    .I0(perc_sr_q[2]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[2]),
    .I3(n392_4) 
);
defparam perc_sr_d_2_s0.INIT=16'hF088;
  LUT4 perc_sr_d_1_s0 (
    .F(perc_sr_d[1]),
    .I0(perc_sr_q[1]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[1]),
    .I3(n392_4) 
);
defparam perc_sr_d_1_s0.INIT=16'hF088;
  LUT4 perc_sr_d_0_s0 (
    .F(perc_sr_d[0]),
    .I0(perc_sr_q[0]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[0]),
    .I3(n392_4) 
);
defparam perc_sr_d_0_s0.INIT=16'hF088;
  LUT4 n85_s0 (
    .F(n85_3),
    .I0(n85_4),
    .I1(perc_sr_d_8_4),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam n85_s0.INIT=16'hF088;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(n86_4_14),
    .I1(perc_sr_d_8_4),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam n86_s0.INIT=16'hF088;
  LUT2 n87_s0 (
    .F(n87_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[5]) 
);
defparam n87_s0.INIT=4'h6;
  LUT4 n88_s0 (
    .F(n88_3),
    .I0(n88_4),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_4_4),
    .I3(n392_4) 
);
defparam n88_s0.INIT=16'hF088;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(dac_opdata_3_4),
    .I1(dac_opdata_3_8),
    .I2(n89_6),
    .I3(n392_4) 
);
defparam n89_s0.INIT=16'h44F0;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(perc_sr_d_8_4),
    .I2(n90_5),
    .I3(n392_4) 
);
defparam n90_s0.INIT=16'hF088;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(n91_4),
    .I1(perc_sr_d_8_4),
    .I2(n91_5),
    .I3(n392_4) 
);
defparam n91_s0.INIT=16'hF088;
  LUT2 n92_s0 (
    .F(n92_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[0]) 
);
defparam n92_s0.INIT=4'h6;
  LUT2 n233_s0 (
    .F(n233_3),
    .I0(snddata_signmag[7]),
    .I1(snddata_signmag[8]) 
);
defparam n233_s0.INIT=4'h6;
  LUT2 n234_s0 (
    .F(n234_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[6]) 
);
defparam n234_s0.INIT=4'h6;
  LUT2 n235_s0 (
    .F(n235_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[5]) 
);
defparam n235_s0.INIT=4'h6;
  LUT2 n236_s0 (
    .F(n236_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[4]) 
);
defparam n236_s0.INIT=4'h6;
  LUT2 n237_s0 (
    .F(n237_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[3]) 
);
defparam n237_s0.INIT=4'h6;
  LUT2 n238_s0 (
    .F(n238_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[2]) 
);
defparam n238_s0.INIT=4'h6;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[1]) 
);
defparam n239_s0.INIT=4'h6;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[0]) 
);
defparam n240_s0.INIT=4'h6;
  LUT2 n549_s1 (
    .F(n549_4),
    .I0(cyc0_dly[2]),
    .I1(n86_4) 
);
defparam n549_s1.INIT=4'h8;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n256_1),
    .I1(n305_1),
    .I2(ro_ctrl_z) 
);
defparam n322_s0.INIT=8'hAC;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n306_1),
    .I1(n257_1),
    .I2(ro_ctrl_z) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n307_1),
    .I1(n258_1),
    .I2(ro_ctrl_z) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n308_1),
    .I1(n259_1),
    .I2(ro_ctrl_z) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n309_1),
    .I1(n260_1),
    .I2(ro_ctrl_z) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n310_1),
    .I1(n261_1),
    .I2(ro_ctrl_z) 
);
defparam n327_s0.INIT=8'hCA;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(n311_1),
    .I1(n262_1),
    .I2(ro_ctrl_z) 
);
defparam n328_s0.INIT=8'hCA;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(n312_1),
    .I1(n263_1),
    .I2(ro_ctrl_z) 
);
defparam n329_s0.INIT=8'hCA;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(n313_1),
    .I1(n264_1),
    .I2(ro_ctrl_z) 
);
defparam n330_s0.INIT=8'hCA;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n314_1),
    .I1(n265_1),
    .I2(ro_ctrl_z) 
);
defparam n331_s0.INIT=8'hCA;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(n315_1),
    .I1(n266_1),
    .I2(ro_ctrl_z) 
);
defparam n332_s0.INIT=8'hCA;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(n316_1),
    .I1(n267_1),
    .I2(ro_ctrl_z) 
);
defparam n333_s0.INIT=8'hCA;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(n317_1),
    .I1(n268_1),
    .I2(ro_ctrl_z) 
);
defparam n334_s0.INIT=8'hCA;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(n318_1),
    .I1(n269_1),
    .I2(ro_ctrl_z) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(n319_1),
    .I1(n270_1),
    .I2(ro_ctrl_z) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(n320_1),
    .I1(n271_1),
    .I2(ro_ctrl_z) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(n321_1),
    .I1(n272_1),
    .I2(ro_ctrl_z) 
);
defparam n338_s0.INIT=8'hCA;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam n392_s1.INIT=16'hA8EF;
  LUT2 dac_acc_16_s3 (
    .F(dac_acc_16_7),
    .I0(dac_acc_en),
    .I1(n86_4) 
);
defparam dac_acc_16_s3.INIT=4'h8;
  LUT3 n207_s2 (
    .F(n207_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[0]) 
);
defparam n207_s2.INIT=8'hB0;
  LUT3 n206_s2 (
    .F(n206_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[1]) 
);
defparam n206_s2.INIT=8'hB0;
  LUT3 n205_s2 (
    .F(n205_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[2]) 
);
defparam n205_s2.INIT=8'hB0;
  LUT3 n204_s2 (
    .F(n204_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[3]) 
);
defparam n204_s2.INIT=8'hB0;
  LUT3 n203_s2 (
    .F(n203_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[4]) 
);
defparam n203_s2.INIT=8'hB0;
  LUT3 n202_s2 (
    .F(n202_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[5]) 
);
defparam n202_s2.INIT=8'hB0;
  LUT3 n201_s2 (
    .F(n201_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[6]) 
);
defparam n201_s2.INIT=8'hB0;
  LUT3 n200_s2 (
    .F(n200_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[7]) 
);
defparam n200_s2.INIT=8'hB0;
  LUT3 n199_s2 (
    .F(n199_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[8]) 
);
defparam n199_s2.INIT=8'hB0;
  LUT3 n198_s2 (
    .F(n198_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[9]) 
);
defparam n198_s2.INIT=8'hB0;
  LUT3 n197_s2 (
    .F(n197_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[10]) 
);
defparam n197_s2.INIT=8'hB0;
  LUT3 n196_s2 (
    .F(n196_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[11]) 
);
defparam n196_s2.INIT=8'hB0;
  LUT3 n195_s2 (
    .F(n195_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[12]) 
);
defparam n195_s2.INIT=8'hB0;
  LUT3 n194_s2 (
    .F(n194_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[13]) 
);
defparam n194_s2.INIT=8'hB0;
  LUT3 n193_s2 (
    .F(n193_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[14]) 
);
defparam n193_s2.INIT=8'hB0;
  LUT2 n192_s1 (
    .F(n192_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]) 
);
defparam n192_s1.INIT=4'hE;
  LUT2 perc_sr_d_8_s1 (
    .F(perc_sr_d_8_4),
    .I0(rst_n),
    .I1(rhythm_en) 
);
defparam perc_sr_d_8_s1.INIT=4'h8;
  LUT2 n85_s1 (
    .F(n85_4),
    .I0(perc_sr_q[7]),
    .I1(perc_sr_q[8]) 
);
defparam n85_s1.INIT=4'h6;
  LUT2 n86_s1 (
    .F(n86_4_14),
    .I0(perc_sr_q[6]),
    .I1(perc_sr_q[8]) 
);
defparam n86_s1.INIT=4'h6;
  LUT2 n88_s1 (
    .F(n88_4),
    .I0(perc_sr_q[4]),
    .I1(perc_sr_q[8]) 
);
defparam n88_s1.INIT=4'h6;
  LUT2 n90_s1 (
    .F(n90_4),
    .I0(perc_sr_q[2]),
    .I1(perc_sr_q[8]) 
);
defparam n90_s1.INIT=4'h6;
  LUT4 n90_s2 (
    .F(n90_5),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_3_8) 
);
defparam n90_s2.INIT=16'h3A00;
  LUT2 n91_s1 (
    .F(n91_4),
    .I0(perc_sr_q[1]),
    .I1(perc_sr_q[8]) 
);
defparam n91_s1.INIT=4'h6;
  LUT4 n91_s2 (
    .F(n91_5),
    .I0(dac_opdata_5_5),
    .I1(dac_opdata_1_4),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_3_8) 
);
defparam n91_s2.INIT=16'h3A00;
  LUT4 n89_s2 (
    .F(n89_6),
    .I0(perc_sr_q[3]),
    .I1(perc_sr_q[8]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam n89_s2.INIT=16'h6000;
  LUT3 perc_sr_d_6_s2 (
    .F(perc_sr_d_6_6),
    .I0(perc_sr_q[6]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam perc_sr_d_6_s2.INIT=8'h80;
  LUT3 perc_sr_d_7_s2 (
    .F(perc_sr_d_7_6),
    .I0(perc_sr_q[7]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam perc_sr_d_7_s2.INIT=8'h80;
  LUT4 n208_s2 (
    .F(n208_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]),
    .I2(cyc0_dly[2]),
    .I3(n86_4) 
);
defparam n208_s2.INIT=16'h4000;
  DFFRE snddata_signmag_7_s0 (
    .Q(snddata_signmag[7]),
    .D(n85_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_6_s0 (
    .Q(snddata_signmag[6]),
    .D(n86_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_5_s0 (
    .Q(snddata_signmag[5]),
    .D(n87_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_4_s0 (
    .Q(snddata_signmag[4]),
    .D(n88_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_3_s0 (
    .Q(snddata_signmag[3]),
    .D(n89_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_2_s0 (
    .Q(snddata_signmag[2]),
    .D(n90_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_1_s0 (
    .Q(snddata_signmag[1]),
    .D(n91_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_0_s0 (
    .Q(snddata_signmag[0]),
    .D(n92_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE ro_ctrl_z_s0 (
    .Q(ro_ctrl_z),
    .D(ro_ctrl),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0_dly_2_s0 (
    .Q(cyc0_dly[2]),
    .D(cyc0_dly[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0_dly_1_s0 (
    .Q(cyc0_dly[1]),
    .D(cyc0_dly[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0_dly_0_s0 (
    .Q(cyc0_dly[0]),
    .D(cycle_00),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE dac_acc_en_s0 (
    .Q(dac_acc_en),
    .D(n392_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE dac_acc_16_s0 (
    .Q(dac_acc[16]),
    .D(n322_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_15_s0 (
    .Q(dac_acc[15]),
    .D(n323_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_14_s0 (
    .Q(dac_acc[14]),
    .D(n324_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_13_s0 (
    .Q(dac_acc[13]),
    .D(n325_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_12_s0 (
    .Q(dac_acc[12]),
    .D(n326_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_11_s0 (
    .Q(dac_acc[11]),
    .D(n327_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_10_s0 (
    .Q(dac_acc[10]),
    .D(n328_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_9_s0 (
    .Q(dac_acc[9]),
    .D(n329_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_8_s0 (
    .Q(dac_acc[8]),
    .D(n330_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_7_s0 (
    .Q(dac_acc[7]),
    .D(n331_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_6_s0 (
    .Q(dac_acc[6]),
    .D(n332_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_5_s0 (
    .Q(dac_acc[5]),
    .D(n333_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_4_s0 (
    .Q(dac_acc[4]),
    .D(n334_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_3_s0 (
    .Q(dac_acc[3]),
    .D(n335_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_2_s0 (
    .Q(dac_acc[2]),
    .D(n336_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_1_s0 (
    .Q(dac_acc[1]),
    .D(n337_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_0_s0 (
    .Q(dac_acc[0]),
    .D(n338_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE o_ACC_SIGNED_15_s0 (
    .Q(w_opll_out_l[15]),
    .D(n192_6),
    .CLK(clk_14m_d),
    .RESET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_14_s0 (
    .Q(w_opll_out_l[14]),
    .D(n193_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_13_s0 (
    .Q(w_opll_out_l[13]),
    .D(n194_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_12_s0 (
    .Q(w_opll_out_l[12]),
    .D(n195_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_11_s0 (
    .Q(w_opll_out_l[11]),
    .D(n196_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_10_s0 (
    .Q(w_opll_out_l[10]),
    .D(n197_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_9_s0 (
    .Q(w_opll_out_l[9]),
    .D(n198_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_8_s0 (
    .Q(w_opll_out_l[8]),
    .D(n199_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_7_s0 (
    .Q(w_opll_out_l[7]),
    .D(n200_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_6_s0 (
    .Q(w_opll_out_l[6]),
    .D(n201_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_5_s0 (
    .Q(w_opll_out_l[5]),
    .D(n202_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_4_s0 (
    .Q(w_opll_out_l[4]),
    .D(n203_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_3_s0 (
    .Q(w_opll_out_l[3]),
    .D(n204_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_2_s0 (
    .Q(w_opll_out_l[2]),
    .D(n205_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_1_s0 (
    .Q(w_opll_out_l[1]),
    .D(n206_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_0_s0 (
    .Q(w_opll_out_l[0]),
    .D(n207_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFRE snddata_signmag_8_s0 (
    .Q(snddata_signmag[8]),
    .D(perc_sr_d[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  MULTADDALU12X12 add_197_s0 (
    .DOUT({DOUT[47:17],n256_1,n257_1,n258_1,n259_1,n260_1,n261_1,n262_1,n263_1,n264_1,n265_1,n266_1,n267_1,n268_1,n269_1,n270_1,n271_1,n272_1}),
    .CASO(CASO[47:0]),
    .A0({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n239_3,n240_3}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,VCC,VCC}),
    .A1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,n86_4}),
    .RESET({GND,GND}) 
);
defparam add_197_s0.MULT_RESET_MODE="SYNC";
defparam add_197_s0.A0REG_CLK="BYPASS";
defparam add_197_s0.A0REG_CE="CE0";
defparam add_197_s0.A0REG_RESET="RESET0";
defparam add_197_s0.A1REG_CLK="BYPASS";
defparam add_197_s0.A1REG_CE="CE0";
defparam add_197_s0.A1REG_RESET="RESET0";
defparam add_197_s0.B0REG_CLK="BYPASS";
defparam add_197_s0.B0REG_CE="CE0";
defparam add_197_s0.B0REG_RESET="RESET0";
defparam add_197_s0.B1REG_CLK="BYPASS";
defparam add_197_s0.B1REG_CE="CE0";
defparam add_197_s0.B1REG_RESET="RESET0";
defparam add_197_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_197_s0.ACCSEL_IREG_CE="CE0";
defparam add_197_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_197_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB0_IREG_CE="CE0";
defparam add_197_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_197_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB1_IREG_CE="CE0";
defparam add_197_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_197_s0.PREG0_CLK="BYPASS";
defparam add_197_s0.PREG0_CE="CE0";
defparam add_197_s0.PREG0_RESET="RESET0";
defparam add_197_s0.PREG1_CLK="BYPASS";
defparam add_197_s0.PREG1_CE="CE0";
defparam add_197_s0.PREG1_RESET="RESET0";
defparam add_197_s0.FB_PREG_EN="FALSE";
defparam add_197_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_197_s0.ACCSEL_PREG_CE="CE0";
defparam add_197_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_197_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB0_PREG_CE="CE0";
defparam add_197_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_197_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB1_PREG_CE="CE0";
defparam add_197_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_197_s0.OREG_CLK="BYPASS";
defparam add_197_s0.OREG_CE="CE0";
defparam add_197_s0.OREG_RESET="RESET0";
defparam add_197_s0.PRE_LOAD=48'h000000000000;
defparam add_197_s0.CASI_SEL=1'b0;
defparam add_197_s0.ACC_SEL=1'b0;
defparam add_197_s0.ADD_SUB_0=1'b0;
defparam add_197_s0.ADD_SUB_1=1'b0;
defparam add_197_s0.CASISEL_IREG_CE="CE0";
defparam add_197_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_197_s0.CASISEL_IREG_RESET="RESET0";
defparam add_197_s0.CASISEL_PREG_CE="CE0";
defparam add_197_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_197_s0.CASISEL_PREG_RESET="RESET0";
defparam add_197_s0.DYN_ACC_SEL="FALSE";
defparam add_197_s0.DYN_ADD_SUB_0="FALSE";
defparam add_197_s0.DYN_ADD_SUB_1="FALSE";
defparam add_197_s0.DYN_CASI_SEL="FALSE";
  MULTADDALU12X12 add_216_s0 (
    .DOUT({DOUT_0[47:17],n305_1,n306_1,n307_1,n308_1,n309_1,n310_1,n311_1,n312_1,n313_1,n314_1,n315_1,n316_1,n317_1,n318_1,n319_1,n320_1,n321_1}),
    .CASO(CASO_0[47:0]),
    .A0({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n239_3,n240_3}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,VCC,GND,VCC,GND}),
    .A1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,n86_4}),
    .RESET({GND,GND}) 
);
defparam add_216_s0.MULT_RESET_MODE="SYNC";
defparam add_216_s0.A0REG_CLK="BYPASS";
defparam add_216_s0.A0REG_CE="CE0";
defparam add_216_s0.A0REG_RESET="RESET0";
defparam add_216_s0.A1REG_CLK="BYPASS";
defparam add_216_s0.A1REG_CE="CE0";
defparam add_216_s0.A1REG_RESET="RESET0";
defparam add_216_s0.B0REG_CLK="BYPASS";
defparam add_216_s0.B0REG_CE="CE0";
defparam add_216_s0.B0REG_RESET="RESET0";
defparam add_216_s0.B1REG_CLK="BYPASS";
defparam add_216_s0.B1REG_CE="CE0";
defparam add_216_s0.B1REG_RESET="RESET0";
defparam add_216_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_216_s0.ACCSEL_IREG_CE="CE0";
defparam add_216_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_216_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB0_IREG_CE="CE0";
defparam add_216_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_216_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB1_IREG_CE="CE0";
defparam add_216_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_216_s0.PREG0_CLK="BYPASS";
defparam add_216_s0.PREG0_CE="CE0";
defparam add_216_s0.PREG0_RESET="RESET0";
defparam add_216_s0.PREG1_CLK="BYPASS";
defparam add_216_s0.PREG1_CE="CE0";
defparam add_216_s0.PREG1_RESET="RESET0";
defparam add_216_s0.FB_PREG_EN="FALSE";
defparam add_216_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_216_s0.ACCSEL_PREG_CE="CE0";
defparam add_216_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_216_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB0_PREG_CE="CE0";
defparam add_216_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_216_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB1_PREG_CE="CE0";
defparam add_216_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_216_s0.OREG_CLK="BYPASS";
defparam add_216_s0.OREG_CE="CE0";
defparam add_216_s0.OREG_RESET="RESET0";
defparam add_216_s0.PRE_LOAD=48'h000000000000;
defparam add_216_s0.CASI_SEL=1'b0;
defparam add_216_s0.ACC_SEL=1'b0;
defparam add_216_s0.ADD_SUB_0=1'b0;
defparam add_216_s0.ADD_SUB_1=1'b0;
defparam add_216_s0.CASISEL_IREG_CE="CE0";
defparam add_216_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_216_s0.CASISEL_IREG_RESET="RESET0";
defparam add_216_s0.CASISEL_PREG_CE="CE0";
defparam add_216_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_216_s0.CASISEL_PREG_RESET="RESET0";
defparam add_216_s0.DYN_ACC_SEL="FALSE";
defparam add_216_s0.DYN_ADD_SUB_0="FALSE";
defparam add_216_s0.DYN_ADD_SUB_1="FALSE";
defparam add_216_s0.DYN_CASI_SEL="FALSE";
  IKAOPLL_sr_12 u_percussion_sr (
    .clk_14m_d(clk_14m_d),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .ro_ctrl(ro_ctrl),
    .n86_4(n86_4),
    .perc_sr_d(perc_sr_d[8:0]),
    .perc_sr_q(perc_sr_q[8:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_dac */
module IKAOPLL (
  clk_14m_d,
  rst_n,
  ff_enable,
  ic_n_negedge,
  ff_memreq_15,
  w_cs0_n_9,
  n59_6,
  w_bus_ssg_ready1,
  bus_write,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  bus_wdata,
  bus_address,
  n21_4,
  n38_4,
  n84_4,
  n34_6,
  n660_5,
  \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  w_opll_out_l
)
;
input clk_14m_d;
input rst_n;
input ff_enable;
input ic_n_negedge;
input ff_memreq_15;
input w_cs0_n_9;
input n59_6;
input w_bus_ssg_ready1;
input bus_write;
input [3:2] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [7:0] bus_wdata;
input [0:0] bus_address;
output n21_4;
output n38_4;
output n84_4;
output n34_6;
output n660_5;
output [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
output [1:1] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
output [15:0] w_opll_out_l;
wire cycle_d4;
wire cycle_d4_zz;
wire cycle_d3_zz;
wire hh_tt_sel;
wire cycle_12;
wire cycle_00;
wire ro_ctrl;
wire m_nc_sel;
wire n86_4;
wire mcyccntr_hi_1_6;
wire n158_6;
wire inhibit_fdbk;
wire eg_envcntr_test_data;
wire rhythm_en;
wire m_nc_sel_z;
wire cust_inst_sel_z;
wire inst_latch_oe;
wire kon_z;
wire kon;
wire m_nc_sel_z_6;
wire am;
wire pm;
wire dc;
wire dm;
wire kon_3;
wire kon_4;
wire prescaler_co_5;
wire n426_6;
wire cyc18r_start_attack;
wire op_attnlv_max;
wire n1827_7;
wire dac_opdata_4_3;
wire dac_opdata_4_4;
wire dac_opdata_3_4;
wire n525_4;
wire dac_opdata_5_5;
wire dac_opdata_2_4;
wire dac_opdata_2_5;
wire dac_opdata_1_4;
wire n526_6;
wire dac_opdata_3_8;
wire n392_4;
wire [1:1] phisr;
wire [2:0] mcyccntr_lo;
wire [0:0] mcyccntr_hi;
wire [1:0] etyp_reg;
wire [1:0] ksr_reg;
wire [1:0] \ksl_reg[0] ;
wire [1:0] \ksl_reg[1] ;
wire [3:0] \ar_reg[0] ;
wire [3:0] \ar_reg[1] ;
wire [3:0] \dr_reg[0] ;
wire [3:0] \dr_reg[1] ;
wire [3:0] \rr_reg[0] ;
wire [3:0] \rr_reg[1] ;
wire [3:0] test;
wire [5:0] tl;
wire [3:0] mul;
wire [3:0] sl;
wire [2:0] fb;
wire [47:0] mem_q;
wire [7:0] fnum;
wire [8:8] fnum_0;
wire [2:0] block;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [2:0] pmval;
wire [3:0] amval;
wire [9:0] op_phase;
wire [14:14] hh_tt_start_attack_dly;
wire [6:0] op_attnlv;
wire [2:2] cyc20r_fpwave_exponent;
wire [5:0] dac_opdata;
wire VCC;
wire GND;
  IKAOPLL_timinggen u_TIMINGGEN (
    .clk_14m_d(clk_14m_d),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .ff_enable(ff_enable),
    .ic_n_negedge(ic_n_negedge),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3:2]),
    .cycle_d4(cycle_d4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .hh_tt_sel(hh_tt_sel),
    .n21_4(n21_4),
    .cycle_12(cycle_12),
    .cycle_00(cycle_00),
    .ro_ctrl(ro_ctrl),
    .m_nc_sel(m_nc_sel),
    .n38_4(n38_4),
    .n86_4(n86_4),
    .n84_4(n84_4),
    .mcyccntr_hi_1_6(mcyccntr_hi_1_6),
    .n158_6(n158_6),
    .n34_6(n34_6),
    .inhibit_fdbk(inhibit_fdbk),
    .phisr(phisr[1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0])
);
  IKAOPLL_reg u_REG (
    .clk_14m_d(clk_14m_d),
    .ff_memreq_15(ff_memreq_15),
    .w_cs0_n_9(w_cs0_n_9),
    .n59_6(n59_6),
    .n1827_7(n1827_7),
    .n86_4(n86_4),
    .cycle_12(cycle_12),
    .m_nc_sel(m_nc_sel),
    .ic_n_negedge(ic_n_negedge),
    .ff_enable(ff_enable),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .rst_n(rst_n),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .bus_wdata(bus_wdata[7:0]),
    .phisr(phisr[1]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .bus_address(bus_address[0]),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .rhythm_en(rhythm_en),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .kon(kon),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .am(am),
    .pm(pm),
    .dc(dc),
    .dm(dm),
    .kon_3(kon_3),
    .kon_4(kon_4),
    .n660_5(n660_5),
    .\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .etyp_reg(etyp_reg[1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .test(test[3:0]),
    .tl(tl[5:0]),
    .mul(mul[3:0]),
    .sl(sl[3:0]),
    .fb(fb[2:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_6(mem_q[6]),
    .mem_q_7(mem_q[7]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_33(mem_q[33]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .fnum(fnum[7:0]),
    .fnum_11(fnum_0[8]),
    .block(block[2:0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_lfo u_LFO (
    .clk_14m_d(clk_14m_d),
    .n1827_7(n1827_7),
    .cycle_d3_zz(cycle_d3_zz),
    .n86_4(n86_4),
    .rst_n(rst_n),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_00(cycle_00),
    .cycle_d4(cycle_d4),
    .mcyccntr_hi_1_6(mcyccntr_hi_1_6),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test_1(test[1]),
    .test_3(test[3]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .prescaler_co_5(prescaler_co_5),
    .pmval(pmval[2:0]),
    .amval(amval[3:0])
);
  IKAOPLL_pg u_PG (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .pm(pm),
    .n660_5(n660_5),
    .prescaler_co_5(prescaler_co_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .rst_n(rst_n),
    .n158_6(n158_6),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_sel(hh_tt_sel),
    .rhythm_en(rhythm_en),
    .fnum(fnum[7:0]),
    .block(block[2:0]),
    .mul(mul[3:0]),
    .fnum_12(fnum_0[8]),
    .pmval(pmval[2:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test(test[2:1]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .n426_6(n426_6),
    .op_phase(op_phase[9:0])
);
  IKAOPLL_eg u_EG (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .n660_5(n660_5),
    .kon(kon),
    .n426_6(n426_6),
    .am(am),
    .rst_n(rst_n),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .cycle_00(cycle_00),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .m_nc_sel(m_nc_sel),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .kon_3(kon_3),
    .kon_4(kon_4),
    .kon_z(kon_z),
    .inst_latch_oe(inst_latch_oe),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_d4(cycle_d4),
    .mcyccntr_hi_1_6(mcyccntr_hi_1_6),
    .block(block[2:0]),
    .sl(sl[3:0]),
    .tl(tl[5:0]),
    .fnum(fnum[7:5]),
    .fnum_13(fnum_0[8]),
    .test_0(test[0]),
    .test_3(test[3]),
    .amval(amval[3:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_6(mem_q[6]),
    .mem_q_7(mem_q[7]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_33(mem_q[33]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .etyp_reg(etyp_reg[1:0]),
    .q_1(q_1[0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .q_0(q_0[0]),
    .q_2(q_2[0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .cyc18r_start_attack(cyc18r_start_attack),
    .op_attnlv_max(op_attnlv_max),
    .n1827_7(n1827_7),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .op_attnlv(op_attnlv[6:0])
);
  IKAOPLL_op u_OP (
    .dm(dm),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .op_attnlv_max(op_attnlv_max),
    .inhibit_fdbk(inhibit_fdbk),
    .dc(dc),
    .n392_4(n392_4),
    .hh_tt_sel(hh_tt_sel),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n426_6(n426_6),
    .fb(fb[2:0]),
    .op_phase(op_phase[9:0]),
    .op_attnlv(op_attnlv[6:0]),
    .dac_opdata_4_3(dac_opdata_4_3),
    .dac_opdata_4_4(dac_opdata_4_4),
    .dac_opdata_3_4(dac_opdata_3_4),
    .n525_4(n525_4),
    .dac_opdata_5_5(dac_opdata_5_5),
    .dac_opdata_2_4(dac_opdata_2_4),
    .dac_opdata_2_5(dac_opdata_2_5),
    .dac_opdata_1_4(dac_opdata_1_4),
    .n526_6(n526_6),
    .dac_opdata_3_8(dac_opdata_3_8),
    .cyc20r_fpwave_exponent(cyc20r_fpwave_exponent[2]),
    .dac_opdata(dac_opdata[5:0])
);
  IKAOPLL_dac u_DAC (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .ro_ctrl(ro_ctrl),
    .cycle_00(cycle_00),
    .dac_opdata_4_3(dac_opdata_4_3),
    .n525_4(n525_4),
    .n526_6(n526_6),
    .dac_opdata_4_4(dac_opdata_4_4),
    .dac_opdata_3_4(dac_opdata_3_4),
    .dac_opdata_3_8(dac_opdata_3_8),
    .n158_6(n158_6),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .dac_opdata_2_4(dac_opdata_2_4),
    .dac_opdata_2_5(dac_opdata_2_5),
    .dac_opdata_5_5(dac_opdata_5_5),
    .dac_opdata_1_4(dac_opdata_1_4),
    .dac_opdata(dac_opdata[5:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .cyc20r_fpwave_exponent(cyc20r_fpwave_exponent[2]),
    .n392_4(n392_4),
    .w_opll_out_l(w_opll_out_l[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL */
module IKAOPLL_timinggen_0 (
  clk_14m_d,
  n34_6,
  n38_4,
  n84_4,
  ff_enable,
  n21_4,
  audio_mclk_d,
  rhythm_en,
  cycle_d4,
  cycle_d4_zz,
  cycle_d3_zz,
  hh_tt_sel,
  rst_n,
  ic_n_negedge,
  cycle_00,
  ro_ctrl,
  m_nc_sel,
  n86_4,
  cycle_12_3,
  n158_6,
  cycle_12,
  mcyccntr_hi_1_8,
  inhibit_fdbk,
  phisr,
  mcyccntr_lo,
  mcyccntr_hi,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal 
)
;
input clk_14m_d;
input n34_6;
input n38_4;
input n84_4;
input ff_enable;
input n21_4;
input audio_mclk_d;
input rhythm_en;
output cycle_d4;
output cycle_d4_zz;
output cycle_d3_zz;
output hh_tt_sel;
output rst_n;
output ic_n_negedge;
output cycle_00;
output ro_ctrl;
output m_nc_sel;
output n86_4;
output cycle_12_3;
output n158_6;
output cycle_12;
output mcyccntr_hi_1_8;
output inhibit_fdbk;
output [1:1] phisr;
output [2:0] mcyccntr_lo;
output [0:0] mcyccntr_hi;
output [3:2] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire n33_3;
wire n158_5;
wire n78_7;
wire n77_6;
wire n64_4;
wire n63_4;
wire ro_ctrl_3;
wire ro_ctrl_4;
wire n81_7;
wire n65_6;
wire [3:0] phisr_0;
wire [0:0] mc_d4_dly;
wire [0:0] mc_d3_dly;
wire [1:0] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 ;
wire VCC;
wire GND;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(phisr[1]),
    .I1(phisr_0[2]),
    .I2(phisr_0[0]),
    .I3(phisr_0[3]) 
);
defparam n33_s0.INIT=16'h7F00;
  LUT4 cycle_00_s (
    .F(cycle_00),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n78_7) 
);
defparam cycle_00_s.INIT=16'h0100;
  LUT4 ro_ctrl_s (
    .F(ro_ctrl),
    .I0(m_nc_sel),
    .I1(cycle_d4_zz),
    .I2(ro_ctrl_3),
    .I3(rhythm_en) 
);
defparam ro_ctrl_s.INIT=16'h0D00;
  LUT3 m_nc_sel_s (
    .F(m_nc_sel),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam m_nc_sel_s.INIT=8'hC5;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(n158_6),
    .I1(mcyccntr_lo[2]),
    .I2(m_nc_sel) 
);
defparam n158_s1.INIT=8'hD0;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(ic_n_negedge),
    .I1(phisr_0[3]),
    .I2(ff_enable),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n86_s1.INIT=16'h10FF;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4) 
);
defparam n78_s2.INIT=4'h1;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(cycle_d4),
    .I1(mcyccntr_hi[0]) 
);
defparam n77_s1.INIT=4'h4;
  LUT2 n64_s0 (
    .F(n64_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]) 
);
defparam n64_s0.INIT=4'h6;
  LUT3 n63_s0 (
    .F(n63_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]) 
);
defparam n63_s0.INIT=8'h78;
  LUT2 cycle_12_s0 (
    .F(cycle_12_3),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[2]) 
);
defparam cycle_12_s0.INIT=4'h4;
  LUT2 ro_ctrl_s0 (
    .F(ro_ctrl_3),
    .I0(mcyccntr_lo[0]),
    .I1(ro_ctrl_4) 
);
defparam ro_ctrl_s0.INIT=4'h1;
  LUT3 n158_s2 (
    .F(n158_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(rhythm_en) 
);
defparam n158_s2.INIT=8'h40;
  LUT4 ro_ctrl_s1 (
    .F(ro_ctrl_4),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s1.INIT=16'hEFF7;
  LUT4 cycle_12_s1 (
    .F(cycle_12),
    .I0(mcyccntr_lo[0]),
    .I1(cycle_12_3),
    .I2(cycle_d4),
    .I3(mcyccntr_hi[0]) 
);
defparam cycle_12_s1.INIT=16'h0400;
  LUT4 mcyccntr_hi_1_s4 (
    .F(mcyccntr_hi_1_8),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n86_4) 
);
defparam mcyccntr_hi_1_s4.INIT=16'h2000;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(mcyccntr_hi_1_8),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I2(ic_n_negedge) 
);
defparam n81_s3.INIT=8'hBA;
  LUT4 inhibit_fdbk_s0 (
    .F(inhibit_fdbk),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam inhibit_fdbk_s0.INIT=16'h5710;
  DFFSE phisr_3_s0 (
    .Q(phisr_0[3]),
    .D(phisr_0[2]),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFSE phisr_2_s0 (
    .Q(phisr_0[2]),
    .D(phisr[1]),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFSE phisr_1_s0 (
    .Q(phisr[1]),
    .D(phisr_0[0]),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFSE phisr_0_s0 (
    .Q(phisr_0[0]),
    .D(n33_3),
    .CLK(clk_14m_d),
    .SET(n34_6),
    .CE(n38_4) 
);
  DFFRE mcyccntr_lo_2_s0 (
    .Q(mcyccntr_lo[2]),
    .D(n63_4),
    .CLK(clk_14m_d),
    .RESET(n81_7),
    .CE(n86_4) 
);
defparam mcyccntr_lo_2_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_1_s0 (
    .Q(mcyccntr_lo[1]),
    .D(n64_4),
    .CLK(clk_14m_d),
    .RESET(n81_7),
    .CE(n86_4) 
);
defparam mcyccntr_lo_1_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_0_s0 (
    .Q(mcyccntr_lo[0]),
    .D(n65_6),
    .CLK(clk_14m_d),
    .RESET(n81_7),
    .CE(n86_4) 
);
defparam mcyccntr_lo_0_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_1_s0 (
    .Q(cycle_d4),
    .D(n77_6),
    .CLK(clk_14m_d),
    .RESET(n84_4),
    .CE(mcyccntr_hi_1_8) 
);
defparam mcyccntr_hi_1_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_0_s0 (
    .Q(mcyccntr_hi[0]),
    .D(n78_7),
    .CLK(clk_14m_d),
    .RESET(n84_4),
    .CE(mcyccntr_hi_1_8) 
);
defparam mcyccntr_hi_0_s0.INIT=1'b0;
  DFFRE mc_d4_dly_1_s0 (
    .Q(cycle_d4_zz),
    .D(mc_d4_dly[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE mc_d4_dly_0_s0 (
    .Q(mc_d4_dly[0]),
    .D(cycle_d4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE mc_d3_dly_1_s0 (
    .Q(cycle_d3_zz),
    .D(mc_d3_dly[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE mc_d3_dly_0_s0 (
    .Q(mc_d3_dly[0]),
    .D(mcyccntr_hi[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE o_HH_TT_SEL_s0 (
    .Q(hh_tt_sel),
    .D(n158_5),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1  (
    .Q(rst_n),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(ff_enable) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1 .INIT=1'b1;
  DFFSE ic_n_negedge_s1 (
    .Q(ic_n_negedge),
    .D(n21_4),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(ff_enable) 
);
defparam ic_n_negedge_s1.INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .D(audio_mclk_d),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(ff_enable) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(ff_enable) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(ff_enable) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [2]),
    .CLK(clk_14m_d),
    .SET(GND),
    .CE(ff_enable) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1 .INIT=1'b1;
  INV n65_s2 (
    .O(n65_6),
    .I(mcyccntr_lo[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_timinggen_0 */
module IKAOPLL_rw_synchronizer_1 (
  clk_14m_d,
  n660_5,
  m_nc_sel_z_6,
  n86_4,
  w_cs1_n_9,
  w_bus_ssg_ready1,
  bus_write,
  ff_enable,
  bus_address,
  addrreg_wrrq
)
;
input clk_14m_d;
input n660_5;
input m_nc_sel_z_6;
input n86_4;
input w_cs1_n_9;
input w_bus_ssg_ready1;
input bus_write;
input ff_enable;
input [0:0] bus_address;
output addrreg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire n8_25;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I0(bus_address[0]),
    .I1(w_cs1_n_9),
    .I2(w_bus_ssg_ready1),
    .I3(bus_write) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=16'h1000;
  LUT4 n8_s13 (
    .F(n8_25),
    .I0(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .I2(addrreg_wrrq),
    .I3(ff_enable) 
);
defparam n8_s13.INIT=16'h0ECC;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(m_nc_sel_z_6) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(addrreg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_25),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(VCC) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_1 */
module IKAOPLL_rw_synchronizer_2 (
  clk_14m_d,
  n660_5,
  m_nc_sel_z_6,
  n86_4,
  w_cs1_n_9,
  bus_write,
  w_bus_ssg_ready1,
  ff_enable,
  bus_address,
  datareg_wrrq
)
;
input clk_14m_d;
input n660_5;
input m_nc_sel_z_6;
input n86_4;
input w_cs1_n_9;
input bus_write;
input w_bus_ssg_ready1;
input ff_enable;
input [0:0] bus_address;
output datareg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ;
wire n8_25;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I0(w_cs1_n_9),
    .I1(bus_write),
    .I2(bus_address[0]),
    .I3(w_bus_ssg_ready1) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s3 .INIT=16'h4000;
  LUT4 n8_s13 (
    .F(n8_25),
    .I0(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_7 ),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .I2(datareg_wrrq),
    .I3(ff_enable) 
);
defparam n8_s13.INIT=16'h0ECC;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(m_nc_sel_z_6) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(datareg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_25),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(VCC) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_2 */
module IKAOPLL_sr_13 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [7:0] d;
output [7:0] q_0;
output [7:0] q_1;
output [7:0] q_2;
output [7:0] q_last;
wire [7:0] \sr[0] ;
wire [7:0] \sr[2] ;
wire [7:0] \sr[3] ;
wire [7:0] \sr[5] ;
wire [7:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(d[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(d[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(d[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(q_0[7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(q_0[6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(q_0[5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(q_0[4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(q_0[3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(q_0[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(q_0[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(q_0[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(q_0[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(q_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(q_1[7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(q_1[6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(q_1[5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(q_1[4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(\sr[5] [7]),
    .D(q_1[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(\sr[5] [6]),
    .D(q_1[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(\sr[5] [5]),
    .D(q_1[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(\sr[5] [4]),
    .D(q_1[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(q_1[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(\sr[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(\sr[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(\sr[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(\sr[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(q_2[7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(q_2[6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(q_2[5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(q_2[4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(q_last[7]),
    .D(q_2[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(q_last[6]),
    .D(q_2[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(q_last[5]),
    .D(q_2[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(q_last[4]),
    .D(q_2[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(d[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_13 */
module IKAOPLL_d9reg_7 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n911_3,
  n905_5,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addr,
  d9reg_addrcntr,
  d_7_5,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n911_3;
input n905_5;
input clk_14m_d;
input n86_4;
input [7:0] d9reg_data;
input [6:4] d9reg_addr;
input [4:4] d9reg_addrcntr;
output d_7_5;
output [7:0] fnum;
wire d_7_4;
wire fnum_7_4;
wire fnum_6_4;
wire fnum_5_4;
wire fnum_4_4;
wire fnum_3_4;
wire fnum_2_4;
wire fnum_1_4;
wire fnum_0_4;
wire [7:0] d;
wire [7:0] q_0;
wire [7:0] q_1;
wire [7:0] q_2;
wire [7:0] q_last;
wire VCC;
wire GND;
  LUT4 d_7_s0 (
    .F(d[7]),
    .I0(d9reg_data[7]),
    .I1(q_last[7]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_7_s0.INIT=16'hAC00;
  LUT4 d_6_s0 (
    .F(d[6]),
    .I0(d9reg_data[6]),
    .I1(q_last[6]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_6_s0.INIT=16'hAC00;
  LUT4 d_5_s0 (
    .F(d[5]),
    .I0(d9reg_data[5]),
    .I1(q_last[5]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_5_s0.INIT=16'hAC00;
  LUT4 d_4_s0 (
    .F(d[4]),
    .I0(d9reg_data[4]),
    .I1(q_last[4]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_4_s0.INIT=16'hAC00;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(d9reg_data[3]),
    .I1(q_last[3]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_3_s0.INIT=16'hAC00;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[2]),
    .I1(q_last[2]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[1]),
    .I1(q_last[1]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_7_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 fnum_7_s (
    .F(fnum[7]),
    .I0(q_1[7]),
    .I1(fnum_7_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_7_s.INIT=16'h0A3C;
  LUT4 fnum_6_s (
    .F(fnum[6]),
    .I0(q_1[6]),
    .I1(fnum_6_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_6_s.INIT=16'h0A3C;
  LUT4 fnum_5_s (
    .F(fnum[5]),
    .I0(q_1[5]),
    .I1(fnum_5_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_5_s.INIT=16'h0A3C;
  LUT4 fnum_4_s (
    .F(fnum[4]),
    .I0(q_1[4]),
    .I1(fnum_4_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_4_s.INIT=16'h0A3C;
  LUT4 fnum_3_s (
    .F(fnum[3]),
    .I0(q_1[3]),
    .I1(fnum_3_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_3_s.INIT=16'h0A3C;
  LUT4 fnum_2_s (
    .F(fnum[2]),
    .I0(q_1[2]),
    .I1(fnum_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_2_s.INIT=16'h0A3C;
  LUT4 fnum_1_s (
    .F(fnum[1]),
    .I0(q_1[1]),
    .I1(fnum_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_1_s.INIT=16'h0A3C;
  LUT4 fnum_0_s (
    .F(fnum[0]),
    .I0(q_1[0]),
    .I1(fnum_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_0_s.INIT=16'h0A3C;
  LUT3 d_7_s1 (
    .F(d_7_4),
    .I0(d9reg_addr[5]),
    .I1(d9reg_addr[4]),
    .I2(d_7_5) 
);
defparam d_7_s1.INIT=8'h40;
  LUT3 fnum_7_s0 (
    .F(fnum_7_4),
    .I0(q_0[7]),
    .I1(q_2[7]),
    .I2(cycle_d4_zz) 
);
defparam fnum_7_s0.INIT=8'h3A;
  LUT3 fnum_6_s0 (
    .F(fnum_6_4),
    .I0(q_0[6]),
    .I1(q_2[6]),
    .I2(cycle_d4_zz) 
);
defparam fnum_6_s0.INIT=8'h3A;
  LUT3 fnum_5_s0 (
    .F(fnum_5_4),
    .I0(q_0[5]),
    .I1(q_2[5]),
    .I2(cycle_d4_zz) 
);
defparam fnum_5_s0.INIT=8'h3A;
  LUT3 fnum_4_s0 (
    .F(fnum_4_4),
    .I0(q_0[4]),
    .I1(q_2[4]),
    .I2(cycle_d4_zz) 
);
defparam fnum_4_s0.INIT=8'h3A;
  LUT3 fnum_3_s0 (
    .F(fnum_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam fnum_3_s0.INIT=8'h3A;
  LUT3 fnum_2_s0 (
    .F(fnum_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam fnum_2_s0.INIT=8'h3A;
  LUT3 fnum_1_s0 (
    .F(fnum_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam fnum_1_s0.INIT=8'h3A;
  LUT3 fnum_0_s0 (
    .F(fnum_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_0_s0.INIT=8'h3A;
  LUT4 d_7_s2 (
    .F(d_7_5),
    .I0(d9reg_addrcntr[4]),
    .I1(d9reg_addr[6]),
    .I2(n911_3),
    .I3(n905_5) 
);
defparam d_7_s2.INIT=16'h0100;
  IKAOPLL_sr_13 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[7:0]),
    .q_0(q_0[7:0]),
    .q_1(q_1[7:0]),
    .q_2(q_2[7:0]),
    .q_last(q_last[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_7 */
module IKAOPLL_sr_14 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_14 */
module IKAOPLL_d9reg_8 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addr,
  d_0_4,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input clk_14m_d;
input n86_4;
input [0:0] d9reg_data;
input [5:4] d9reg_addr;
output d_0_4;
output [8:8] fnum;
wire fnum_8_4;
wire [0:0] d;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 fnum_8_s (
    .F(fnum[8]),
    .I0(q_1[0]),
    .I1(fnum_8_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam fnum_8_s.INIT=16'h0A3C;
  LUT3 d_0_s1 (
    .F(d_0_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5) 
);
defparam d_0_s1.INIT=8'h40;
  LUT3 fnum_8_s0 (
    .F(fnum_8_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_8_s0.INIT=8'h3A;
  IKAOPLL_sr_14 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_8 */
module IKAOPLL_sr_15 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [2:0] d;
output [2:0] q_0;
output [2:0] q_1;
output [2:0] q_2;
output [2:0] q_last;
wire [2:0] \sr[0] ;
wire [2:0] \sr[2] ;
wire [2:0] \sr[3] ;
wire [2:0] \sr[5] ;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_15 */
module IKAOPLL_d9reg_9 (
  d_0_4,
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  clk_14m_d,
  n86_4,
  d9reg_data,
  block
)
;
input d_0_4;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input clk_14m_d;
input n86_4;
input [3:1] d9reg_data;
output [2:0] block;
wire block_2_4;
wire block_1_4;
wire block_0_4;
wire [2:0] d;
wire [2:0] q_0;
wire [2:0] q_1;
wire [2:0] q_2;
wire [2:0] q_last;
wire VCC;
wire GND;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[3]),
    .I1(q_last[2]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[2]),
    .I1(q_last[1]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[1]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 block_2_s (
    .F(block[2]),
    .I0(q_1[2]),
    .I1(block_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam block_2_s.INIT=16'h0A3C;
  LUT4 block_1_s (
    .F(block[1]),
    .I0(q_1[1]),
    .I1(block_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam block_1_s.INIT=16'h0A3C;
  LUT4 block_0_s (
    .F(block[0]),
    .I0(q_1[0]),
    .I1(block_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam block_0_s.INIT=16'h0A3C;
  LUT3 block_2_s0 (
    .F(block_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam block_2_s0.INIT=8'h3A;
  LUT3 block_1_s0 (
    .F(block_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam block_1_s0.INIT=8'h3A;
  LUT3 block_0_s0 (
    .F(block_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam block_0_s0.INIT=8'h3A;
  IKAOPLL_sr_15 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[2:0]),
    .q_0(q_0[2:0]),
    .q_1(q_1[2:0]),
    .q_2(q_2[2:0]),
    .q_last(q_last[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_9 */
module IKAOPLL_sr_16 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_16 */
module IKAOPLL_d9reg_10 (
  d_0_4,
  rst_n,
  clk_14m_d,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input d_0_4;
input rst_n;
input clk_14m_d;
input n86_4;
input [4:4] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[4]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  IKAOPLL_sr_16 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_10 */
module IKAOPLL_sr_17 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_17 */
module IKAOPLL_d9reg_11 (
  d_0_4,
  rst_n,
  clk_14m_d,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input d_0_4;
input rst_n;
input clk_14m_d;
input n86_4;
input [5:5] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[5]),
    .I1(q_last[0]),
    .I2(d_0_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  IKAOPLL_sr_17 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_11 */
module IKAOPLL_sr_18 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [3:0] d;
output [3:0] q_0;
output [3:0] q_1;
output [3:0] q_2;
output [3:0] q_last;
wire [3:0] \sr[0] ;
wire [3:0] \sr[2] ;
wire [3:0] \sr[3] ;
wire [3:0] \sr[5] ;
wire [3:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(q_0[3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(q_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(q_1[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_18 */
module IKAOPLL_d9reg_12 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addr,
  d_3_4,
  vol_reg
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input clk_14m_d;
input n86_4;
input [3:0] d9reg_data;
input [5:4] d9reg_addr;
output d_3_4;
output [3:0] vol_reg;
wire vol_reg_3_4;
wire vol_reg_2_4;
wire vol_reg_1_4;
wire vol_reg_0_4;
wire [3:0] d;
wire [3:0] q_0;
wire [3:0] q_1;
wire [3:0] q_2;
wire [3:0] q_last;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(d9reg_data[3]),
    .I1(q_last[3]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_3_s0.INIT=16'hAC00;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[2]),
    .I1(q_last[2]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[1]),
    .I1(q_last[1]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 vol_reg_3_s (
    .F(vol_reg[3]),
    .I0(q_1[3]),
    .I1(vol_reg_3_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_3_s.INIT=16'h0A3C;
  LUT4 vol_reg_2_s (
    .F(vol_reg[2]),
    .I0(q_1[2]),
    .I1(vol_reg_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_2_s.INIT=16'h0A3C;
  LUT4 vol_reg_1_s (
    .F(vol_reg[1]),
    .I0(q_1[1]),
    .I1(vol_reg_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_1_s.INIT=16'h0A3C;
  LUT4 vol_reg_0_s (
    .F(vol_reg[0]),
    .I0(q_1[0]),
    .I1(vol_reg_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_0_s.INIT=16'h0A3C;
  LUT3 d_3_s1 (
    .F(d_3_4),
    .I0(d9reg_addr[4]),
    .I1(d9reg_addr[5]),
    .I2(d_7_5) 
);
defparam d_3_s1.INIT=8'h80;
  LUT3 vol_reg_3_s0 (
    .F(vol_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_3_s0.INIT=8'h3A;
  LUT3 vol_reg_2_s0 (
    .F(vol_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_2_s0.INIT=8'h3A;
  LUT3 vol_reg_1_s0 (
    .F(vol_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_1_s0.INIT=8'h3A;
  LUT3 vol_reg_0_s0 (
    .F(vol_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_0_s0.INIT=8'h3A;
  IKAOPLL_sr_18 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[3:0]),
    .q_0(q_0[3:0]),
    .q_1(q_1[3:0]),
    .q_2(q_2[3:0]),
    .q_last(q_last[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_12 */
module IKAOPLL_sr_19 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [3:0] d;
output [3:0] q_0;
output [3:0] q_1;
output [3:0] q_2;
output [3:0] q_last;
wire [3:0] \sr[0] ;
wire [3:0] \sr[2] ;
wire [3:0] \sr[3] ;
wire [3:0] \sr[5] ;
wire [3:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(q_0[3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(q_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(q_1[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(q_1[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(q_2[3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_19 */
module IKAOPLL_d9reg_13 (
  d_3_4,
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  clk_14m_d,
  n86_4,
  d9reg_data,
  inst_reg
)
;
input d_3_4;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input clk_14m_d;
input n86_4;
input [7:4] d9reg_data;
output [3:0] inst_reg;
wire inst_reg_3_4;
wire inst_reg_2_4;
wire inst_reg_1_4;
wire inst_reg_0_4;
wire [3:0] d;
wire [3:0] q_0;
wire [3:0] q_1;
wire [3:0] q_2;
wire [3:0] q_last;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(d9reg_data[7]),
    .I1(q_last[3]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_3_s0.INIT=16'hAC00;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(d9reg_data[6]),
    .I1(q_last[2]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_2_s0.INIT=16'hAC00;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[5]),
    .I1(q_last[1]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[4]),
    .I1(q_last[0]),
    .I2(d_3_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 inst_reg_3_s (
    .F(inst_reg[3]),
    .I0(q_1[3]),
    .I1(inst_reg_3_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_3_s.INIT=16'h0A3C;
  LUT4 inst_reg_2_s (
    .F(inst_reg[2]),
    .I0(q_1[2]),
    .I1(inst_reg_2_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_2_s.INIT=16'h0A3C;
  LUT4 inst_reg_1_s (
    .F(inst_reg[1]),
    .I0(q_1[1]),
    .I1(inst_reg_1_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_1_s.INIT=16'h0A3C;
  LUT4 inst_reg_0_s (
    .F(inst_reg[0]),
    .I0(q_1[0]),
    .I1(inst_reg_0_4),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_0_s.INIT=16'h0A3C;
  LUT3 inst_reg_3_s0 (
    .F(inst_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_3_s0.INIT=8'h3A;
  LUT3 inst_reg_2_s0 (
    .F(inst_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_2_s0.INIT=8'h3A;
  LUT3 inst_reg_1_s0 (
    .F(inst_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_1_s0.INIT=8'h3A;
  LUT3 inst_reg_0_s0 (
    .F(inst_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_0_s0.INIT=8'h3A;
  IKAOPLL_sr_19 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[3:0]),
    .q_0(q_0[3:0]),
    .q_1(q_1[3:0]),
    .q_2(q_2[3:0]),
    .q_last(q_last[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_13 */
module IKAOPLL_sr_20 (
  clk_14m_d,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input clk_14m_d;
input n86_4;
input [1:0] d;
output [1:0] q_0;
output [1:0] q_1;
output [1:0] q_2;
output [1:0] q_last;
wire [1:0] \sr[0] ;
wire [1:0] \sr[2] ;
wire [1:0] \sr[3] ;
wire [1:0] \sr[5] ;
wire [1:0] \sr[6] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_20 */
module IKAOPLL_d9reg_14 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n905_5,
  n911_3,
  clk_14m_d,
  n86_4,
  d9reg_data,
  d9reg_addrcntr,
  d9reg_addr,
  bank_reg
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n905_5;
input n911_3;
input clk_14m_d;
input n86_4;
input [1:0] d9reg_data;
input [4:4] d9reg_addrcntr;
input [6:4] d9reg_addr;
output [1:0] bank_reg;
wire d_1_4;
wire bank_reg_1_5;
wire bank_reg_0_5;
wire d_1_5;
wire [1:0] d;
wire [1:0] q_0;
wire [1:0] q_1;
wire [1:0] q_2;
wire [1:0] q_last;
wire VCC;
wire GND;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(d9reg_data[1]),
    .I1(q_last[1]),
    .I2(d_1_4),
    .I3(rst_n) 
);
defparam d_1_s0.INIT=16'hAC00;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(d9reg_data[0]),
    .I1(q_last[0]),
    .I2(d_1_4),
    .I3(rst_n) 
);
defparam d_0_s0.INIT=16'hAC00;
  LUT4 bank_reg_1_s0 (
    .F(bank_reg[1]),
    .I0(q_1[1]),
    .I1(bank_reg_1_5),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam bank_reg_1_s0.INIT=16'h0A3C;
  LUT4 bank_reg_0_s0 (
    .F(bank_reg[0]),
    .I0(q_1[0]),
    .I1(bank_reg_0_5),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam bank_reg_0_s0.INIT=16'h0A3C;
  LUT4 d_1_s1 (
    .F(d_1_4),
    .I0(d9reg_addrcntr[4]),
    .I1(d9reg_addr[4]),
    .I2(d_1_5),
    .I3(n905_5) 
);
defparam d_1_s1.INIT=16'h1000;
  LUT3 bank_reg_1_s1 (
    .F(bank_reg_1_5),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam bank_reg_1_s1.INIT=8'h3A;
  LUT3 bank_reg_0_s1 (
    .F(bank_reg_0_5),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam bank_reg_0_s1.INIT=8'h3A;
  LUT3 d_1_s2 (
    .F(d_1_5),
    .I0(d9reg_addr[5]),
    .I1(n911_3),
    .I2(d9reg_addr[6]) 
);
defparam d_1_s2.INIT=8'h10;
  IKAOPLL_sr_20 u_d9reg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d(d[1:0]),
    .q_0(q_0[1:0]),
    .q_1(q_1[1:0]),
    .q_2(q_2[1:0]),
    .q_last(q_last[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_14 */
module IKAOPLL_instrom_0 (
  clk_14m_d,
  m_nc_sel_z_6,
  perc_proc_d,
  bank_reg,
  perc_proc,
  inst_reg,
  dm_rom,
  dc_rom,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_6,
  mem_q_7,
  mem_q_8,
  mem_q_9,
  mem_q_10,
  mem_q_11,
  mem_q_12,
  mem_q_13,
  mem_q_14,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_33,
  mem_q_34,
  mem_q_35,
  mem_q_36,
  mem_q_37,
  mem_q_38,
  mem_q_40,
  mem_q_41,
  mem_q_42,
  mem_q_43,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  mem_q_48,
  mem_q_49,
  mem_q_50,
  mem_q_51,
  fb_rom,
  tl_rom,
  mem_addr
)
;
input clk_14m_d;
input m_nc_sel_z_6;
input perc_proc_d;
input [1:0] bank_reg;
input [4:0] perc_proc;
input [3:0] inst_reg;
output dm_rom;
output dc_rom;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_6;
output mem_q_7;
output mem_q_8;
output mem_q_9;
output mem_q_10;
output mem_q_11;
output mem_q_12;
output mem_q_13;
output mem_q_14;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_33;
output mem_q_34;
output mem_q_35;
output mem_q_36;
output mem_q_37;
output mem_q_38;
output mem_q_40;
output mem_q_41;
output mem_q_42;
output mem_q_43;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output mem_q_48;
output mem_q_49;
output mem_q_50;
output mem_q_51;
output [2:0] fb_rom;
output [5:0] tl_rom;
output [4:4] mem_addr;
wire percussion_sel_4;
wire mem_addr_3_5;
wire mem_addr_3_6;
wire mem_addr_0_5;
wire mem_addr_3_7;
wire mem_addr_3_8;
wire [3:0] mem_addr_0;
wire [31:29] DO;
wire VCC;
wire GND;
  LUT4 percussion_sel_s0 (
    .F(mem_addr[4]),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc_d),
    .I3(percussion_sel_4) 
);
defparam percussion_sel_s0.INIT=16'hFEFF;
  LUT4 mem_addr_3_s1 (
    .F(mem_addr_0[3]),
    .I0(mem_addr_3_5),
    .I1(mem_addr_3_6),
    .I2(inst_reg[3]),
    .I3(mem_addr[4]) 
);
defparam mem_addr_3_s1.INIT=16'h11F0;
  LUT3 mem_addr_1_s1 (
    .F(mem_addr_0[1]),
    .I0(mem_addr[4]),
    .I1(inst_reg[1]),
    .I2(mem_addr_3_5) 
);
defparam mem_addr_1_s1.INIT=8'h0E;
  LUT4 mem_addr_0_s1 (
    .F(mem_addr_0[0]),
    .I0(perc_proc[0]),
    .I1(perc_proc[2]),
    .I2(perc_proc[4]),
    .I3(mem_addr_0_5) 
);
defparam mem_addr_0_s1.INIT=16'hFEFF;
  LUT3 percussion_sel_s1 (
    .F(percussion_sel_4),
    .I0(perc_proc[2]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]) 
);
defparam percussion_sel_s1.INIT=8'h01;
  LUT3 mem_addr_3_s2 (
    .F(mem_addr_3_5),
    .I0(mem_addr_3_7),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]) 
);
defparam mem_addr_3_s2.INIT=8'h01;
  LUT3 mem_addr_3_s3 (
    .F(mem_addr_3_6),
    .I0(mem_addr_3_8),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]) 
);
defparam mem_addr_3_s3.INIT=8'h01;
  LUT4 mem_addr_0_s2 (
    .F(mem_addr_0_5),
    .I0(inst_reg[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[3]),
    .I3(perc_proc_d) 
);
defparam mem_addr_0_s2.INIT=16'h033D;
  LUT4 mem_addr_3_s4 (
    .F(mem_addr_3_7),
    .I0(perc_proc[0]),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]),
    .I3(perc_proc_d) 
);
defparam mem_addr_3_s4.INIT=16'hFEE9;
  LUT4 mem_addr_3_s5 (
    .F(mem_addr_3_8),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]),
    .I3(perc_proc_d) 
);
defparam mem_addr_3_s5.INIT=16'hFEE9;
  LUT3 mem_addr_2_s2 (
    .F(mem_addr_0[2]),
    .I0(inst_reg[2]),
    .I1(mem_addr[4]),
    .I2(mem_addr_3_6) 
);
defparam mem_addr_2_s2.INIT=8'h0E;
  pROM mem_q_0_s2 (
    .DO({mem_q_31,mem_q_30,mem_q_29,mem_q_28,mem_q_27,mem_q_26,mem_q_25,mem_q_24,mem_q_23,mem_q_22,mem_q_21,mem_q_20,mem_q_19,mem_q_18,mem_q_17,mem_q_16,mem_q_15,mem_q_14,mem_q_13,mem_q_12,mem_q_11,mem_q_10,mem_q_9,mem_q_8,mem_q_7,mem_q_6,mem_q_5,mem_q_4,mem_q_3,mem_q_2,mem_q_1,mem_q_0}),
    .CLK(clk_14m_d),
    .CE(m_nc_sel_z_6),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,bank_reg[1:0],mem_addr[4],mem_addr_0[3:0],GND,VCC,VCC,VCC,VCC}) 
);
defparam mem_q_0_s2.BIT_WIDTH=32;
defparam mem_q_0_s2.INIT_RAM_00=256'h882F1007E70101F8B7F6020896847207FC241213FF872133E7FF010700000000;
defparam mem_q_0_s2.INIT_RAM_01=256'hFE151113C9320032FF252492FF882122FEA410048F5F801766451107F7FF0007;
defparam mem_q_0_s2.INIT_RAM_02=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.INIT_RAM_04=256'h57112206FF745805561F6009FF327B04FF227705FF327F0B954F100600000000;
defparam mem_q_0_s2.INIT_RAM_05=256'hFF24297CFF31BF7C9C41FF77FF537F72C956FF36FF3520044625200673440006;
defparam mem_q_0_s2.INIT_RAM_06=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.INIT_RAM_08=256'h884F1007F6912207F7960208F6947107FF143213F8637633F664011600000000;
defparam mem_q_0_s2.INIT_RAM_09=256'h98540FF5DFD3FFFBFFF37F75FF732F17CF532F02FF23FF77F7505F1566644279;
defparam mem_q_0_s2.INIT_RAM_0A=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.INIT_RAM_0C=256'h882F1007AFC20032F7F60208F6846207FCA22282FF872132C881422700000000;
defparam mem_q_0_s2.INIT_RAM_0D=256'hAF1F5008AF4F3006F9328F3267541106FFA82122BA8A500247110F01F7F30107;
defparam mem_q_0_s2.INIT_RAM_0E=256'h00000000000000000A0A05050D0804080F08060DF0805090C080A070D0F060A0;
defparam mem_q_0_s2.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s2.READ_MODE=1'b0;
defparam mem_q_0_s2.RESET_MODE="SYNC";
  pROM mem_q_0_s4 (
    .DO({DO[31:29],tl_rom[5:0],dc_rom,dm_rom,fb_rom[2:0],mem_q_51,mem_q_50,mem_q_49,mem_q_48,mem_q_47,mem_q_46,mem_q_45,mem_q_44,mem_q_43,mem_q_42,mem_q_41,mem_q_40,mem_q_38,mem_q_37,mem_q_36,mem_q_35,mem_q_34,mem_q_33}),
    .CLK(clk_14m_d),
    .CE(m_nc_sel_z_6),
    .OCE(GND),
    .RESET(GND),
    .AD({GND,GND,bank_reg[1:0],mem_addr[4],mem_addr_0[3:0],GND,VCC,VCC,VCC,VCC}) 
);
defparam mem_q_0_s4.BIT_WIDTH=32;
defparam mem_q_0_s4.INIT_RAM_00=256'h0E9C70480B1438500F183088071C78480C8008CC0D3448C80F5CF84800000000;
defparam mem_q_0_s4.INIT_RAM_01=256'h048CC04C0A0C004A0614E440119D09C801C408CC05E0F0480D98D04816D030C8;
defparam mem_q_0_s4.INIT_RAM_02=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.INIT_RAM_04=256'h0E1C9C480C181CC00B94BC8C141F1CD00894904908931CCA0D9CF04800000000;
defparam mem_q_0_s4.INIT_RAM_05=256'h06943C700B983C00088DB0140E03FE4E0D9CF04808149001068C9C020D9DD460;
defparam mem_q_0_s4.INIT_RAM_06=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.INIT_RAM_08=256'h0D9C70480138500C0F18108805BCB8480B0008CC028004020D1CB88800000000;
defparam mem_q_0_s4.INIT_RAM_09=256'h001C3A88001C1C4800007960129D09C80C1800000F1C298A038CC04805083DD6;
defparam mem_q_0_s4.INIT_RAM_0A=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.INIT_RAM_0C=256'h0E9C7048028000880F183088061C784804202C480A3448C8029810C800000000;
defparam mem_q_0_s4.INIT_RAM_0D=256'h068070500600F058099400560898B8580F1D49CA083E094812800D48115C30C8;
defparam mem_q_0_s4.INIT_RAM_0E=256'h000000000000000000000008000000080000000800000140000000400C3C0040;
defparam mem_q_0_s4.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam mem_q_0_s4.READ_MODE=1'b0;
defparam mem_q_0_s4.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_instrom_0 */
module IKAOPLL_reg_0 (
  clk_14m_d,
  ff_memreq_15,
  w_cs1_n_9,
  n660_5,
  n1827_7,
  n86_4,
  cycle_12,
  m_nc_sel,
  cycle_d3_zz,
  ic_n_negedge,
  ff_enable,
  cycle_d4_zz,
  rst_n,
  w_bus_ssg_ready1,
  bus_write,
  \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  phisr,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  bus_address,
  eg_envcntr_test_data,
  rhythm_en,
  m_nc_sel_z,
  cust_inst_sel_z,
  inst_latch_oe,
  kon_z,
  kon,
  m_nc_sel_z_6,
  am,
  pm,
  dc,
  dm,
  etyp_reg,
  ksr_reg,
  \ksl_reg[0] ,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \ar_reg[1] ,
  \dr_reg[0] ,
  \dr_reg[1] ,
  \rr_reg[0] ,
  \rr_reg[1] ,
  test,
  tl,
  mul,
  sl,
  fb,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_6,
  mem_q_7,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_33,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  fnum,
  fnum_15,
  block,
  q_0,
  q_1,
  q_2
)
;
input clk_14m_d;
input ff_memreq_15;
input w_cs1_n_9;
input n660_5;
input n1827_7;
input n86_4;
input cycle_12;
input m_nc_sel;
input cycle_d3_zz;
input ic_n_negedge;
input ff_enable;
input cycle_d4_zz;
input rst_n;
input w_bus_ssg_ready1;
input bus_write;
input [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
input [1:1] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
input [1:1] phisr;
input [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [0:0] bus_address;
output eg_envcntr_test_data;
output rhythm_en;
output m_nc_sel_z;
output cust_inst_sel_z;
output inst_latch_oe;
output kon_z;
output kon;
output m_nc_sel_z_6;
output am;
output pm;
output dc;
output dm;
output [1:0] etyp_reg;
output [1:0] ksr_reg;
output [1:0] \ksl_reg[0] ;
output [1:0] \ksl_reg[1] ;
output [3:0] \ar_reg[0] ;
output [3:0] \ar_reg[1] ;
output [3:0] \dr_reg[0] ;
output [3:0] \dr_reg[1] ;
output [3:0] \rr_reg[0] ;
output [3:0] \rr_reg[1] ;
output [3:0] test;
output [5:0] tl;
output [3:0] mul;
output [3:0] sl;
output [2:0] fb;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_6;
output mem_q_7;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_33;
output mem_q_34;
output mem_q_35;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output [7:0] fnum;
output [8:8] fnum_15;
output [2:0] block;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire n1429_4;
wire n2119_4;
wire n2123_4;
wire n2135_4;
wire n2143_4;
wire n2150_4;
wire n2154_4;
wire n2166_4;
wire n2170_4;
wire n2182_4;
wire n2188_4;
wire n2200_4;
wire perc_proc_d;
wire cust_inst_sel;
wire n1066_3;
wire \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ;
wire n836_4;
wire n905_4;
wire n2182_5;
wire kon_3;
wire kon_4;
wire cust_inst_sel_4;
wire n905_5;
wire tl_5_4;
wire tl_4_4;
wire tl_3_4;
wire tl_2_4;
wire am_4;
wire pm_4;
wire mul_3_4;
wire mul_2_4;
wire mul_1_4;
wire mul_0_4;
wire sl_3_4;
wire sl_2_4;
wire sl_1_4;
wire sl_0_4;
wire tl_1_5;
wire n2182_6;
wire kon_5;
wire kon_6;
wire kon_7;
wire tl_5_5;
wire tl_4_5;
wire tl_3_5;
wire tl_2_5;
wire n2182_7;
wire n2150_7;
wire n2119_8;
wire n2193_6;
wire dc_reg;
wire dm_reg;
wire d9reg_en;
wire d9reg_wrdata_queued_n;
wire cyc13;
wire n881_1;
wire n881_2;
wire n880_1;
wire n880_2;
wire n879_1;
wire n879_2;
wire n878_1;
wire n878_0_COUT;
wire n908_1_SUM;
wire n908_3;
wire n909_1_SUM;
wire n909_3;
wire n910_1_SUM;
wire n910_3;
wire n911_1_SUM;
wire n911_3;
wire n882_6;
wire addrreg_wrrq;
wire datareg_wrrq;
wire d_7_5;
wire d_0_4;
wire d_3_4;
wire dm_rom;
wire dc_rom;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp ;
wire [7:0] d1reg_addr;
wire [1:0] am_reg;
wire [1:0] pm_reg;
wire [3:0] \mul_reg[0] ;
wire [3:0] \mul_reg[1] ;
wire [3:0] \sl_reg[0] ;
wire [3:0] \sl_reg[1] ;
wire [5:0] tl_reg;
wire [2:0] fb_reg;
wire [4:0] rhythm_reg;
wire [6:0] d9reg_addr;
wire [7:0] d9reg_data;
wire [4:0] d9reg_addrcntr;
wire [4:0] perc_proc;
wire [3:0] vol_reg_latch;
wire [3:0] inst_reg_latch;
wire [0:0] q_0_0;
wire [0:0] q_1_0;
wire [0:0] q_2_0;
wire [3:0] vol_reg;
wire [3:0] inst_reg;
wire [1:0] bank_reg;
wire [51:8] mem_q_8;
wire [2:0] fb_rom;
wire [5:0] tl_rom;
wire [4:4] mem_addr;
wire VCC;
wire GND;
  LUT2 n1429_s1 (
    .F(n1429_4),
    .I0(addrreg_wrrq),
    .I1(n86_4) 
);
defparam n1429_s1.INIT=4'h8;
  LUT3 n2119_s1 (
    .F(n2119_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2119_8) 
);
defparam n2119_s1.INIT=8'h10;
  LUT3 n2123_s1 (
    .F(n2123_4),
    .I0(d1reg_addr[1]),
    .I1(d1reg_addr[0]),
    .I2(n2119_8) 
);
defparam n2123_s1.INIT=8'h40;
  LUT3 n2135_s1 (
    .F(n2135_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2119_8) 
);
defparam n2135_s1.INIT=8'h40;
  LUT3 n2143_s1 (
    .F(n2143_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2119_8) 
);
defparam n2143_s1.INIT=8'h80;
  LUT3 n2150_s1 (
    .F(n2150_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2150_7) 
);
defparam n2150_s1.INIT=8'h10;
  LUT3 n2154_s1 (
    .F(n2154_4),
    .I0(d1reg_addr[1]),
    .I1(d1reg_addr[0]),
    .I2(n2150_7) 
);
defparam n2154_s1.INIT=8'h40;
  LUT3 n2166_s1 (
    .F(n2166_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2150_7) 
);
defparam n2166_s1.INIT=8'h40;
  LUT3 n2170_s1 (
    .F(n2170_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2150_7) 
);
defparam n2170_s1.INIT=8'h80;
  LUT3 n2182_s1 (
    .F(n2182_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2182_5) 
);
defparam n2182_s1.INIT=8'h40;
  LUT3 n2188_s1 (
    .F(n2188_4),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2182_5) 
);
defparam n2188_s1.INIT=8'h80;
  LUT3 n2200_s1 (
    .F(n2200_4),
    .I0(datareg_wrrq),
    .I1(d9reg_en),
    .I2(n86_4) 
);
defparam n2200_s1.INIT=8'h80;
  LUT2 perc_proc_d_s0 (
    .F(perc_proc_d),
    .I0(rhythm_en),
    .I1(cyc13) 
);
defparam perc_proc_d_s0.INIT=4'h8;
  LUT4 kon_s (
    .F(kon),
    .I0(q_1_0[0]),
    .I1(kon_3),
    .I2(cycle_d3_zz),
    .I3(kon_4) 
);
defparam kon_s.INIT=16'h3FB3;
  LUT4 cust_inst_sel_s0 (
    .F(cust_inst_sel),
    .I0(inst_reg[1]),
    .I1(inst_reg[0]),
    .I2(inst_reg[3]),
    .I3(cust_inst_sel_4) 
);
defparam cust_inst_sel_s0.INIT=16'h0100;
  LUT2 n1066_s0 (
    .F(n1066_3),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]) 
);
defparam n1066_s0.INIT=4'hE;
  LUT2 \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2 .INIT=4'h1;
  LUT2 n836_s1 (
    .F(n836_4),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]) 
);
defparam n836_s1.INIT=4'h1;
  LUT3 n905_s1 (
    .F(n905_4),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n905_5) 
);
defparam n905_s1.INIT=8'h07;
  LUT4 m_nc_sel_z_s2 (
    .F(m_nc_sel_z_6),
    .I0(ic_n_negedge),
    .I1(phisr[1]),
    .I2(ff_enable),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam m_nc_sel_z_s2.INIT=16'h10FF;
  LUT4 tl_5_s (
    .F(tl[5]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[3]),
    .I2(tl_5_4),
    .I3(m_nc_sel_z) 
);
defparam tl_5_s.INIT=16'h0F44;
  LUT4 tl_4_s (
    .F(tl[4]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[2]),
    .I2(tl_4_4),
    .I3(m_nc_sel_z) 
);
defparam tl_4_s.INIT=16'h0F44;
  LUT4 tl_3_s (
    .F(tl[3]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[1]),
    .I2(tl_3_4),
    .I3(m_nc_sel_z) 
);
defparam tl_3_s.INIT=16'h0F44;
  LUT4 tl_2_s (
    .F(tl[2]),
    .I0(inst_latch_oe),
    .I1(vol_reg_latch[0]),
    .I2(tl_2_4),
    .I3(m_nc_sel_z) 
);
defparam tl_2_s.INIT=16'h0F44;
  LUT4 am_s (
    .F(am),
    .I0(mem_q_8[51]),
    .I1(am_reg[0]),
    .I2(m_nc_sel_z),
    .I3(am_4) 
);
defparam am_s.INIT=16'hCFA0;
  LUT4 pm_s (
    .F(pm),
    .I0(mem_q_8[49]),
    .I1(pm_reg[0]),
    .I2(m_nc_sel_z),
    .I3(pm_4) 
);
defparam pm_s.INIT=16'hCFA0;
  LUT4 mul_3_s (
    .F(mul[3]),
    .I0(mem_q_8[43]),
    .I1(mul_3_4),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam mul_3_s.INIT=16'h3AC0;
  LUT4 mul_2_s (
    .F(mul[2]),
    .I0(mem_q_8[42]),
    .I1(\mul_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(mul_2_4) 
);
defparam mul_2_s.INIT=16'hCFA0;
  LUT4 mul_1_s (
    .F(mul[1]),
    .I0(mem_q_8[41]),
    .I1(\mul_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(mul_1_4) 
);
defparam mul_1_s.INIT=16'hCFA0;
  LUT4 mul_0_s (
    .F(mul[0]),
    .I0(mem_q_8[40]),
    .I1(\mul_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(mul_0_4) 
);
defparam mul_0_s.INIT=16'hCFA0;
  LUT4 sl_3_s (
    .F(sl[3]),
    .I0(mem_q_8[15]),
    .I1(\sl_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(sl_3_4) 
);
defparam sl_3_s.INIT=16'hCFA0;
  LUT4 sl_2_s (
    .F(sl[2]),
    .I0(mem_q_8[14]),
    .I1(\sl_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(sl_2_4) 
);
defparam sl_2_s.INIT=16'hCFA0;
  LUT4 sl_1_s (
    .F(sl[1]),
    .I0(mem_q_8[13]),
    .I1(\sl_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(sl_1_4) 
);
defparam sl_1_s.INIT=16'hCFA0;
  LUT4 sl_0_s (
    .F(sl[0]),
    .I0(mem_q_8[12]),
    .I1(\sl_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(sl_0_4) 
);
defparam sl_0_s.INIT=16'hCFA0;
  LUT4 tl_1_s (
    .F(tl[1]),
    .I0(tl_rom[1]),
    .I1(tl_reg[1]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_1_s.INIT=16'hCA00;
  LUT4 tl_0_s (
    .F(tl[0]),
    .I0(tl_rom[0]),
    .I1(tl_reg[0]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_0_s.INIT=16'hCA00;
  LUT3 dc_s (
    .F(dc),
    .I0(dc_rom),
    .I1(dc_reg),
    .I2(cust_inst_sel_z) 
);
defparam dc_s.INIT=8'hCA;
  LUT3 dm_s (
    .F(dm),
    .I0(dm_rom),
    .I1(dm_reg),
    .I2(cust_inst_sel_z) 
);
defparam dm_s.INIT=8'hCA;
  LUT3 fb_2_s (
    .F(fb[2]),
    .I0(fb_rom[2]),
    .I1(fb_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam fb_2_s.INIT=8'hCA;
  LUT3 fb_1_s (
    .F(fb[1]),
    .I0(fb_rom[1]),
    .I1(fb_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam fb_1_s.INIT=8'hCA;
  LUT3 fb_0_s (
    .F(fb[0]),
    .I0(fb_rom[0]),
    .I1(fb_reg[0]),
    .I2(cust_inst_sel_z) 
);
defparam fb_0_s.INIT=8'hCA;
  LUT3 n2182_s2 (
    .F(n2182_5),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(n2182_6) 
);
defparam n2182_s2.INIT=8'h80;
  LUT4 kon_s0 (
    .F(kon_3),
    .I0(rhythm_reg[4]),
    .I1(kon_5),
    .I2(kon_6),
    .I3(kon_7) 
);
defparam kon_s0.INIT=16'hD000;
  LUT4 kon_s1 (
    .F(kon_4),
    .I0(q_2_0[0]),
    .I1(q_0_0[0]),
    .I2(cycle_d3_zz),
    .I3(cycle_d4_zz) 
);
defparam kon_s1.INIT=16'hFA0C;
  LUT2 cust_inst_sel_s1 (
    .F(cust_inst_sel_4),
    .I0(inst_reg[2]),
    .I1(mem_addr[4]) 
);
defparam cust_inst_sel_s1.INIT=4'h1;
  LUT3 n905_s2 (
    .F(n905_5),
    .I0(addrreg_wrrq),
    .I1(d9reg_wrdata_queued_n),
    .I2(rst_n) 
);
defparam n905_s2.INIT=8'h10;
  LUT4 tl_5_s0 (
    .F(tl_5_4),
    .I0(tl_reg[5]),
    .I1(tl_5_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_5_s0.INIT=16'hF5C3;
  LUT4 tl_4_s0 (
    .F(tl_4_4),
    .I0(tl_reg[4]),
    .I1(tl_4_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_4_s0.INIT=16'hF5C3;
  LUT4 tl_3_s0 (
    .F(tl_3_4),
    .I0(tl_reg[3]),
    .I1(tl_3_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_3_s0.INIT=16'hF5C3;
  LUT4 tl_2_s0 (
    .F(tl_2_4),
    .I0(tl_reg[2]),
    .I1(tl_2_5),
    .I2(inst_latch_oe),
    .I3(cust_inst_sel_z) 
);
defparam tl_2_s0.INIT=16'hF5C3;
  LUT4 am_s0 (
    .F(am_4),
    .I0(am_reg[1]),
    .I1(mem_q_8[50]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam am_s0.INIT=16'hFA0C;
  LUT4 pm_s0 (
    .F(pm_4),
    .I0(pm_reg[1]),
    .I1(mem_q_8[48]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam pm_s0.INIT=16'hFA0C;
  LUT3 mul_3_s0 (
    .F(mul_3_4),
    .I0(\mul_reg[1] [3]),
    .I1(\mul_reg[0] [3]),
    .I2(m_nc_sel_z) 
);
defparam mul_3_s0.INIT=8'h3A;
  LUT4 mul_2_s0 (
    .F(mul_2_4),
    .I0(\mul_reg[1] [2]),
    .I1(mem_q_8[38]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_2_s0.INIT=16'hFA0C;
  LUT4 mul_1_s0 (
    .F(mul_1_4),
    .I0(\mul_reg[1] [1]),
    .I1(mem_q_8[37]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_1_s0.INIT=16'hFA0C;
  LUT4 mul_0_s0 (
    .F(mul_0_4),
    .I0(\mul_reg[1] [0]),
    .I1(mem_q_8[36]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_0_s0.INIT=16'hFA0C;
  LUT4 sl_3_s0 (
    .F(sl_3_4),
    .I0(\sl_reg[1] [3]),
    .I1(mem_q_8[11]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_3_s0.INIT=16'hFA0C;
  LUT4 sl_2_s0 (
    .F(sl_2_4),
    .I0(\sl_reg[1] [2]),
    .I1(mem_q_8[10]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_2_s0.INIT=16'hFA0C;
  LUT4 sl_1_s0 (
    .F(sl_1_4),
    .I0(\sl_reg[1] [1]),
    .I1(mem_q_8[9]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_1_s0.INIT=16'hFA0C;
  LUT4 sl_0_s0 (
    .F(sl_0_4),
    .I0(\sl_reg[1] [0]),
    .I1(mem_q_8[8]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_0_s0.INIT=16'hFA0C;
  LUT2 tl_1_s0 (
    .F(tl_1_5),
    .I0(inst_latch_oe),
    .I1(m_nc_sel_z) 
);
defparam tl_1_s0.INIT=4'h4;
  LUT4 n2182_s3 (
    .F(n2182_6),
    .I0(d1reg_addr[4]),
    .I1(d1reg_addr[5]),
    .I2(n2182_7),
    .I3(n86_4) 
);
defparam n2182_s3.INIT=16'h1000;
  LUT3 kon_s2 (
    .F(kon_5),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[2]) 
);
defparam kon_s2.INIT=8'h07;
  LUT4 kon_s3 (
    .F(kon_6),
    .I0(rhythm_reg[1]),
    .I1(perc_proc[4]),
    .I2(rhythm_reg[0]),
    .I3(perc_proc[0]) 
);
defparam kon_s3.INIT=16'h0777;
  LUT4 kon_s4 (
    .F(kon_7),
    .I0(rhythm_reg[3]),
    .I1(perc_proc[3]),
    .I2(rhythm_reg[2]),
    .I3(perc_proc[1]) 
);
defparam kon_s4.INIT=16'h0777;
  LUT3 tl_5_s1 (
    .F(tl_5_5),
    .I0(tl_rom[5]),
    .I1(inst_reg_latch[3]),
    .I2(inst_latch_oe) 
);
defparam tl_5_s1.INIT=8'h3A;
  LUT3 tl_4_s1 (
    .F(tl_4_5),
    .I0(tl_rom[4]),
    .I1(inst_reg_latch[2]),
    .I2(inst_latch_oe) 
);
defparam tl_4_s1.INIT=8'h3A;
  LUT3 tl_3_s1 (
    .F(tl_3_5),
    .I0(tl_rom[3]),
    .I1(inst_reg_latch[1]),
    .I2(inst_latch_oe) 
);
defparam tl_3_s1.INIT=8'h3A;
  LUT3 tl_2_s1 (
    .F(tl_2_5),
    .I0(tl_rom[2]),
    .I1(inst_reg_latch[0]),
    .I2(inst_latch_oe) 
);
defparam tl_2_s1.INIT=8'h3A;
  LUT3 n2182_s4 (
    .F(n2182_7),
    .I0(d1reg_addr[6]),
    .I1(d1reg_addr[7]),
    .I2(datareg_wrrq) 
);
defparam n2182_s4.INIT=8'h10;
  LUT3 n2150_s3 (
    .F(n2150_7),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(n2182_6) 
);
defparam n2150_s3.INIT=8'h20;
  LUT3 n2119_s4 (
    .F(n2119_8),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(n2182_6) 
);
defparam n2119_s4.INIT=8'h10;
  LUT3 n2193_s2 (
    .F(n2193_6),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .I1(addrreg_wrrq),
    .I2(n86_4) 
);
defparam n2193_s2.INIT=8'h40;
  DFFCE \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .CLK(clk_14m_d),
    .CLEAR(GND),
    .CE(VCC) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .D(ff_memreq_15),
    .CLK(clk_14m_d),
    .SET(w_cs1_n_9),
    .CE(VCC) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_2_s0  (
    .Q(eg_envcntr_test_data),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFRE d1reg_addr_7_s0 (
    .Q(d1reg_addr[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_6_s0 (
    .Q(d1reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_5_s0 (
    .Q(d1reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_4_s0 (
    .Q(d1reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_3_s0 (
    .Q(d1reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_2_s0 (
    .Q(d1reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_1_s0 (
    .Q(d1reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE d1reg_addr_0_s0 (
    .Q(d1reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1429_4) 
);
  DFFRE am_reg_1_s0 (
    .Q(am_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE am_reg_0_s0 (
    .Q(am_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE pm_reg_1_s0 (
    .Q(pm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE pm_reg_0_s0 (
    .Q(pm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE etyp_reg_1_s0 (
    .Q(etyp_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE etyp_reg_0_s0 (
    .Q(etyp_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE ksr_reg_1_s0 (
    .Q(ksr_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE ksr_reg_0_s0 (
    .Q(ksr_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE \mul_reg[0]_3_s0  (
    .Q(\mul_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE \mul_reg[0]_2_s0  (
    .Q(\mul_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE \mul_reg[0]_1_s0  (
    .Q(\mul_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE \mul_reg[0]_0_s0  (
    .Q(\mul_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2119_4) 
);
  DFFRE \mul_reg[1]_3_s0  (
    .Q(\mul_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE \mul_reg[1]_2_s0  (
    .Q(\mul_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE \mul_reg[1]_1_s0  (
    .Q(\mul_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE \mul_reg[1]_0_s0  (
    .Q(\mul_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2123_4) 
);
  DFFRE \ksl_reg[0]_1_s0  (
    .Q(\ksl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE \ksl_reg[0]_0_s0  (
    .Q(\ksl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE \ksl_reg[1]_1_s0  (
    .Q(\ksl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE \ksl_reg[1]_0_s0  (
    .Q(\ksl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE \ar_reg[0]_3_s0  (
    .Q(\ar_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[0]_2_s0  (
    .Q(\ar_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[0]_1_s0  (
    .Q(\ar_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[0]_0_s0  (
    .Q(\ar_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \ar_reg[1]_3_s0  (
    .Q(\ar_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \ar_reg[1]_2_s0  (
    .Q(\ar_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \ar_reg[1]_1_s0  (
    .Q(\ar_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \ar_reg[1]_0_s0  (
    .Q(\ar_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[0]_3_s0  (
    .Q(\dr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[0]_2_s0  (
    .Q(\dr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[0]_1_s0  (
    .Q(\dr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[0]_0_s0  (
    .Q(\dr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2150_4) 
);
  DFFRE \dr_reg[1]_3_s0  (
    .Q(\dr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[1]_2_s0  (
    .Q(\dr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[1]_1_s0  (
    .Q(\dr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \dr_reg[1]_0_s0  (
    .Q(\dr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2154_4) 
);
  DFFRE \sl_reg[0]_3_s0  (
    .Q(\sl_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[0]_2_s0  (
    .Q(\sl_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[0]_1_s0  (
    .Q(\sl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[0]_0_s0  (
    .Q(\sl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \sl_reg[1]_3_s0  (
    .Q(\sl_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \sl_reg[1]_2_s0  (
    .Q(\sl_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \sl_reg[1]_1_s0  (
    .Q(\sl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \sl_reg[1]_0_s0  (
    .Q(\sl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[0]_3_s0  (
    .Q(\rr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[0]_2_s0  (
    .Q(\rr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[0]_1_s0  (
    .Q(\rr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[0]_0_s0  (
    .Q(\rr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2166_4) 
);
  DFFRE \rr_reg[1]_3_s0  (
    .Q(\rr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[1]_2_s0  (
    .Q(\rr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[1]_1_s0  (
    .Q(\rr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE \rr_reg[1]_0_s0  (
    .Q(\rr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2170_4) 
);
  DFFRE tl_reg_5_s0 (
    .Q(tl_reg[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE tl_reg_4_s0 (
    .Q(tl_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE tl_reg_3_s0 (
    .Q(tl_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE tl_reg_2_s0 (
    .Q(tl_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE tl_reg_1_s0 (
    .Q(tl_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE tl_reg_0_s0 (
    .Q(tl_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2135_4) 
);
  DFFRE dc_reg_s0 (
    .Q(dc_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE dm_reg_s0 (
    .Q(dm_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE fb_reg_2_s0 (
    .Q(fb_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE fb_reg_1_s0 (
    .Q(fb_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE fb_reg_0_s0 (
    .Q(fb_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2143_4) 
);
  DFFRE test_reg_3_s0 (
    .Q(test[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE test_reg_2_s0 (
    .Q(test[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE test_reg_1_s0 (
    .Q(test[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE test_reg_0_s0 (
    .Q(test[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2188_4) 
);
  DFFRE rhythm_reg_5_s0 (
    .Q(rhythm_en),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_4_s0 (
    .Q(rhythm_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_3_s0 (
    .Q(rhythm_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_2_s0 (
    .Q(rhythm_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_1_s0 (
    .Q(rhythm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE rhythm_reg_0_s0 (
    .Q(rhythm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2182_4) 
);
  DFFRE d9reg_addr_6_s0 (
    .Q(d9reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_5_s0 (
    .Q(d9reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_4_s0 (
    .Q(d9reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_3_s0 (
    .Q(d9reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_2_s0 (
    .Q(d9reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_1_s0 (
    .Q(d9reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_addr_0_s0 (
    .Q(d9reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n2193_6) 
);
  DFFRE d9reg_en_s0 (
    .Q(d9reg_en),
    .D(n836_4),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n1429_4) 
);
  DFFRE d9reg_data_7_s0 (
    .Q(d9reg_data[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_6_s0 (
    .Q(d9reg_data[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_5_s0 (
    .Q(d9reg_data[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_4_s0 (
    .Q(d9reg_data[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_3_s0 (
    .Q(d9reg_data[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_2_s0 (
    .Q(d9reg_data[2]),
    .D(eg_envcntr_test_data),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_1_s0 (
    .Q(d9reg_data[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_data_0_s0 (
    .Q(d9reg_data[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n2200_4) 
);
  DFFRE d9reg_addrcntr_4_s0 (
    .Q(d9reg_addrcntr[4]),
    .D(n878_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_3_s0 (
    .Q(d9reg_addrcntr[3]),
    .D(n879_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_2_s0 (
    .Q(d9reg_addrcntr[2]),
    .D(n880_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_1_s0 (
    .Q(d9reg_addrcntr[1]),
    .D(n881_1),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_addrcntr_0_s0 (
    .Q(d9reg_addrcntr[0]),
    .D(n882_6),
    .CLK(clk_14m_d),
    .RESET(n1827_7),
    .CE(n86_4) 
);
  DFFRE d9reg_wrdata_queued_n_s0 (
    .Q(d9reg_wrdata_queued_n),
    .D(n905_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc13_s0 (
    .Q(cyc13),
    .D(cycle_12),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_4_s0 (
    .Q(perc_proc[4]),
    .D(perc_proc[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_3_s0 (
    .Q(perc_proc[3]),
    .D(perc_proc[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_2_s0 (
    .Q(perc_proc[2]),
    .D(perc_proc[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_1_s0 (
    .Q(perc_proc[1]),
    .D(perc_proc[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE perc_proc_0_s0 (
    .Q(perc_proc[0]),
    .D(perc_proc_d),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE m_nc_sel_z_s0 (
    .Q(m_nc_sel_z),
    .D(m_nc_sel),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE cust_inst_sel_z_s0 (
    .Q(cust_inst_sel_z),
    .D(cust_inst_sel),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_latch_oe_s0 (
    .Q(inst_latch_oe),
    .D(n1066_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_3_s0 (
    .Q(vol_reg_latch[3]),
    .D(vol_reg[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_2_s0 (
    .Q(vol_reg_latch[2]),
    .D(vol_reg[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_1_s0 (
    .Q(vol_reg_latch[1]),
    .D(vol_reg[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE vol_reg_latch_0_s0 (
    .Q(vol_reg_latch[0]),
    .D(vol_reg[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_3_s0 (
    .Q(inst_reg_latch[3]),
    .D(inst_reg[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_2_s0 (
    .Q(inst_reg_latch[2]),
    .D(inst_reg[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_1_s0 (
    .Q(inst_reg_latch[1]),
    .D(inst_reg[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE inst_reg_latch_0_s0 (
    .Q(inst_reg_latch[0]),
    .D(inst_reg[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE kon_z_s0 (
    .Q(kon_z),
    .D(kon),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  ALU n881_s (
    .SUM(n881_1),
    .COUT(n881_2),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n881_s.ALU_MODE=0;
  ALU n880_s (
    .SUM(n880_1),
    .COUT(n880_2),
    .I0(d9reg_addrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n881_2) 
);
defparam n880_s.ALU_MODE=0;
  ALU n879_s (
    .SUM(n879_1),
    .COUT(n879_2),
    .I0(d9reg_addrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n880_2) 
);
defparam n879_s.ALU_MODE=0;
  ALU n878_s (
    .SUM(n878_1),
    .COUT(n878_0_COUT),
    .I0(d9reg_addrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n879_2) 
);
defparam n878_s.ALU_MODE=0;
  ALU n908_s0 (
    .SUM(n908_1_SUM),
    .COUT(n908_3),
    .I0(d9reg_addrcntr[0]),
    .I1(d9reg_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n908_s0.ALU_MODE=3;
  ALU n909_s0 (
    .SUM(n909_1_SUM),
    .COUT(n909_3),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addr[1]),
    .I3(GND),
    .CIN(n908_3) 
);
defparam n909_s0.ALU_MODE=3;
  ALU n910_s0 (
    .SUM(n910_1_SUM),
    .COUT(n910_3),
    .I0(d9reg_addrcntr[2]),
    .I1(d9reg_addr[2]),
    .I3(GND),
    .CIN(n909_3) 
);
defparam n910_s0.ALU_MODE=3;
  ALU n911_s0 (
    .SUM(n911_1_SUM),
    .COUT(n911_3),
    .I0(d9reg_addrcntr[3]),
    .I1(d9reg_addr[3]),
    .I3(GND),
    .CIN(n910_3) 
);
defparam n911_s0.ALU_MODE=3;
  INV n882_s2 (
    .O(n882_6),
    .I(d9reg_addrcntr[0]) 
);
  IKAOPLL_rw_synchronizer_1 u_sync_addrreg (
    .clk_14m_d(clk_14m_d),
    .n660_5(n660_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n86_4(n86_4),
    .w_cs1_n_9(w_cs1_n_9),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .ff_enable(ff_enable),
    .bus_address(bus_address[0]),
    .addrreg_wrrq(addrreg_wrrq)
);
  IKAOPLL_rw_synchronizer_2 u_sync_datareg (
    .clk_14m_d(clk_14m_d),
    .n660_5(n660_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n86_4(n86_4),
    .w_cs1_n_9(w_cs1_n_9),
    .bus_write(bus_write),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .ff_enable(ff_enable),
    .bus_address(bus_address[0]),
    .datareg_wrrq(datareg_wrrq)
);
  IKAOPLL_d9reg_7 u_fnum_lsbs (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n911_3(n911_3),
    .n905_5(n905_5),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[7:0]),
    .d9reg_addr(d9reg_addr[6:4]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d_7_5(d_7_5),
    .fnum(fnum[7:0])
);
  IKAOPLL_d9reg_8 u_fnum_msb (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d_0_4(d_0_4),
    .fnum(fnum_15[8])
);
  IKAOPLL_d9reg_9 u_block (
    .d_0_4(d_0_4),
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:1]),
    .block(block[2:0])
);
  IKAOPLL_d9reg_10 u_kon (
    .d_0_4(d_0_4),
    .rst_n(rst_n),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[4]),
    .q_0(q_0_0[0]),
    .q_1(q_1_0[0]),
    .q_2(q_2_0[0])
);
  IKAOPLL_d9reg_11 u_susen (
    .d_0_4(d_0_4),
    .rst_n(rst_n),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[5]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_d9reg_12 u_vol (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d_3_4(d_3_4),
    .vol_reg(vol_reg[3:0])
);
  IKAOPLL_d9reg_13 u_inst (
    .d_3_4(d_3_4),
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[7:4]),
    .inst_reg(inst_reg[3:0])
);
  IKAOPLL_d9reg_14 u_bank (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n905_5(n905_5),
    .n911_3(n911_3),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[1:0]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d9reg_addr(d9reg_addr[6:4]),
    .bank_reg(bank_reg[1:0])
);
  IKAOPLL_instrom_0 u_instrom (
    .clk_14m_d(clk_14m_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .perc_proc_d(perc_proc_d),
    .bank_reg(bank_reg[1:0]),
    .perc_proc(perc_proc[4:0]),
    .inst_reg(inst_reg[3:0]),
    .dm_rom(dm_rom),
    .dc_rom(dc_rom),
    .mem_q_0(mem_q_0),
    .mem_q_1(mem_q_1),
    .mem_q_2(mem_q_2),
    .mem_q_3(mem_q_3),
    .mem_q_4(mem_q_4),
    .mem_q_5(mem_q_5),
    .mem_q_6(mem_q_6),
    .mem_q_7(mem_q_7),
    .mem_q_8(mem_q_8[8]),
    .mem_q_9(mem_q_8[9]),
    .mem_q_10(mem_q_8[10]),
    .mem_q_11(mem_q_8[11]),
    .mem_q_12(mem_q_8[12]),
    .mem_q_13(mem_q_8[13]),
    .mem_q_14(mem_q_8[14]),
    .mem_q_15(mem_q_8[15]),
    .mem_q_16(mem_q_16),
    .mem_q_17(mem_q_17),
    .mem_q_18(mem_q_18),
    .mem_q_19(mem_q_19),
    .mem_q_20(mem_q_20),
    .mem_q_21(mem_q_21),
    .mem_q_22(mem_q_22),
    .mem_q_23(mem_q_23),
    .mem_q_24(mem_q_24),
    .mem_q_25(mem_q_25),
    .mem_q_26(mem_q_26),
    .mem_q_27(mem_q_27),
    .mem_q_28(mem_q_28),
    .mem_q_29(mem_q_29),
    .mem_q_30(mem_q_30),
    .mem_q_31(mem_q_31),
    .mem_q_33(mem_q_33),
    .mem_q_34(mem_q_34),
    .mem_q_35(mem_q_35),
    .mem_q_36(mem_q_8[36]),
    .mem_q_37(mem_q_8[37]),
    .mem_q_38(mem_q_8[38]),
    .mem_q_40(mem_q_8[40]),
    .mem_q_41(mem_q_8[41]),
    .mem_q_42(mem_q_8[42]),
    .mem_q_43(mem_q_8[43]),
    .mem_q_44(mem_q_44),
    .mem_q_45(mem_q_45),
    .mem_q_46(mem_q_46),
    .mem_q_47(mem_q_47),
    .mem_q_48(mem_q_8[48]),
    .mem_q_49(mem_q_8[49]),
    .mem_q_50(mem_q_8[50]),
    .mem_q_51(mem_q_8[51]),
    .fb_rom(fb_rom[2:0]),
    .tl_rom(tl_rom[5:0]),
    .mem_addr(mem_addr[4])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_reg_0 */
module IKAOPLL_lfo_0 (
  clk_14m_d,
  n1827_7,
  cycle_d3_zz,
  n86_4,
  rst_n,
  m_nc_sel_z_6,
  cycle_00,
  cycle_d4,
  mcyccntr_hi_1_8,
  mcyccntr_lo,
  test_1,
  test_3,
  mcyccntr_hi,
  prescaler_co_5,
  pmval,
  amval
)
;
input clk_14m_d;
input n1827_7;
input cycle_d3_zz;
input n86_4;
input rst_n;
input m_nc_sel_z_6;
input cycle_00;
input cycle_d4;
input mcyccntr_hi_1_8;
input [2:0] mcyccntr_lo;
input test_1;
input test_3;
input [0:0] mcyccntr_hi;
output prescaler_co_5;
output [2:0] pmval;
output [3:0] amval;
wire prescaler_co;
wire n131_3;
wire n230_4;
wire n225_4;
wire n33_5;
wire n154_4;
wire pm_cntr_2_6;
wire amval_tff_7;
wire n63_4;
wire n62_4;
wire n61_4;
wire n89_4;
wire n88_4;
wire prescaler_co_4;
wire n131_4;
wire n131_5;
wire pm_cntr_2_7;
wire amval_tff_8;
wire prescaler_co_6;
wire n131_6;
wire amval_tff_9;
wire amval_tff_10;
wire amval_tff_11;
wire pm_prescaler_3_9;
wire n25_8;
wire amval_cntup;
wire cycle_d3_zzz;
wire amval_addend_co_z;
wire amval_tff;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n142_5;
wire n64_6;
wire n90_6;
wire [5:0] prescaler;
wire [3:0] pm_prescaler;
wire [8:0] amval_sr;
wire VCC;
wire GND;
  LUT3 prescaler_co_s0 (
    .F(prescaler_co),
    .I0(mcyccntr_lo[2]),
    .I1(prescaler_co_4),
    .I2(prescaler_co_5) 
);
defparam prescaler_co_s0.INIT=8'h80;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(amval_sr[0]),
    .I1(n131_4),
    .I2(rst_n),
    .I3(n131_5) 
);
defparam n131_s0.INIT=16'hC0A0;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(mcyccntr_lo[2]),
    .I1(prescaler_co_5),
    .I2(m_nc_sel_z_6) 
);
defparam n230_s1.INIT=8'h80;
  LUT2 n225_s1 (
    .F(n225_4),
    .I0(cycle_00),
    .I1(m_nc_sel_z_6) 
);
defparam n225_s1.INIT=4'h8;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(test_1),
    .I1(rst_n),
    .I2(n86_4) 
);
defparam n33_s2.INIT=8'hB0;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(test_1),
    .I1(n131_5),
    .I2(n131_4),
    .I3(rst_n) 
);
defparam n154_s1.INIT=16'h1400;
  LUT4 pm_cntr_2_s3 (
    .F(pm_cntr_2_6),
    .I0(pm_prescaler[0]),
    .I1(pm_cntr_2_7),
    .I2(test_3),
    .I3(n1827_7) 
);
defparam pm_cntr_2_s3.INIT=16'hF800;
  LUT4 amval_tff_s3 (
    .F(amval_tff_7),
    .I0(amval_cntup),
    .I1(cycle_00),
    .I2(n86_4),
    .I3(amval_tff_8) 
);
defparam amval_tff_s3.INIT=16'h8000;
  LUT2 n63_s0 (
    .F(n63_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]) 
);
defparam n63_s0.INIT=4'h6;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n61_s0 (
    .F(n61_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam n61_s0.INIT=16'h7F80;
  LUT2 n89_s0 (
    .F(n89_4),
    .I0(pmval[0]),
    .I1(pmval[1]) 
);
defparam n89_s0.INIT=4'h6;
  LUT3 n88_s0 (
    .F(n88_4),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(pmval[2]) 
);
defparam n88_s0.INIT=8'h78;
  LUT4 prescaler_co_s1 (
    .F(prescaler_co_4),
    .I0(prescaler_co_6),
    .I1(prescaler[0]),
    .I2(prescaler[1]),
    .I3(prescaler[2]) 
);
defparam prescaler_co_s1.INIT=16'h8000;
  LUT4 prescaler_co_s2 (
    .F(prescaler_co_5),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_hi[0]),
    .I2(mcyccntr_lo[0]),
    .I3(cycle_d4) 
);
defparam prescaler_co_s2.INIT=16'h1000;
  LUT4 n131_s1 (
    .F(n131_4),
    .I0(cycle_00),
    .I1(amval_tff),
    .I2(cycle_d4),
    .I3(n131_6) 
);
defparam n131_s1.INIT=16'h0E00;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(cycle_d4),
    .I1(cycle_d3_zzz),
    .I2(amval_addend_co_z),
    .I3(amval_sr[0]) 
);
defparam n131_s2.INIT=16'hEF10;
  LUT4 pm_cntr_2_s4 (
    .F(pm_cntr_2_7),
    .I0(pm_prescaler[1]),
    .I1(pm_prescaler[2]),
    .I2(pm_prescaler[3]),
    .I3(prescaler_co_4) 
);
defparam pm_cntr_2_s4.INIT=16'h8000;
  LUT4 amval_tff_s4 (
    .F(amval_tff_8),
    .I0(amval_tff_9),
    .I1(amval_tff_10),
    .I2(amval_sr[6]),
    .I3(amval_sr[5]) 
);
defparam amval_tff_s4.INIT=16'h2003;
  LUT3 prescaler_co_s3 (
    .F(prescaler_co_6),
    .I0(prescaler[3]),
    .I1(prescaler[4]),
    .I2(prescaler[5]) 
);
defparam prescaler_co_s3.INIT=8'h80;
  LUT3 n131_s3 (
    .F(n131_6),
    .I0(amval_cntup),
    .I1(test_3),
    .I2(cycle_d3_zzz) 
);
defparam n131_s3.INIT=8'h0E;
  LUT2 amval_tff_s5 (
    .F(amval_tff_9),
    .I0(amval_tff),
    .I1(amval_sr[0]) 
);
defparam amval_tff_s5.INIT=4'h4;
  LUT4 amval_tff_s6 (
    .F(amval_tff_10),
    .I0(amval_sr[4]),
    .I1(amval_tff_11),
    .I2(amval_sr[5]),
    .I3(amval_sr[3]) 
);
defparam amval_tff_s6.INIT=16'h0FFB;
  LUT4 amval_tff_s7 (
    .F(amval_tff_11),
    .I0(amval_sr[0]),
    .I1(amval_sr[1]),
    .I2(amval_sr[2]),
    .I3(amval_tff) 
);
defparam amval_tff_s7.INIT=16'h0100;
  LUT4 pm_prescaler_3_s4 (
    .F(pm_prescaler_3_9),
    .I0(prescaler_co_4),
    .I1(mcyccntr_hi[0]),
    .I2(cycle_d4),
    .I3(mcyccntr_hi_1_8) 
);
defparam pm_prescaler_3_s4.INIT=16'h2000;
  LUT4 n25_s3 (
    .F(n25_8),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_8),
    .I3(prescaler[0]) 
);
defparam n25_s3.INIT=16'hBF40;
  DFFRE prescaler_4_s0 (
    .Q(prescaler[4]),
    .D(n21_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_3_s0 (
    .Q(prescaler[3]),
    .D(n22_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_2_s0 (
    .Q(prescaler[2]),
    .D(n23_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_1_s0 (
    .Q(prescaler[1]),
    .D(n24_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE pm_prescaler_3_s0 (
    .Q(pm_prescaler[3]),
    .D(n61_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_prescaler_2_s0 (
    .Q(pm_prescaler[2]),
    .D(n62_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_prescaler_1_s0 (
    .Q(pm_prescaler[1]),
    .D(n63_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_prescaler_0_s0 (
    .Q(pm_prescaler[0]),
    .D(n64_6),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_prescaler_3_9) 
);
  DFFRE pm_cntr_2_s0 (
    .Q(pmval[2]),
    .D(n88_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_cntr_2_6) 
);
  DFFRE pm_cntr_1_s0 (
    .Q(pmval[1]),
    .D(n89_4),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_cntr_2_6) 
);
  DFFRE pm_cntr_0_s0 (
    .Q(pmval[0]),
    .D(n90_6),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(pm_cntr_2_6) 
);
  DFFRE amval_cntup_s0 (
    .Q(amval_cntup),
    .D(prescaler_co),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n230_4) 
);
  DFFRE cycle_d3_zzz_s0 (
    .Q(cycle_d3_zzz),
    .D(cycle_d3_zz),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_addend_co_z_s0 (
    .Q(amval_addend_co_z),
    .D(n131_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_tff_s0 (
    .Q(amval_tff),
    .D(n142_5),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(amval_tff_7) 
);
  DFFRE amval_sr_8_s0 (
    .Q(amval_sr[8]),
    .D(n154_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_7_s0 (
    .Q(amval_sr[7]),
    .D(amval_sr[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_6_s0 (
    .Q(amval_sr[6]),
    .D(amval_sr[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_5_s0 (
    .Q(amval_sr[5]),
    .D(amval_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_4_s0 (
    .Q(amval_sr[4]),
    .D(amval_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_3_s0 (
    .Q(amval_sr[3]),
    .D(amval_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_2_s0 (
    .Q(amval_sr[2]),
    .D(amval_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_1_s0 (
    .Q(amval_sr[1]),
    .D(amval_sr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE amval_sr_0_s0 (
    .Q(amval_sr[0]),
    .D(amval_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE o_AMVAL_3_s0 (
    .Q(amval[3]),
    .D(amval_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE o_AMVAL_2_s0 (
    .Q(amval[2]),
    .D(amval_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE o_AMVAL_1_s0 (
    .Q(amval[1]),
    .D(amval_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE o_AMVAL_0_s0 (
    .Q(amval[0]),
    .D(amval_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n225_4) 
);
  DFFRE prescaler_5_s0 (
    .Q(prescaler[5]),
    .D(n20_1),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(n1827_7) 
);
  DFFRE prescaler_0_s2 (
    .Q(prescaler[0]),
    .D(n25_8),
    .CLK(clk_14m_d),
    .RESET(n33_5),
    .CE(VCC) 
);
defparam prescaler_0_s2.INIT=1'b0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(prescaler[1]),
    .I1(prescaler[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(prescaler[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(prescaler[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(prescaler[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(prescaler[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n142_s2 (
    .O(n142_5),
    .I(amval_tff) 
);
  INV n64_s2 (
    .O(n64_6),
    .I(pm_prescaler[0]) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(pmval[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_lfo_0 */
module IKAOPLL_sr_21 (
  clk_14m_d,
  n426_6,
  n86_4,
  cyc3r_phase_current,
  cyc18r_phase_sr_out
)
;
input clk_14m_d;
input n426_6;
input n86_4;
input [18:0] cyc3r_phase_current;
output [18:0] cyc18r_phase_sr_out;
wire [18:0] \sr[0] ;
wire [18:0] \sr[1] ;
wire [18:0] \sr[2] ;
wire [18:0] \sr[3] ;
wire [18:0] \sr[4] ;
wire [18:0] \sr[5] ;
wire [18:0] \sr[6] ;
wire [18:0] \sr[7] ;
wire [18:0] \sr[8] ;
wire [18:0] \sr[9] ;
wire [18:0] \sr[10] ;
wire [18:0] \sr[11] ;
wire [18:0] \sr[12] ;
wire [18:0] \sr[13] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_17_s0  (
    .Q(\sr[0] [17]),
    .D(cyc3r_phase_current[17]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_16_s0  (
    .Q(\sr[0] [16]),
    .D(cyc3r_phase_current[16]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_15_s0  (
    .Q(\sr[0] [15]),
    .D(cyc3r_phase_current[15]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_14_s0  (
    .Q(\sr[0] [14]),
    .D(cyc3r_phase_current[14]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(cyc3r_phase_current[13]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(cyc3r_phase_current[12]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(cyc3r_phase_current[11]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(cyc3r_phase_current[10]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(cyc3r_phase_current[9]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(cyc3r_phase_current[8]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(cyc3r_phase_current[7]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc3r_phase_current[6]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc3r_phase_current[5]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc3r_phase_current[4]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc3r_phase_current[3]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc3r_phase_current[2]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc3r_phase_current[1]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc3r_phase_current[0]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[1]_18_s0  (
    .Q(\sr[1] [18]),
    .D(\sr[0] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_17_s0  (
    .Q(\sr[1] [17]),
    .D(\sr[0] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_16_s0  (
    .Q(\sr[1] [16]),
    .D(\sr[0] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_15_s0  (
    .Q(\sr[1] [15]),
    .D(\sr[0] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_14_s0  (
    .Q(\sr[1] [14]),
    .D(\sr[0] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_13_s0  (
    .Q(\sr[1] [13]),
    .D(\sr[0] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_12_s0  (
    .Q(\sr[1] [12]),
    .D(\sr[0] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_11_s0  (
    .Q(\sr[1] [11]),
    .D(\sr[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_10_s0  (
    .Q(\sr[1] [10]),
    .D(\sr[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_9_s0  (
    .Q(\sr[1] [9]),
    .D(\sr[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_18_s0  (
    .Q(\sr[2] [18]),
    .D(\sr[1] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_17_s0  (
    .Q(\sr[2] [17]),
    .D(\sr[1] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_16_s0  (
    .Q(\sr[2] [16]),
    .D(\sr[1] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_15_s0  (
    .Q(\sr[2] [15]),
    .D(\sr[1] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_14_s0  (
    .Q(\sr[2] [14]),
    .D(\sr[1] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_13_s0  (
    .Q(\sr[2] [13]),
    .D(\sr[1] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_12_s0  (
    .Q(\sr[2] [12]),
    .D(\sr[1] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_11_s0  (
    .Q(\sr[2] [11]),
    .D(\sr[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_10_s0  (
    .Q(\sr[2] [10]),
    .D(\sr[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_9_s0  (
    .Q(\sr[2] [9]),
    .D(\sr[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_18_s0  (
    .Q(\sr[3] [18]),
    .D(\sr[2] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_17_s0  (
    .Q(\sr[3] [17]),
    .D(\sr[2] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_16_s0  (
    .Q(\sr[3] [16]),
    .D(\sr[2] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_15_s0  (
    .Q(\sr[3] [15]),
    .D(\sr[2] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_14_s0  (
    .Q(\sr[3] [14]),
    .D(\sr[2] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_13_s0  (
    .Q(\sr[3] [13]),
    .D(\sr[2] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_12_s0  (
    .Q(\sr[3] [12]),
    .D(\sr[2] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_11_s0  (
    .Q(\sr[3] [11]),
    .D(\sr[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_10_s0  (
    .Q(\sr[3] [10]),
    .D(\sr[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_9_s0  (
    .Q(\sr[3] [9]),
    .D(\sr[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_18_s0  (
    .Q(\sr[4] [18]),
    .D(\sr[3] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_17_s0  (
    .Q(\sr[4] [17]),
    .D(\sr[3] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_16_s0  (
    .Q(\sr[4] [16]),
    .D(\sr[3] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_15_s0  (
    .Q(\sr[4] [15]),
    .D(\sr[3] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_14_s0  (
    .Q(\sr[4] [14]),
    .D(\sr[3] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_13_s0  (
    .Q(\sr[4] [13]),
    .D(\sr[3] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_12_s0  (
    .Q(\sr[4] [12]),
    .D(\sr[3] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_11_s0  (
    .Q(\sr[4] [11]),
    .D(\sr[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_10_s0  (
    .Q(\sr[4] [10]),
    .D(\sr[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_9_s0  (
    .Q(\sr[4] [9]),
    .D(\sr[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(\sr[4] [8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(\sr[4] [7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_18_s0  (
    .Q(\sr[5] [18]),
    .D(\sr[4] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_17_s0  (
    .Q(\sr[5] [17]),
    .D(\sr[4] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_16_s0  (
    .Q(\sr[5] [16]),
    .D(\sr[4] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_15_s0  (
    .Q(\sr[5] [15]),
    .D(\sr[4] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_14_s0  (
    .Q(\sr[5] [14]),
    .D(\sr[4] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_13_s0  (
    .Q(\sr[5] [13]),
    .D(\sr[4] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_12_s0  (
    .Q(\sr[5] [12]),
    .D(\sr[4] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_11_s0  (
    .Q(\sr[5] [11]),
    .D(\sr[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_10_s0  (
    .Q(\sr[5] [10]),
    .D(\sr[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_9_s0  (
    .Q(\sr[5] [9]),
    .D(\sr[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_8_s0  (
    .Q(\sr[5] [8]),
    .D(\sr[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(\sr[5] [7]),
    .D(\sr[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(\sr[5] [6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(\sr[5] [5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(\sr[5] [4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_18_s0  (
    .Q(\sr[6] [18]),
    .D(\sr[5] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_17_s0  (
    .Q(\sr[6] [17]),
    .D(\sr[5] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_16_s0  (
    .Q(\sr[6] [16]),
    .D(\sr[5] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_15_s0  (
    .Q(\sr[6] [15]),
    .D(\sr[5] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_14_s0  (
    .Q(\sr[6] [14]),
    .D(\sr[5] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_13_s0  (
    .Q(\sr[6] [13]),
    .D(\sr[5] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_12_s0  (
    .Q(\sr[6] [12]),
    .D(\sr[5] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_11_s0  (
    .Q(\sr[6] [11]),
    .D(\sr[5] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_10_s0  (
    .Q(\sr[6] [10]),
    .D(\sr[5] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_9_s0  (
    .Q(\sr[6] [9]),
    .D(\sr[5] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_8_s0  (
    .Q(\sr[6] [8]),
    .D(\sr[5] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(\sr[5] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(\sr[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(\sr[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(\sr[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_18_s0  (
    .Q(\sr[7] [18]),
    .D(\sr[6] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_17_s0  (
    .Q(\sr[7] [17]),
    .D(\sr[6] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_16_s0  (
    .Q(\sr[7] [16]),
    .D(\sr[6] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_15_s0  (
    .Q(\sr[7] [15]),
    .D(\sr[6] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_14_s0  (
    .Q(\sr[7] [14]),
    .D(\sr[6] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_13_s0  (
    .Q(\sr[7] [13]),
    .D(\sr[6] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_12_s0  (
    .Q(\sr[7] [12]),
    .D(\sr[6] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_11_s0  (
    .Q(\sr[7] [11]),
    .D(\sr[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_10_s0  (
    .Q(\sr[7] [10]),
    .D(\sr[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_9_s0  (
    .Q(\sr[7] [9]),
    .D(\sr[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_8_s0  (
    .Q(\sr[7] [8]),
    .D(\sr[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(\sr[7] [7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_18_s0  (
    .Q(\sr[8] [18]),
    .D(\sr[7] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_17_s0  (
    .Q(\sr[8] [17]),
    .D(\sr[7] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_16_s0  (
    .Q(\sr[8] [16]),
    .D(\sr[7] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_15_s0  (
    .Q(\sr[8] [15]),
    .D(\sr[7] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_14_s0  (
    .Q(\sr[8] [14]),
    .D(\sr[7] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_13_s0  (
    .Q(\sr[8] [13]),
    .D(\sr[7] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_12_s0  (
    .Q(\sr[8] [12]),
    .D(\sr[7] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_11_s0  (
    .Q(\sr[8] [11]),
    .D(\sr[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_10_s0  (
    .Q(\sr[8] [10]),
    .D(\sr[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_9_s0  (
    .Q(\sr[8] [9]),
    .D(\sr[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_8_s0  (
    .Q(\sr[8] [8]),
    .D(\sr[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(\sr[8] [7]),
    .D(\sr[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(\sr[8] [6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(\sr[8] [5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(\sr[8] [4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(\sr[8] [3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(\sr[8] [2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(\sr[8] [1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(\sr[8] [0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_18_s0  (
    .Q(\sr[9] [18]),
    .D(\sr[8] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_17_s0  (
    .Q(\sr[9] [17]),
    .D(\sr[8] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_16_s0  (
    .Q(\sr[9] [16]),
    .D(\sr[8] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_15_s0  (
    .Q(\sr[9] [15]),
    .D(\sr[8] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_14_s0  (
    .Q(\sr[9] [14]),
    .D(\sr[8] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_13_s0  (
    .Q(\sr[9] [13]),
    .D(\sr[8] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_12_s0  (
    .Q(\sr[9] [12]),
    .D(\sr[8] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_11_s0  (
    .Q(\sr[9] [11]),
    .D(\sr[8] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_10_s0  (
    .Q(\sr[9] [10]),
    .D(\sr[8] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_9_s0  (
    .Q(\sr[9] [9]),
    .D(\sr[8] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_8_s0  (
    .Q(\sr[9] [8]),
    .D(\sr[8] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_7_s0  (
    .Q(\sr[9] [7]),
    .D(\sr[8] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_6_s0  (
    .Q(\sr[9] [6]),
    .D(\sr[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_5_s0  (
    .Q(\sr[9] [5]),
    .D(\sr[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_4_s0  (
    .Q(\sr[9] [4]),
    .D(\sr[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_3_s0  (
    .Q(\sr[9] [3]),
    .D(\sr[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_2_s0  (
    .Q(\sr[9] [2]),
    .D(\sr[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_1_s0  (
    .Q(\sr[9] [1]),
    .D(\sr[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_0_s0  (
    .Q(\sr[9] [0]),
    .D(\sr[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_18_s0  (
    .Q(\sr[10] [18]),
    .D(\sr[9] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_17_s0  (
    .Q(\sr[10] [17]),
    .D(\sr[9] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_16_s0  (
    .Q(\sr[10] [16]),
    .D(\sr[9] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_15_s0  (
    .Q(\sr[10] [15]),
    .D(\sr[9] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_14_s0  (
    .Q(\sr[10] [14]),
    .D(\sr[9] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_13_s0  (
    .Q(\sr[10] [13]),
    .D(\sr[9] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_12_s0  (
    .Q(\sr[10] [12]),
    .D(\sr[9] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_11_s0  (
    .Q(\sr[10] [11]),
    .D(\sr[9] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_10_s0  (
    .Q(\sr[10] [10]),
    .D(\sr[9] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_9_s0  (
    .Q(\sr[10] [9]),
    .D(\sr[9] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_8_s0  (
    .Q(\sr[10] [8]),
    .D(\sr[9] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_7_s0  (
    .Q(\sr[10] [7]),
    .D(\sr[9] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_6_s0  (
    .Q(\sr[10] [6]),
    .D(\sr[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_5_s0  (
    .Q(\sr[10] [5]),
    .D(\sr[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_4_s0  (
    .Q(\sr[10] [4]),
    .D(\sr[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_3_s0  (
    .Q(\sr[10] [3]),
    .D(\sr[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_2_s0  (
    .Q(\sr[10] [2]),
    .D(\sr[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_1_s0  (
    .Q(\sr[10] [1]),
    .D(\sr[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_0_s0  (
    .Q(\sr[10] [0]),
    .D(\sr[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_18_s0  (
    .Q(\sr[11] [18]),
    .D(\sr[10] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_17_s0  (
    .Q(\sr[11] [17]),
    .D(\sr[10] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_16_s0  (
    .Q(\sr[11] [16]),
    .D(\sr[10] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_15_s0  (
    .Q(\sr[11] [15]),
    .D(\sr[10] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_14_s0  (
    .Q(\sr[11] [14]),
    .D(\sr[10] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_13_s0  (
    .Q(\sr[11] [13]),
    .D(\sr[10] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_12_s0  (
    .Q(\sr[11] [12]),
    .D(\sr[10] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_11_s0  (
    .Q(\sr[11] [11]),
    .D(\sr[10] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_10_s0  (
    .Q(\sr[11] [10]),
    .D(\sr[10] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_9_s0  (
    .Q(\sr[11] [9]),
    .D(\sr[10] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_8_s0  (
    .Q(\sr[11] [8]),
    .D(\sr[10] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_7_s0  (
    .Q(\sr[11] [7]),
    .D(\sr[10] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_6_s0  (
    .Q(\sr[11] [6]),
    .D(\sr[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_5_s0  (
    .Q(\sr[11] [5]),
    .D(\sr[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_4_s0  (
    .Q(\sr[11] [4]),
    .D(\sr[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_3_s0  (
    .Q(\sr[11] [3]),
    .D(\sr[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_2_s0  (
    .Q(\sr[11] [2]),
    .D(\sr[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_1_s0  (
    .Q(\sr[11] [1]),
    .D(\sr[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_0_s0  (
    .Q(\sr[11] [0]),
    .D(\sr[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_18_s0  (
    .Q(\sr[12] [18]),
    .D(\sr[11] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_17_s0  (
    .Q(\sr[12] [17]),
    .D(\sr[11] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_16_s0  (
    .Q(\sr[12] [16]),
    .D(\sr[11] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_15_s0  (
    .Q(\sr[12] [15]),
    .D(\sr[11] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_14_s0  (
    .Q(\sr[12] [14]),
    .D(\sr[11] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_13_s0  (
    .Q(\sr[12] [13]),
    .D(\sr[11] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_12_s0  (
    .Q(\sr[12] [12]),
    .D(\sr[11] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_11_s0  (
    .Q(\sr[12] [11]),
    .D(\sr[11] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_10_s0  (
    .Q(\sr[12] [10]),
    .D(\sr[11] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_9_s0  (
    .Q(\sr[12] [9]),
    .D(\sr[11] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_8_s0  (
    .Q(\sr[12] [8]),
    .D(\sr[11] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_7_s0  (
    .Q(\sr[12] [7]),
    .D(\sr[11] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_6_s0  (
    .Q(\sr[12] [6]),
    .D(\sr[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_5_s0  (
    .Q(\sr[12] [5]),
    .D(\sr[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_4_s0  (
    .Q(\sr[12] [4]),
    .D(\sr[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_3_s0  (
    .Q(\sr[12] [3]),
    .D(\sr[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_2_s0  (
    .Q(\sr[12] [2]),
    .D(\sr[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_1_s0  (
    .Q(\sr[12] [1]),
    .D(\sr[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_0_s0  (
    .Q(\sr[12] [0]),
    .D(\sr[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_18_s0  (
    .Q(\sr[13] [18]),
    .D(\sr[12] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_17_s0  (
    .Q(\sr[13] [17]),
    .D(\sr[12] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_16_s0  (
    .Q(\sr[13] [16]),
    .D(\sr[12] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_15_s0  (
    .Q(\sr[13] [15]),
    .D(\sr[12] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_14_s0  (
    .Q(\sr[13] [14]),
    .D(\sr[12] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_13_s0  (
    .Q(\sr[13] [13]),
    .D(\sr[12] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_12_s0  (
    .Q(\sr[13] [12]),
    .D(\sr[12] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_11_s0  (
    .Q(\sr[13] [11]),
    .D(\sr[12] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_10_s0  (
    .Q(\sr[13] [10]),
    .D(\sr[12] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_9_s0  (
    .Q(\sr[13] [9]),
    .D(\sr[12] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_8_s0  (
    .Q(\sr[13] [8]),
    .D(\sr[12] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_7_s0  (
    .Q(\sr[13] [7]),
    .D(\sr[12] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_6_s0  (
    .Q(\sr[13] [6]),
    .D(\sr[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_5_s0  (
    .Q(\sr[13] [5]),
    .D(\sr[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_4_s0  (
    .Q(\sr[13] [4]),
    .D(\sr[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_3_s0  (
    .Q(\sr[13] [3]),
    .D(\sr[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_2_s0  (
    .Q(\sr[13] [2]),
    .D(\sr[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_1_s0  (
    .Q(\sr[13] [1]),
    .D(\sr[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_0_s0  (
    .Q(\sr[13] [0]),
    .D(\sr[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_18_s0  (
    .Q(cyc18r_phase_sr_out[18]),
    .D(\sr[13] [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_17_s0  (
    .Q(cyc18r_phase_sr_out[17]),
    .D(\sr[13] [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_16_s0  (
    .Q(cyc18r_phase_sr_out[16]),
    .D(\sr[13] [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_15_s0  (
    .Q(cyc18r_phase_sr_out[15]),
    .D(\sr[13] [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_14_s0  (
    .Q(cyc18r_phase_sr_out[14]),
    .D(\sr[13] [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_13_s0  (
    .Q(cyc18r_phase_sr_out[13]),
    .D(\sr[13] [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_12_s0  (
    .Q(cyc18r_phase_sr_out[12]),
    .D(\sr[13] [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_11_s0  (
    .Q(cyc18r_phase_sr_out[11]),
    .D(\sr[13] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_10_s0  (
    .Q(cyc18r_phase_sr_out[10]),
    .D(\sr[13] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_9_s0  (
    .Q(cyc18r_phase_sr_out[9]),
    .D(\sr[13] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_8_s0  (
    .Q(cyc18r_phase_sr_out[8]),
    .D(\sr[13] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_7_s0  (
    .Q(cyc18r_phase_sr_out[7]),
    .D(\sr[13] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_6_s0  (
    .Q(cyc18r_phase_sr_out[6]),
    .D(\sr[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_5_s0  (
    .Q(cyc18r_phase_sr_out[5]),
    .D(\sr[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_4_s0  (
    .Q(cyc18r_phase_sr_out[4]),
    .D(\sr[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_3_s0  (
    .Q(cyc18r_phase_sr_out[3]),
    .D(\sr[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_2_s0  (
    .Q(cyc18r_phase_sr_out[2]),
    .D(\sr[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_1_s0  (
    .Q(cyc18r_phase_sr_out[1]),
    .D(\sr[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_0_s0  (
    .Q(cyc18r_phase_sr_out[0]),
    .D(\sr[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_18_s0  (
    .Q(\sr[0] [18]),
    .D(cyc3r_phase_current[18]),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_21 */
module IKAOPLL_pg_0 (
  clk_14m_d,
  n86_4,
  pm,
  n660_5,
  prescaler_co_5,
  m_nc_sel_z_6,
  rst_n,
  n158_6,
  rhythm_en,
  cycle_12_3,
  cyc18r_start_attack,
  hh_tt_sel,
  fnum,
  block,
  mul,
  fnum_16,
  pmval,
  mcyccntr_lo,
  test,
  hh_tt_start_attack_dly,
  n426_6,
  op_phase
)
;
input clk_14m_d;
input n86_4;
input pm;
input n660_5;
input prescaler_co_5;
input m_nc_sel_z_6;
input rst_n;
input n158_6;
input rhythm_en;
input cycle_12_3;
input cyc18r_start_attack;
input hh_tt_sel;
input [7:0] fnum;
input [2:0] block;
input [3:0] mul;
input [8:8] fnum_16;
input [2:0] pmval;
input [2:0] mcyccntr_lo;
input [2:1] test;
input [14:14] hh_tt_start_attack_dly;
output n426_6;
output [9:0] op_phase;
wire n138_21;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ;
wire n1570_4;
wire n269_3;
wire n270_3;
wire n271_3;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n607_3;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ;
wire n141_5;
wire n266_5;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_5 ;
wire n269_4;
wire op_phase_0_4;
wire op_phase_2_3;
wire op_phase_4_3;
wire op_phase_6_3;
wire op_phase_8_3;
wire op_phase_9_3;
wire n607_4;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ;
wire n141_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ;
wire n607_5;
wire n607_6;
wire n607_7;
wire n607_8;
wire n607_9;
wire n607_10;
wire n1574_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ;
wire cyc0r_pm;
wire n245_2;
wire n246_2;
wire n247_2;
wire n248_2;
wire n249_2;
wire n250_2;
wire n251_2;
wire n252_2;
wire n253_2;
wire n254_2;
wire n255_2;
wire n256_2;
wire n257_2;
wire n258_2;
wire n259_2;
wire n260_2;
wire n261_2;
wire n262_2;
wire n263_2;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_2 ;
wire n386_1;
wire n386_2;
wire n385_1;
wire n385_2;
wire n384_1;
wire n384_2;
wire n383_1;
wire n383_2;
wire n382_1;
wire n382_2;
wire n381_1;
wire n381_2;
wire n380_1;
wire n380_2;
wire n379_1;
wire n379_2;
wire n378_1;
wire n378_2;
wire n377_1;
wire n377_2;
wire n376_1;
wire n376_2;
wire n375_1;
wire n375_2;
wire n374_1;
wire n374_2;
wire n373_1;
wire n373_2;
wire n372_1;
wire n372_2;
wire n371_1;
wire n371_2;
wire n370_1;
wire n370_2;
wire n369_1;
wire n369_2;
wire n368_1;
wire n368_0_COUT;
wire n551_1_SUM;
wire n551_3;
wire n550_1_SUM;
wire n550_3;
wire n549_1_SUM;
wire scramble_phase;
wire [12:3] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 ;
wire [2:2] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val ;
wire [13:1] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 ;
wire [8:0] cyc0r_fnum;
wire [2:0] cyc0r_block;
wire [3:0] cyc0r_mul;
wire [3:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul ;
wire [16:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev ;
wire [18:0] cyc3r_phase_current;
wire [3:0] hh_phase_z;
wire [1:0] tc_phase_z;
wire [22:0] noise_lfsr;
wire [10:0] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val ;
wire [18:0] cyc18r_phase_sr_out;
wire [47:19] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire VCC;
wire GND;
  LUT4 n138_s16 (
    .F(n138_21),
    .I0(cyc0r_mul[0]),
    .I1(cyc0r_mul[1]),
    .I2(cyc0r_mul[2]),
    .I3(cyc0r_mul[3]) 
);
defparam n138_s16.INIT=16'hC2AA;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I0(pmval[2]),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [3]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_5 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0 .INIT=8'hC5;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(mcyccntr_lo[2]),
    .I1(prescaler_co_5),
    .I2(m_nc_sel_z_6) 
);
defparam n1570_s1.INIT=8'h40;
  LUT3 n269_s0 (
    .F(n269_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [16]),
    .I1(n248_2),
    .I2(n269_4) 
);
defparam n269_s0.INIT=8'hAC;
  LUT3 n270_s0 (
    .F(n270_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [15]),
    .I1(n249_2),
    .I2(n269_4) 
);
defparam n270_s0.INIT=8'hAC;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [14]),
    .I1(n250_2),
    .I2(n269_4) 
);
defparam n271_s0.INIT=8'hAC;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [13]),
    .I1(n251_2),
    .I2(n269_4) 
);
defparam n272_s0.INIT=8'hAC;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [12]),
    .I1(n252_2),
    .I2(n269_4) 
);
defparam n273_s0.INIT=8'hAC;
  LUT3 n274_s0 (
    .F(n274_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [11]),
    .I1(n253_2),
    .I2(n269_4) 
);
defparam n274_s0.INIT=8'hAC;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [10]),
    .I1(n254_2),
    .I2(n269_4) 
);
defparam n275_s0.INIT=8'hAC;
  LUT3 n276_s0 (
    .F(n276_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [9]),
    .I1(n255_2),
    .I2(n269_4) 
);
defparam n276_s0.INIT=8'hAC;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [8]),
    .I1(n256_2),
    .I2(n269_4) 
);
defparam n277_s0.INIT=8'hAC;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [7]),
    .I1(n257_2),
    .I2(n269_4) 
);
defparam n278_s0.INIT=8'hAC;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [6]),
    .I1(n258_2),
    .I2(n269_4) 
);
defparam n279_s0.INIT=8'hAC;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [5]),
    .I1(n259_2),
    .I2(n269_4) 
);
defparam n280_s0.INIT=8'hAC;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [4]),
    .I1(n260_2),
    .I2(n269_4) 
);
defparam n281_s0.INIT=8'hAC;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [3]),
    .I1(n261_2),
    .I2(n269_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [2]),
    .I1(n262_2),
    .I2(n269_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [1]),
    .I1(n263_2),
    .I2(n269_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT2 op_phase_0_s (
    .F(op_phase[0]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[9]) 
);
defparam op_phase_0_s.INIT=4'h4;
  LUT2 op_phase_1_s (
    .F(op_phase[1]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[10]) 
);
defparam op_phase_1_s.INIT=4'h4;
  LUT2 op_phase_3_s (
    .F(op_phase[3]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[12]) 
);
defparam op_phase_3_s.INIT=4'h4;
  LUT3 op_phase_2_s (
    .F(op_phase[2]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[11]),
    .I2(op_phase_2_3) 
);
defparam op_phase_2_s.INIT=8'hF4;
  LUT3 op_phase_4_s (
    .F(op_phase[4]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[13]),
    .I2(op_phase_4_3) 
);
defparam op_phase_4_s.INIT=8'hF4;
  LUT3 op_phase_5_s (
    .F(op_phase[5]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[14]),
    .I2(op_phase_2_3) 
);
defparam op_phase_5_s.INIT=8'hF4;
  LUT3 op_phase_6_s (
    .F(op_phase[6]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[15]),
    .I2(op_phase_6_3) 
);
defparam op_phase_6_s.INIT=8'hF4;
  LUT3 op_phase_7_s (
    .F(op_phase[7]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[16]),
    .I2(op_phase_6_3) 
);
defparam op_phase_7_s.INIT=8'hF4;
  LUT3 op_phase_8_s (
    .F(op_phase[8]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[17]),
    .I2(op_phase_8_3) 
);
defparam op_phase_8_s.INIT=8'hE4;
  LUT3 op_phase_9_s (
    .F(op_phase[9]),
    .I0(cyc18r_phase_sr_out[18]),
    .I1(op_phase_9_3),
    .I2(op_phase_0_4) 
);
defparam op_phase_9_s.INIT=8'hCA;
  LUT4 n607_s0 (
    .F(n607_3),
    .I0(test[1]),
    .I1(n607_4),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[22]) 
);
defparam n607_s0.INIT=16'hEFFE;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4 .INIT=8'h60;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3 .INIT=8'h90;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s11  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s11 .INIT=16'h0F88;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s3 .INIT=8'h35;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4 .INIT=16'h440F;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2 .INIT=4'h8;
  LUT3 n141_s2 (
    .F(n141_5),
    .I0(test[2]),
    .I1(n141_6),
    .I2(n86_4) 
);
defparam n141_s2.INIT=8'hE0;
  LUT2 n266_s2 (
    .F(n266_5),
    .I0(n86_4),
    .I1(n269_4) 
);
defparam n266_s2.INIT=4'h8;
  LUT2 n426_s3 (
    .F(n426_6),
    .I0(rst_n),
    .I1(n86_4) 
);
defparam n426_s3.INIT=4'h4;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5 .INIT=16'h0C0A;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .I2(cyc0r_block[0]),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20 .INIT=16'hCA00;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22 .INIT=8'h80;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_5 ),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s2 .INIT=8'h10;
  LUT4 n269_s1 (
    .F(n269_4),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]) 
);
defparam n269_s1.INIT=16'h0001;
  LUT4 op_phase_0_s0 (
    .F(op_phase_0_4),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[1]),
    .I3(n158_6) 
);
defparam op_phase_0_s0.INIT=16'h0E00;
  LUT3 op_phase_2_s0 (
    .F(op_phase_2_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_2_s0.INIT=8'h90;
  LUT3 op_phase_4_s0 (
    .F(op_phase_4_3),
    .I0(mcyccntr_lo[2]),
    .I1(rhythm_en),
    .I2(prescaler_co_5) 
);
defparam op_phase_4_s0.INIT=8'h40;
  LUT3 op_phase_6_s0 (
    .F(op_phase_6_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_6_s0.INIT=8'h60;
  LUT4 op_phase_8_s0 (
    .F(op_phase_8_3),
    .I0(mcyccntr_lo[0]),
    .I1(noise_lfsr[22]),
    .I2(hh_phase_z[3]),
    .I3(cycle_12_3) 
);
defparam op_phase_8_s0.INIT=16'hBE00;
  LUT3 op_phase_9_s0 (
    .F(op_phase_9_3),
    .I0(hh_phase_z[3]),
    .I1(scramble_phase),
    .I2(mcyccntr_lo[0]) 
);
defparam op_phase_9_s0.INIT=8'hCA;
  LUT4 n607_s1 (
    .F(n607_4),
    .I0(noise_lfsr[18]),
    .I1(noise_lfsr[19]),
    .I2(n607_5),
    .I3(n607_6) 
);
defparam n607_s1.INIT=16'h1000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(cyc0r_fnum[8]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5 .INIT=8'h40;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[7]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4 .INIT=16'h0F77;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[6]),
    .I2(cyc0r_fnum[7]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4 .INIT=16'h0F77;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s12  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_16 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [8]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s12 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_8 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s4 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_9 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_3_s5 .INIT=8'h35;
  LUT3 n141_s3 (
    .F(n141_6),
    .I0(hh_tt_start_attack_dly[14]),
    .I1(cyc18r_start_attack),
    .I2(hh_tt_sel) 
);
defparam n141_s3.INIT=8'hAC;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_30 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s23 .INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [8]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2 .INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [5]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [4]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [3]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [2]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s2 .INIT=8'h35;
  LUT4 n607_s2 (
    .F(n607_5),
    .I0(noise_lfsr[20]),
    .I1(noise_lfsr[21]),
    .I2(n607_7),
    .I3(n607_8) 
);
defparam n607_s2.INIT=16'h1000;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(noise_lfsr[0]),
    .I1(noise_lfsr[1]),
    .I2(n607_9),
    .I3(n607_10) 
);
defparam n607_s3.INIT=16'h1000;
  LUT4 n607_s4 (
    .F(n607_7),
    .I0(noise_lfsr[14]),
    .I1(noise_lfsr[15]),
    .I2(noise_lfsr[16]),
    .I3(noise_lfsr[17]) 
);
defparam n607_s4.INIT=16'h0001;
  LUT4 n607_s5 (
    .F(n607_8),
    .I0(noise_lfsr[10]),
    .I1(noise_lfsr[11]),
    .I2(noise_lfsr[12]),
    .I3(noise_lfsr[13]) 
);
defparam n607_s5.INIT=16'h0001;
  LUT4 n607_s6 (
    .F(n607_9),
    .I0(noise_lfsr[6]),
    .I1(noise_lfsr[7]),
    .I2(noise_lfsr[8]),
    .I3(noise_lfsr[9]) 
);
defparam n607_s6.INIT=16'h0001;
  LUT4 n607_s7 (
    .F(n607_10),
    .I0(noise_lfsr[2]),
    .I1(noise_lfsr[3]),
    .I2(noise_lfsr[4]),
    .I3(noise_lfsr[5]) 
);
defparam n607_s7.INIT=16'h0001;
  LUT4 n1574_s2 (
    .F(n1574_6),
    .I0(rhythm_en),
    .I1(mcyccntr_lo[2]),
    .I2(prescaler_co_5),
    .I3(m_nc_sel_z_6) 
);
defparam n1574_s2.INIT=16'h8000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_32 ),
    .I0(pmval[2]),
    .I1(cyc0r_pm),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [10]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24 .INIT=8'h70;
  DFFRE cyc0r_fnum_7_s0 (
    .Q(cyc0r_fnum[7]),
    .D(fnum[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_6_s0 (
    .Q(cyc0r_fnum[6]),
    .D(fnum[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_5_s0 (
    .Q(cyc0r_fnum[5]),
    .D(fnum[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_4_s0 (
    .Q(cyc0r_fnum[4]),
    .D(fnum[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_3_s0 (
    .Q(cyc0r_fnum[3]),
    .D(fnum[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_2_s0 (
    .Q(cyc0r_fnum[2]),
    .D(fnum[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_1_s0 (
    .Q(cyc0r_fnum[1]),
    .D(fnum[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_0_s0 (
    .Q(cyc0r_fnum[0]),
    .D(fnum[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_block_2_s0 (
    .Q(cyc0r_block[2]),
    .D(block[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_block_1_s0 (
    .Q(cyc0r_block[1]),
    .D(block[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_block_0_s0 (
    .Q(cyc0r_block[0]),
    .D(block[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_3_s0 (
    .Q(cyc0r_mul[3]),
    .D(mul[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_2_s0 (
    .Q(cyc0r_mul[2]),
    .D(mul[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_1_s0 (
    .Q(cyc0r_mul[1]),
    .D(mul[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_mul_0_s0 (
    .Q(cyc0r_mul[0]),
    .D(mul[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_pm_s0 (
    .Q(cyc0r_pm),
    .D(pm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]),
    .D(cyc0r_mul[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .D(cyc0r_mul[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .D(cyc0r_mul[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .D(n138_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [3]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .CLK(clk_14m_d),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .D(cyc18r_phase_sr_out[18]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .D(cyc18r_phase_sr_out[15]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .D(cyc18r_phase_sr_out[13]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .D(cyc18r_phase_sr_out[10]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .D(cyc18r_phase_sr_out[9]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .D(cyc18r_phase_sr_out[8]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .D(cyc18r_phase_sr_out[7]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .D(cyc18r_phase_sr_out[6]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .D(cyc18r_phase_sr_out[5]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .D(cyc18r_phase_sr_out[4]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .D(cyc18r_phase_sr_out[3]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .D(cyc18r_phase_sr_out[2]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .D(cyc18r_phase_sr_out[1]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .D(cyc18r_phase_sr_out[0]),
    .CLK(clk_14m_d),
    .RESET(n141_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [18]),
    .D(n245_2),
    .CLK(clk_14m_d),
    .RESET(n266_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [17]),
    .D(n246_2),
    .CLK(clk_14m_d),
    .RESET(n266_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [16]),
    .D(n247_2),
    .CLK(clk_14m_d),
    .RESET(n266_5),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [15]),
    .D(n269_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [14]),
    .D(n270_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [13]),
    .D(n271_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [12]),
    .D(n272_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [11]),
    .D(n273_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [10]),
    .D(n274_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [9]),
    .D(n275_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [8]),
    .D(n276_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [7]),
    .D(n277_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [6]),
    .D(n278_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [5]),
    .D(n279_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [4]),
    .D(n280_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [3]),
    .D(n281_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [2]),
    .D(n282_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [1]),
    .D(n283_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [0]),
    .D(n284_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_18_s0 (
    .Q(cyc3r_phase_current[18]),
    .D(n368_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_17_s0 (
    .Q(cyc3r_phase_current[17]),
    .D(n369_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_16_s0 (
    .Q(cyc3r_phase_current[16]),
    .D(n370_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_15_s0 (
    .Q(cyc3r_phase_current[15]),
    .D(n371_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_14_s0 (
    .Q(cyc3r_phase_current[14]),
    .D(n372_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_13_s0 (
    .Q(cyc3r_phase_current[13]),
    .D(n373_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_12_s0 (
    .Q(cyc3r_phase_current[12]),
    .D(n374_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_11_s0 (
    .Q(cyc3r_phase_current[11]),
    .D(n375_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_10_s0 (
    .Q(cyc3r_phase_current[10]),
    .D(n376_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_9_s0 (
    .Q(cyc3r_phase_current[9]),
    .D(n377_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_8_s0 (
    .Q(cyc3r_phase_current[8]),
    .D(n378_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_7_s0 (
    .Q(cyc3r_phase_current[7]),
    .D(n379_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_6_s0 (
    .Q(cyc3r_phase_current[6]),
    .D(n380_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_5_s0 (
    .Q(cyc3r_phase_current[5]),
    .D(n381_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_4_s0 (
    .Q(cyc3r_phase_current[4]),
    .D(n382_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_3_s0 (
    .Q(cyc3r_phase_current[3]),
    .D(n383_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_2_s0 (
    .Q(cyc3r_phase_current[2]),
    .D(n384_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_1_s0 (
    .Q(cyc3r_phase_current[1]),
    .D(n385_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc3r_phase_current_0_s0 (
    .Q(cyc3r_phase_current[0]),
    .D(n386_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_phase_z_3_s0 (
    .Q(hh_phase_z[3]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE hh_phase_z_2_s0 (
    .Q(hh_phase_z[2]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE hh_phase_z_1_s0 (
    .Q(hh_phase_z[1]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE hh_phase_z_0_s0 (
    .Q(hh_phase_z[0]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1570_4) 
);
  DFFRE tc_phase_z_1_s0 (
    .Q(tc_phase_z[1]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1574_6) 
);
  DFFRE tc_phase_z_0_s0 (
    .Q(tc_phase_z[0]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1574_6) 
);
  DFFRE noise_lfsr_22_s0 (
    .Q(noise_lfsr[22]),
    .D(noise_lfsr[21]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_21_s0 (
    .Q(noise_lfsr[21]),
    .D(noise_lfsr[20]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_20_s0 (
    .Q(noise_lfsr[20]),
    .D(noise_lfsr[19]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_19_s0 (
    .Q(noise_lfsr[19]),
    .D(noise_lfsr[18]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_18_s0 (
    .Q(noise_lfsr[18]),
    .D(noise_lfsr[17]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_17_s0 (
    .Q(noise_lfsr[17]),
    .D(noise_lfsr[16]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_16_s0 (
    .Q(noise_lfsr[16]),
    .D(noise_lfsr[15]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr[15]),
    .D(noise_lfsr[14]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_14_s0 (
    .Q(noise_lfsr[14]),
    .D(noise_lfsr[13]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_13_s0 (
    .Q(noise_lfsr[13]),
    .D(noise_lfsr[12]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_12_s0 (
    .Q(noise_lfsr[12]),
    .D(noise_lfsr[11]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_11_s0 (
    .Q(noise_lfsr[11]),
    .D(noise_lfsr[10]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_10_s0 (
    .Q(noise_lfsr[10]),
    .D(noise_lfsr[9]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_9_s0 (
    .Q(noise_lfsr[9]),
    .D(noise_lfsr[8]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_8_s0 (
    .Q(noise_lfsr[8]),
    .D(noise_lfsr[7]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_7_s0 (
    .Q(noise_lfsr[7]),
    .D(noise_lfsr[6]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_6_s0 (
    .Q(noise_lfsr[6]),
    .D(noise_lfsr[5]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_5_s0 (
    .Q(noise_lfsr[5]),
    .D(noise_lfsr[4]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_4_s0 (
    .Q(noise_lfsr[4]),
    .D(noise_lfsr[3]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_3_s0 (
    .Q(noise_lfsr[3]),
    .D(noise_lfsr[2]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_2_s0 (
    .Q(noise_lfsr[2]),
    .D(noise_lfsr[1]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_1_s0 (
    .Q(noise_lfsr[1]),
    .D(noise_lfsr[0]),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(n607_3),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n86_4) 
);
  DFFRE cyc0r_fnum_8_s0 (
    .Q(cyc0r_fnum[8]),
    .D(fnum_16[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  MULTALU27X18 n243_s1 (
    .DOUT({DOUT[47:19],n245_2,n246_2,n247_2,n248_2,n249_2,n250_2,n251_2,n252_2,n253_2,n254_2,n255_2,n256_2,n257_2,n258_2,n259_2,n260_2,n261_2,n262_2,n263_2}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_pdelta_shifted [16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,VCC}),
    .RESET({\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ,\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 }) 
);
defparam n243_s1.MULT_RESET_MODE="SYNC";
defparam n243_s1.ACCSEL_IREG_CLK="BYPASS";
defparam n243_s1.ACCSEL_IREG_CE="CE0";
defparam n243_s1.ACCSEL_IREG_RESET="RESET0";
defparam n243_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam n243_s1.ADDSUB0_IREG_CE="CE0";
defparam n243_s1.ADDSUB0_IREG_RESET="RESET0";
defparam n243_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam n243_s1.ADDSUB1_IREG_CE="CE0";
defparam n243_s1.ADDSUB1_IREG_RESET="RESET0";
defparam n243_s1.FB_PREG_EN="FALSE";
defparam n243_s1.ACCSEL_PREG_CLK="BYPASS";
defparam n243_s1.ACCSEL_PREG_CE="CE0";
defparam n243_s1.ACCSEL_PREG_RESET="RESET0";
defparam n243_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam n243_s1.ADDSUB0_PREG_CE="CE0";
defparam n243_s1.ADDSUB0_PREG_RESET="RESET0";
defparam n243_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam n243_s1.ADDSUB1_PREG_CE="CE0";
defparam n243_s1.ADDSUB1_PREG_RESET="RESET0";
defparam n243_s1.OREG_CLK="BYPASS";
defparam n243_s1.OREG_CE="CE0";
defparam n243_s1.OREG_RESET="RESET0";
defparam n243_s1.PRE_LOAD=48'h000000000000;
defparam n243_s1.CASI_SEL=1'b0;
defparam n243_s1.AREG_CLK="BYPASS";
defparam n243_s1.AREG_CE="CE0";
defparam n243_s1.AREG_RESET="RESET0";
defparam n243_s1.BREG_CLK="BYPASS";
defparam n243_s1.BREG_CE="CE0";
defparam n243_s1.BREG_RESET="RESET0";
defparam n243_s1.DREG_CLK="BYPASS";
defparam n243_s1.DREG_CE="CE0";
defparam n243_s1.DREG_RESET="RESET0";
defparam n243_s1.PREG_CLK="BYPASS";
defparam n243_s1.PREG_CE="CE0";
defparam n243_s1.PREG_RESET="RESET0";
defparam n243_s1.SOA_PREG_EN="FALSE";
defparam n243_s1.DYN_P_SEL="FALSE";
defparam n243_s1.P_SEL=1'b0;
defparam n243_s1.DYN_P_ADDSUB="FALSE";
defparam n243_s1.P_ADDSUB=1'b0;
defparam n243_s1.ACC_SEL=1'b0;
defparam n243_s1.ADD_SUB_0=1'b0;
defparam n243_s1.ADD_SUB_1=1'b0;
defparam n243_s1.A_SEL=1'b0;
defparam n243_s1.CASISEL_IREG_CE="CE0";
defparam n243_s1.CASISEL_IREG_CLK="BYPASS";
defparam n243_s1.CASISEL_IREG_RESET="RESET0";
defparam n243_s1.CASISEL_PREG_CE="CE0";
defparam n243_s1.CASISEL_PREG_CLK="BYPASS";
defparam n243_s1.CASISEL_PREG_RESET="RESET0";
defparam n243_s1.CSEL_IREG_CE="CE0";
defparam n243_s1.CSEL_IREG_CLK="BYPASS";
defparam n243_s1.CSEL_IREG_RESET="RESET0";
defparam n243_s1.CSEL_PREG_CE="CE0";
defparam n243_s1.CSEL_PREG_CLK="BYPASS";
defparam n243_s1.CSEL_PREG_RESET="RESET0";
defparam n243_s1.C_IREG_CE="CE0";
defparam n243_s1.C_IREG_CLK="BYPASS";
defparam n243_s1.C_IREG_RESET="RESET0";
defparam n243_s1.C_PREG_CE="CE0";
defparam n243_s1.C_PREG_CLK="BYPASS";
defparam n243_s1.C_PREG_RESET="RESET0";
defparam n243_s1.C_SEL=1'b0;
defparam n243_s1.DYN_ACC_SEL="FALSE";
defparam n243_s1.DYN_ADD_SUB_0="FALSE";
defparam n243_s1.DYN_ADD_SUB_1="FALSE";
defparam n243_s1.DYN_A_SEL="FALSE";
defparam n243_s1.DYN_CASI_SEL="FALSE";
defparam n243_s1.DYN_C_SEL="FALSE";
defparam n243_s1.MULT12X12_EN="FALSE";
defparam n243_s1.PADDSUB_IREG_CE="CE0";
defparam n243_s1.PADDSUB_IREG_CLK="BYPASS";
defparam n243_s1.PADDSUB_IREG_RESET="RESET0";
defparam n243_s1.PSEL_IREG_CE="CE0";
defparam n243_s1.PSEL_IREG_CLK="BYPASS";
defparam n243_s1.PSEL_IREG_RESET="RESET0";
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [0]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_2 ),
    .I0(GND),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [1]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_2 ),
    .I0(cyc0r_fnum[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_0_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [2]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_2 ),
    .I0(cyc0r_fnum[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_1_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [3]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_2 ),
    .I0(cyc0r_fnum[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_2_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [4]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_2 ),
    .I0(cyc0r_fnum[3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_3_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [5]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_2 ),
    .I0(cyc0r_fnum[4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_4_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [6]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_2 ),
    .I0(cyc0r_fnum[5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_5_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [7]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_2 ),
    .I0(cyc0r_fnum[6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_6_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [8]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_2 ),
    .I0(cyc0r_fnum[7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_7_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_9_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [9]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val [10]),
    .I0(cyc0r_fnum[8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_8_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pdelta_modded_val_9_s .ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_1),
    .COUT(n386_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_1),
    .COUT(n385_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .I3(GND),
    .CIN(n386_2) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_1),
    .COUT(n384_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .I3(GND),
    .CIN(n385_2) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_1),
    .COUT(n383_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .I3(GND),
    .CIN(n384_2) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_1),
    .COUT(n382_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .I3(GND),
    .CIN(n383_2) 
);
defparam n382_s.ALU_MODE=0;
  ALU n381_s (
    .SUM(n381_1),
    .COUT(n381_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .I3(GND),
    .CIN(n382_2) 
);
defparam n381_s.ALU_MODE=0;
  ALU n380_s (
    .SUM(n380_1),
    .COUT(n380_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .I3(GND),
    .CIN(n381_2) 
);
defparam n380_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_1),
    .COUT(n379_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .I3(GND),
    .CIN(n380_2) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_1),
    .COUT(n378_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .I3(GND),
    .CIN(n379_2) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_1),
    .COUT(n377_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .I3(GND),
    .CIN(n378_2) 
);
defparam n377_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_1),
    .COUT(n376_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [10]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .I3(GND),
    .CIN(n377_2) 
);
defparam n376_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_1),
    .COUT(n375_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .I3(GND),
    .CIN(n376_2) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_1),
    .COUT(n374_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .I3(GND),
    .CIN(n375_2) 
);
defparam n374_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_1),
    .COUT(n373_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .I3(GND),
    .CIN(n374_2) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_1),
    .COUT(n372_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [14]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .I3(GND),
    .CIN(n373_2) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_1),
    .COUT(n371_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [15]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .I3(GND),
    .CIN(n372_2) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_1),
    .COUT(n370_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [16]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .I3(GND),
    .CIN(n371_2) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_1),
    .COUT(n369_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [17]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .I3(GND),
    .CIN(n370_2) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_1),
    .COUT(n368_0_COUT),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_pdelta_multiplied [18]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .I3(GND),
    .CIN(n369_2) 
);
defparam n368_s.ALU_MODE=0;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(tc_phase_z[1]),
    .I1(tc_phase_z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n551_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(hh_phase_z[1]),
    .I1(tc_phase_z[1]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(scramble_phase),
    .I0(hh_phase_z[2]),
    .I1(hh_phase_z[0]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s0.ALU_MODE=3;
  IKAOPLL_sr_21 u_cyc4r_cyc18r_phase_sr (
    .clk_14m_d(clk_14m_d),
    .n426_6(n426_6),
    .n86_4(n86_4),
    .cyc3r_phase_current(cyc3r_phase_current[18:0]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_pg_0 */
module IKAOPLL_sr_22 (
  clk_14m_d,
  n86_4,
  cyc2c_next_envstat,
  cyc17r_envstat,
  cyc19r_envstat
)
;
input clk_14m_d;
input n86_4;
input [1:0] cyc2c_next_envstat;
output [1:0] cyc17r_envstat;
output [1:0] cyc19r_envstat;
wire [1:0] \sr[0] ;
wire [1:0] \sr[1] ;
wire [1:0] \sr[2] ;
wire [1:0] \sr[3] ;
wire [1:0] \sr[4] ;
wire [1:0] \sr[5] ;
wire [1:0] \sr[6] ;
wire [1:0] \sr[7] ;
wire [1:0] \sr[8] ;
wire [1:0] \sr[9] ;
wire [1:0] \sr[10] ;
wire [1:0] \sr[11] ;
wire [1:0] \sr[12] ;
wire [1:0] \sr[13] ;
wire [1:0] \sr[14] ;
wire [1:0] \sr[16] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc2c_next_envstat[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(\sr[8] [1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(\sr[8] [0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_1_s0  (
    .Q(\sr[9] [1]),
    .D(\sr[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_0_s0  (
    .Q(\sr[9] [0]),
    .D(\sr[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_1_s0  (
    .Q(\sr[10] [1]),
    .D(\sr[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_0_s0  (
    .Q(\sr[10] [0]),
    .D(\sr[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_1_s0  (
    .Q(\sr[11] [1]),
    .D(\sr[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_0_s0  (
    .Q(\sr[11] [0]),
    .D(\sr[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_1_s0  (
    .Q(\sr[12] [1]),
    .D(\sr[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_0_s0  (
    .Q(\sr[12] [0]),
    .D(\sr[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_1_s0  (
    .Q(\sr[13] [1]),
    .D(\sr[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_0_s0  (
    .Q(\sr[13] [0]),
    .D(\sr[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_1_s0  (
    .Q(\sr[14] [1]),
    .D(\sr[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_0_s0  (
    .Q(\sr[14] [0]),
    .D(\sr[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_1_s0  (
    .Q(cyc17r_envstat[1]),
    .D(\sr[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_0_s0  (
    .Q(cyc17r_envstat[0]),
    .D(\sr[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_1_s0  (
    .Q(\sr[16] [1]),
    .D(cyc17r_envstat[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_0_s0  (
    .Q(\sr[16] [0]),
    .D(cyc17r_envstat[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[17]_1_s0  (
    .Q(cyc19r_envstat[1]),
    .D(\sr[16] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[17]_0_s0  (
    .Q(cyc19r_envstat[0]),
    .D(\sr[16] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc2c_next_envstat[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_22 */
module IKAOPLL_sr_23 (
  clk_14m_d,
  n86_4,
  cyc2r_attnlv,
  cyc17r_attnlv,
  cyc18r_attnlv,
  cyc19r_attnlv
)
;
input clk_14m_d;
input n86_4;
input [6:0] cyc2r_attnlv;
output [6:2] cyc17r_attnlv;
output [6:0] cyc18r_attnlv;
output [6:0] cyc19r_attnlv;
wire [6:0] \sr[0] ;
wire [6:0] \sr[1] ;
wire [6:0] \sr[2] ;
wire [6:0] \sr[3] ;
wire [6:0] \sr[4] ;
wire [6:0] \sr[5] ;
wire [6:0] \sr[6] ;
wire [6:0] \sr[7] ;
wire [6:0] \sr[8] ;
wire [6:0] \sr[9] ;
wire [6:0] \sr[10] ;
wire [6:0] \sr[11] ;
wire [6:0] \sr[12] ;
wire [6:0] \sr[13] ;
wire [1:0] \sr[14] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc2r_attnlv[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc2r_attnlv[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc2r_attnlv[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc2r_attnlv[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc2r_attnlv[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc2r_attnlv[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(\sr[5] [6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(\sr[5] [5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(\sr[5] [4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(\sr[5] [3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(\sr[5] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(\sr[5] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(\sr[5] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(\sr[5] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(\sr[8] [6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(\sr[8] [5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(\sr[8] [4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(\sr[8] [3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(\sr[8] [2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(\sr[8] [1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(\sr[8] [0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_6_s0  (
    .Q(\sr[9] [6]),
    .D(\sr[8] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_5_s0  (
    .Q(\sr[9] [5]),
    .D(\sr[8] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_4_s0  (
    .Q(\sr[9] [4]),
    .D(\sr[8] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_3_s0  (
    .Q(\sr[9] [3]),
    .D(\sr[8] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_2_s0  (
    .Q(\sr[9] [2]),
    .D(\sr[8] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_1_s0  (
    .Q(\sr[9] [1]),
    .D(\sr[8] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[9]_0_s0  (
    .Q(\sr[9] [0]),
    .D(\sr[8] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_6_s0  (
    .Q(\sr[10] [6]),
    .D(\sr[9] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_5_s0  (
    .Q(\sr[10] [5]),
    .D(\sr[9] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_4_s0  (
    .Q(\sr[10] [4]),
    .D(\sr[9] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_3_s0  (
    .Q(\sr[10] [3]),
    .D(\sr[9] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_2_s0  (
    .Q(\sr[10] [2]),
    .D(\sr[9] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_1_s0  (
    .Q(\sr[10] [1]),
    .D(\sr[9] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[10]_0_s0  (
    .Q(\sr[10] [0]),
    .D(\sr[9] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_6_s0  (
    .Q(\sr[11] [6]),
    .D(\sr[10] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_5_s0  (
    .Q(\sr[11] [5]),
    .D(\sr[10] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_4_s0  (
    .Q(\sr[11] [4]),
    .D(\sr[10] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_3_s0  (
    .Q(\sr[11] [3]),
    .D(\sr[10] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_2_s0  (
    .Q(\sr[11] [2]),
    .D(\sr[10] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_1_s0  (
    .Q(\sr[11] [1]),
    .D(\sr[10] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[11]_0_s0  (
    .Q(\sr[11] [0]),
    .D(\sr[10] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_6_s0  (
    .Q(\sr[12] [6]),
    .D(\sr[11] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_5_s0  (
    .Q(\sr[12] [5]),
    .D(\sr[11] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_4_s0  (
    .Q(\sr[12] [4]),
    .D(\sr[11] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_3_s0  (
    .Q(\sr[12] [3]),
    .D(\sr[11] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_2_s0  (
    .Q(\sr[12] [2]),
    .D(\sr[11] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_1_s0  (
    .Q(\sr[12] [1]),
    .D(\sr[11] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[12]_0_s0  (
    .Q(\sr[12] [0]),
    .D(\sr[11] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_6_s0  (
    .Q(\sr[13] [6]),
    .D(\sr[12] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_5_s0  (
    .Q(\sr[13] [5]),
    .D(\sr[12] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_4_s0  (
    .Q(\sr[13] [4]),
    .D(\sr[12] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_3_s0  (
    .Q(\sr[13] [3]),
    .D(\sr[12] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_2_s0  (
    .Q(\sr[13] [2]),
    .D(\sr[12] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_1_s0  (
    .Q(\sr[13] [1]),
    .D(\sr[12] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[13]_0_s0  (
    .Q(\sr[13] [0]),
    .D(\sr[12] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_6_s0  (
    .Q(cyc17r_attnlv[6]),
    .D(\sr[13] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_5_s0  (
    .Q(cyc17r_attnlv[5]),
    .D(\sr[13] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_4_s0  (
    .Q(cyc17r_attnlv[4]),
    .D(\sr[13] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_3_s0  (
    .Q(cyc17r_attnlv[3]),
    .D(\sr[13] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_2_s0  (
    .Q(cyc17r_attnlv[2]),
    .D(\sr[13] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_1_s0  (
    .Q(\sr[14] [1]),
    .D(\sr[13] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[14]_0_s0  (
    .Q(\sr[14] [0]),
    .D(\sr[13] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_6_s0  (
    .Q(cyc18r_attnlv[6]),
    .D(cyc17r_attnlv[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_5_s0  (
    .Q(cyc18r_attnlv[5]),
    .D(cyc17r_attnlv[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_4_s0  (
    .Q(cyc18r_attnlv[4]),
    .D(cyc17r_attnlv[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_3_s0  (
    .Q(cyc18r_attnlv[3]),
    .D(cyc17r_attnlv[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_2_s0  (
    .Q(cyc18r_attnlv[2]),
    .D(cyc17r_attnlv[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_1_s0  (
    .Q(cyc18r_attnlv[1]),
    .D(\sr[14] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[15]_0_s0  (
    .Q(cyc18r_attnlv[0]),
    .D(\sr[14] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_6_s0  (
    .Q(cyc19r_attnlv[6]),
    .D(cyc18r_attnlv[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_5_s0  (
    .Q(cyc19r_attnlv[5]),
    .D(cyc18r_attnlv[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_4_s0  (
    .Q(cyc19r_attnlv[4]),
    .D(cyc18r_attnlv[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_3_s0  (
    .Q(cyc19r_attnlv[3]),
    .D(cyc18r_attnlv[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_2_s0  (
    .Q(cyc19r_attnlv[2]),
    .D(cyc18r_attnlv[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_1_s0  (
    .Q(cyc19r_attnlv[1]),
    .D(cyc18r_attnlv[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[16]_0_s0  (
    .Q(cyc19r_attnlv[0]),
    .D(cyc18r_attnlv[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc2r_attnlv[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_23 */
module IKAOPLL_eg_0 (
  clk_14m_d,
  n86_4,
  n660_5,
  kon,
  n426_6,
  am,
  rst_n,
  eg_envcntr_test_data,
  cycle_00,
  m_nc_sel_z,
  cust_inst_sel_z,
  m_nc_sel,
  cycle_d4_zz,
  cycle_d3_zz,
  kon_z,
  inst_latch_oe,
  m_nc_sel_z_6,
  cycle_d4,
  mcyccntr_hi_1_8,
  block,
  sl,
  tl,
  fnum,
  fnum_17,
  test_0,
  test_3,
  amval,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_6,
  mem_q_7,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_33,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  \ksl_reg[0] ,
  ksr_reg,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \dr_reg[0] ,
  \rr_reg[0] ,
  etyp_reg,
  q_1,
  \ar_reg[1] ,
  \dr_reg[1] ,
  \rr_reg[1] ,
  q_0,
  q_2,
  mcyccntr_hi,
  cyc18r_start_attack,
  op_attnlv_max,
  n1827_7,
  hh_tt_start_attack_dly,
  op_attnlv
)
;
input clk_14m_d;
input n86_4;
input n660_5;
input kon;
input n426_6;
input am;
input rst_n;
input eg_envcntr_test_data;
input cycle_00;
input m_nc_sel_z;
input cust_inst_sel_z;
input m_nc_sel;
input cycle_d4_zz;
input cycle_d3_zz;
input kon_z;
input inst_latch_oe;
input m_nc_sel_z_6;
input cycle_d4;
input mcyccntr_hi_1_8;
input [2:0] block;
input [3:0] sl;
input [5:0] tl;
input [7:5] fnum;
input [8:8] fnum_17;
input test_0;
input test_3;
input [3:0] amval;
input mem_q_0;
input mem_q_1;
input mem_q_2;
input mem_q_3;
input mem_q_4;
input mem_q_5;
input mem_q_6;
input mem_q_7;
input mem_q_16;
input mem_q_17;
input mem_q_18;
input mem_q_19;
input mem_q_20;
input mem_q_21;
input mem_q_22;
input mem_q_23;
input mem_q_24;
input mem_q_25;
input mem_q_26;
input mem_q_27;
input mem_q_28;
input mem_q_29;
input mem_q_30;
input mem_q_31;
input mem_q_33;
input mem_q_34;
input mem_q_35;
input mem_q_44;
input mem_q_45;
input mem_q_46;
input mem_q_47;
input [1:0] \ksl_reg[0] ;
input [1:0] ksr_reg;
input [1:0] \ksl_reg[1] ;
input [3:0] \ar_reg[0] ;
input [3:0] \dr_reg[0] ;
input [3:0] \rr_reg[0] ;
input [1:0] etyp_reg;
input [0:0] q_1;
input [3:0] \ar_reg[1] ;
input [3:0] \dr_reg[1] ;
input [3:0] \rr_reg[1] ;
input [0:0] q_0;
input [0:0] q_2;
input [0:0] mcyccntr_hi;
output cyc18r_start_attack;
output op_attnlv_max;
output n1827_7;
output [14:14] hh_tt_start_attack_dly;
output [6:0] op_attnlv;
wire n34_3;
wire n35_3;
wire n36_3;
wire n139_3;
wire n145_3;
wire n190_3;
wire n195_3;
wire n200_3;
wire n206_3;
wire n396_3;
wire n397_3;
wire cyc18c_attnlv_quite;
wire n350_12;
wire n354_5;
wire cyc1c_egparam_saturated_3_5;
wire n845_5;
wire cyc18c_ksval_shifted_0_10;
wire n350_14;
wire n817_6;
wire n816_6;
wire n815_6;
wire n814_6;
wire n353_14;
wire n352_14;
wire n351_11;
wire n356_7;
wire n357_7;
wire n12_9;
wire n34_4;
wire n190_4;
wire n190_5;
wire n195_4;
wire n206_4;
wire cyc18c_start_attack_4;
wire cyc2c_next_envstat_1_5;
wire cyc2c_next_envstat_0_5;
wire n396_4;
wire cyc2c_attndelta_0_4;
wire cyc2c_attndelta_0_5;
wire cyc2c_attndelta_0_6;
wire cyc2c_attndelta_0_7;
wire cyc2c_attndelta_1_4;
wire cyc2c_attndelta_1_5;
wire cyc2c_attndelta_1_6;
wire cyc2c_attndelta_2_4;
wire cyc2c_attndelta_3_4;
wire cyc2c_attndelta_4_4;
wire cyc2c_attndelta_5_4;
wire cyc18c_attnlv_quite_4;
wire op_attnlv_max_3;
wire cyc18c_ksval_shifted_4_8;
wire cyc18c_ksval_shifted_4_9;
wire cyc18c_ksval_shifted_4_10;
wire cyc18c_ksval_shifted_3_11;
wire cyc18c_ksval_shifted_3_12;
wire cyc18c_ksval_shifted_3_13;
wire cyc18c_ksval_shifted_2_11;
wire cyc18c_ksval_shifted_1_11;
wire cyc18c_ksval_shifted_1_12;
wire n350_15;
wire n354_6;
wire cyc18c_ksval_shifted_0_11;
wire cyc18c_ksval_shifted_5_11;
wire n350_16;
wire n350_17;
wire n350_18;
wire n353_15;
wire n353_16;
wire n352_15;
wire n352_16;
wire n351_12;
wire n351_14;
wire cyc2c_curr_attnlv_0_7;
wire cyc2c_curr_attnlv_0_8;
wire cyc2c_next_envstat_0_6;
wire cyc2c_attndelta_0_8;
wire cyc2c_attndelta_0_9;
wire cyc2c_attndelta_0_10;
wire cyc2c_attndelta_0_11;
wire cyc2c_attndelta_0_12;
wire cyc2c_attndelta_1_7;
wire cyc2c_attndelta_1_8;
wire cyc2c_attndelta_1_9;
wire cyc2c_attndelta_2_5;
wire cyc2c_attndelta_3_5;
wire cyc2c_attndelta_4_5;
wire cyc18c_ksval_shifted_4_11;
wire cyc18c_ksval_shifted_4_12;
wire cyc18c_ksval_shifted_3_14;
wire cyc18c_ksval_shifted_3_15;
wire cyc18c_ksval_shifted_2_12;
wire cyc18c_ksval_shifted_1_13;
wire n354_7;
wire n350_19;
wire n350_20;
wire n350_21;
wire n350_23;
wire n350_24;
wire n350_25;
wire n350_26;
wire n353_17;
wire n353_18;
wire n353_19;
wire n353_20;
wire n353_21;
wire n352_17;
wire n352_18;
wire n352_19;
wire n351_15;
wire n351_16;
wire n351_17;
wire cyc2c_curr_attnlv_0_9;
wire cyc2c_next_envstat_0_7;
wire cyc2c_attndelta_0_14;
wire cyc2c_attndelta_1_10;
wire n350_27;
wire n350_28;
wire n350_29;
wire n350_30;
wire n350_31;
wire n353_22;
wire n353_23;
wire n353_24;
wire n352_20;
wire n352_21;
wire n352_22;
wire n351_18;
wire n351_19;
wire n351_20;
wire cyc2c_attndelta_0_16;
wire det_one_10;
wire n350_33;
wire cyc18c_start_attack;
wire n351_22;
wire n1830_6;
wire cyc2c_attndelta_0_18;
wire n13_8;
wire cyc2c_attndelta_0_20;
wire eg_prescaler_d0_z;
wire envcntr_adder_co_z;
wire rst_z;
wire det_one;
wire cyc18r_kon;
wire cyc19r_kon;
wire cyc18r_attnlv_quite;
wire cyc19r_attnlv_quite;
wire cyc19r_start_attack;
wire cyc1r_envdeltaweight_intensity;
wire cyc1r_egparam_zero;
wire cyc2c_egparam_final_0_2;
wire cyc2c_egparam_final_1_2;
wire cyc2c_egparam_final_2_2;
wire cyc1c_egparam_scaled_0_3;
wire cyc1c_egparam_scaled_1_3;
wire cyc1c_egparam_scaled_2_3;
wire cyc2c_next_attnlv_0_2;
wire cyc2c_next_attnlv_1_2;
wire cyc2c_next_attnlv_2_2;
wire cyc2c_next_attnlv_3_2;
wire cyc2c_next_attnlv_4_2;
wire cyc2c_next_attnlv_5_2;
wire cyc2c_next_attnlv_6_0_COUT;
wire cyc18c_ksval_adder_hi_0_3;
wire cyc18c_ksval_adder_hi_1_3;
wire n778_2;
wire n778_3;
wire n777_2;
wire n777_3;
wire n776_2;
wire n776_3;
wire n775_2;
wire n775_3;
wire n774_2;
wire n774_3;
wire n773_2;
wire n772_6;
wire cyc19c_ksval_am_0_3;
wire cyc19c_ksval_am_1_3;
wire cyc19c_ksval_am_2_3;
wire cyc19c_ksval_am_3_3;
wire cyc19c_ksval_am_4_3;
wire cyc19c_ksval_am_5_3;
wire cyc19c_attnlv_scaled_0_3;
wire cyc19c_attnlv_scaled_1_3;
wire cyc19c_attnlv_scaled_2_3;
wire cyc19c_attnlv_scaled_3_3;
wire cyc19c_attnlv_scaled_4_3;
wire cyc19c_attnlv_scaled_5_3;
wire n740_1_SUM;
wire n740_3;
wire n741_1_SUM;
wire n741_3;
wire n742_1_SUM;
wire n742_3;
wire n743_1_SUM;
wire n743_3;
wire [5:3] cyc18c_ksval_base;
wire [1:0] cyc2c_next_envstat;
wire [6:0] cyc2c_attndelta;
wire [6:1] cyc18c_ksval_shifted;
wire [6:0] cyc19c_attnlv_saturated;
wire [6:0] cyc2c_curr_attnlv;
wire [17:0] envcntr_sr;
wire [1:0] envcntr;
wire [16:0] zb_sr;
wire [3:0] conseczerobitcntr;
wire [13:1] hh_tt_start_attack_dly_0;
wire [3:0] cyc0r_egparam_muxed;
wire [3:0] cyc0r_ksr_factor;
wire [1:1] cyc1r_eg_prescaler;
wire [3:0] cyc1r_egparam_saturated;
wire [3:0] cyc1r_attenrate;
wire [1:0] cyc1r_ksr_factor_lo;
wire [6:0] cyc2r_attnlv;
wire [3:0] cyc18r_sl;
wire [3:0] cyc19r_sl;
wire [7:0] cyc18r_ksval_tl;
wire [0:0] cyc18r_am;
wire [1:0] eg_prescaler;
wire [2:0] cyc2c_egparam_final;
wire [4:0] cyc1c_egparam_scaled;
wire [6:0] cyc2c_next_attnlv;
wire [3:0] cyc18c_ksval_adder_hi;
wire [7:0] cyc19c_ksval_am;
wire [7:0] cyc19c_attnlv_scaled;
wire [1:0] cyc17r_envstat;
wire [1:0] cyc19r_envstat;
wire [6:2] cyc17r_attnlv;
wire [6:0] cyc18r_attnlv;
wire [6:0] cyc19r_attnlv;
wire VCC;
wire GND;
  LUT4 cyc18c_ksval_base_5_s16 (
    .F(cyc18c_ksval_base[5]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_17[8]) 
);
defparam cyc18c_ksval_base_5_s16.INIT=16'h7FFE;
  LUT4 cyc18c_ksval_base_4_s16 (
    .F(cyc18c_ksval_base[4]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_17[8]) 
);
defparam cyc18c_ksval_base_4_s16.INIT=16'h7FF0;
  LUT4 cyc18c_ksval_base_3_s16 (
    .F(cyc18c_ksval_base[3]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_17[8]) 
);
defparam cyc18c_ksval_base_3_s16.INIT=16'h7F0C;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(rst_n),
    .I1(envcntr_sr[0]),
    .I2(n34_4) 
);
defparam n34_s0.INIT=8'h80;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(envcntr_sr[0]),
    .I1(n34_4),
    .I2(rst_n) 
);
defparam n35_s0.INIT=8'h60;
  LUT3 n36_s0 (
    .F(n36_3),
    .I0(envcntr_sr[17]),
    .I1(eg_envcntr_test_data),
    .I2(test_3) 
);
defparam n36_s0.INIT=8'hCA;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(rst_z),
    .I1(cycle_00) 
);
defparam n139_s0.INIT=4'hE;
  LUT2 n145_s0 (
    .F(n145_3),
    .I0(envcntr_sr[17]),
    .I1(det_one) 
);
defparam n145_s0.INIT=4'h8;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(zb_sr[7]),
    .I1(zb_sr[8]),
    .I2(n190_4),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hEFFF;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(zb_sr[3]),
    .I1(zb_sr[4]),
    .I2(n190_5),
    .I3(n195_4) 
);
defparam n195_s0.INIT=16'hEFFF;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(zb_sr[1]),
    .I1(zb_sr[2]),
    .I2(n190_4),
    .I3(n195_4) 
);
defparam n200_s0.INIT=16'hEFFF;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(zb_sr[8]),
    .I1(zb_sr[10]),
    .I2(zb_sr[12]),
    .I3(n206_4) 
);
defparam n206_s0.INIT=16'hFEFF;
  LUT3 cyc2c_next_envstat_1_s1 (
    .F(cyc2c_next_envstat[1]),
    .I0(cyc2c_next_envstat_1_5),
    .I1(cyc19r_start_attack),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_1_s1.INIT=8'h1F;
  LUT4 cyc2c_next_envstat_0_s1 (
    .F(cyc2c_next_envstat[0]),
    .I0(cyc2c_next_envstat_0_5),
    .I1(cyc19r_kon),
    .I2(cyc19r_start_attack),
    .I3(rst_n) 
);
defparam cyc2c_next_envstat_0_s1.INIT=16'h0BFF;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(envcntr[1]),
    .I1(cyc0r_ksr_factor[0]),
    .I2(envcntr[0]),
    .I3(n396_4) 
);
defparam n396_s0.INIT=16'h0F44;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_egparam_muxed[1]),
    .I2(cyc0r_egparam_muxed[2]),
    .I3(cyc0r_egparam_muxed[3]) 
);
defparam n397_s0.INIT=16'h0001;
  LUT4 cyc2c_attndelta_0_s0 (
    .F(cyc2c_attndelta[0]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_6),
    .I3(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_0_s0.INIT=16'h444F;
  LUT4 cyc2c_attndelta_1_s0 (
    .F(cyc2c_attndelta[1]),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc2c_attndelta_1_5),
    .I2(cyc2c_attndelta_1_6),
    .I3(cyc2c_attndelta_0_5) 
);
defparam cyc2c_attndelta_1_s0.INIT=16'h8F88;
  LUT4 cyc2c_attndelta_2_s0 (
    .F(cyc2c_attndelta[2]),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_2_4),
    .I3(cyc2c_attndelta_0_5) 
);
defparam cyc2c_attndelta_2_s0.INIT=16'h1F00;
  LUT2 cyc2c_attndelta_3_s0 (
    .F(cyc2c_attndelta[3]),
    .I0(cyc2c_attndelta_3_4),
    .I1(cyc2c_attndelta_0_5) 
);
defparam cyc2c_attndelta_3_s0.INIT=4'h4;
  LUT4 cyc2c_attndelta_4_s0 (
    .F(cyc2c_attndelta[4]),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_0_7),
    .I2(cyc2c_attndelta_4_4),
    .I3(cyc2c_attndelta_0_5) 
);
defparam cyc2c_attndelta_4_s0.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_5_s0 (
    .F(cyc2c_attndelta[5]),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_1_4),
    .I2(cyc2c_attndelta_5_4),
    .I3(cyc2c_attndelta_0_5) 
);
defparam cyc2c_attndelta_5_s0.INIT=16'h4F00;
  LUT3 cyc2c_attndelta_6_s0 (
    .F(cyc2c_attndelta[6]),
    .I0(cyc2c_attndelta_5_4),
    .I1(cyc2c_attndelta_1_4),
    .I2(cyc2c_attndelta_0_5) 
);
defparam cyc2c_attndelta_6_s0.INIT=8'hD0;
  LUT4 cyc18c_attnlv_quite_s0 (
    .F(cyc18c_attnlv_quite),
    .I0(cyc18c_attnlv_quite_4),
    .I1(cyc17r_attnlv[2]),
    .I2(cyc17r_attnlv[3]),
    .I3(cyc17r_attnlv[4]) 
);
defparam cyc18c_attnlv_quite_s0.INIT=16'h8000;
  LUT4 op_attnlv_max_s (
    .F(op_attnlv_max),
    .I0(op_attnlv_max_3),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc19r_attnlv[2]) 
);
defparam op_attnlv_max_s.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s3 (
    .F(cyc18c_ksval_shifted[4]),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_4_s3.INIT=16'h00B0;
  LUT4 cyc18c_ksval_shifted_3_s4 (
    .F(cyc18c_ksval_shifted[3]),
    .I0(cyc18c_ksval_shifted_3_11),
    .I1(cyc18c_ksval_shifted_3_12),
    .I2(cyc18c_ksval_shifted_3_13),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_3_s4.INIT=16'h444F;
  LUT3 cyc18c_ksval_shifted_2_s4 (
    .F(cyc18c_ksval_shifted[2]),
    .I0(cyc18c_ksval_shifted_2_11),
    .I1(cyc18c_ksval_shifted_3_12),
    .I2(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_2_s4.INIT=8'hCA;
  LUT4 cyc18c_ksval_shifted_1_s4 (
    .F(cyc18c_ksval_shifted[1]),
    .I0(cyc18c_ksval_shifted_1_11),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_1_12),
    .I3(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_1_s4.INIT=16'h30EA;
  LUT2 n350_s6 (
    .F(n350_12),
    .I0(n86_4),
    .I1(n350_15) 
);
defparam n350_s6.INIT=4'h8;
  LUT2 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n86_4) 
);
defparam n354_s2.INIT=4'h8;
  LUT2 cyc1c_egparam_saturated_3_s2 (
    .F(cyc1c_egparam_saturated_3_5),
    .I0(cyc1c_egparam_scaled[4]),
    .I1(n86_4) 
);
defparam cyc1c_egparam_saturated_3_s2.INIT=4'h8;
  LUT2 n845_s2 (
    .F(n845_5),
    .I0(test_0),
    .I1(n86_4) 
);
defparam n845_s2.INIT=4'h8;
  LUT3 cyc18c_ksval_shifted_0_s4 (
    .F(cyc18c_ksval_shifted_0_10),
    .I0(cyc18c_ksval_shifted_1_11),
    .I1(cyc18c_ksval_shifted_0_11),
    .I2(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_0_s4.INIT=8'hAC;
  LUT4 cyc18c_ksval_shifted_6_s5 (
    .F(cyc18c_ksval_shifted[6]),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_shifted_3_11),
    .I2(cyc18c_ksval_adder_hi[2]),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_6_s5.INIT=16'h0010;
  LUT3 n350_s7 (
    .F(n350_14),
    .I0(n350_16),
    .I1(n350_17),
    .I2(n350_18) 
);
defparam n350_s7.INIT=8'h0E;
  LUT2 n817_s1 (
    .F(n817_6),
    .I0(cyc18r_am[0]),
    .I1(amval[0]) 
);
defparam n817_s1.INIT=4'h8;
  LUT2 n816_s1 (
    .F(n816_6),
    .I0(cyc18r_am[0]),
    .I1(amval[1]) 
);
defparam n816_s1.INIT=4'h8;
  LUT2 n815_s1 (
    .F(n815_6),
    .I0(cyc18r_am[0]),
    .I1(amval[2]) 
);
defparam n815_s1.INIT=4'h8;
  LUT2 n814_s1 (
    .F(n814_6),
    .I0(cyc18r_am[0]),
    .I1(amval[3]) 
);
defparam n814_s1.INIT=4'h8;
  LUT4 n353_s6 (
    .F(n353_14),
    .I0(n353_15),
    .I1(n353_16),
    .I2(n350_15),
    .I3(n350_18) 
);
defparam n353_s6.INIT=16'hFF0E;
  LUT4 n352_s6 (
    .F(n352_14),
    .I0(n352_15),
    .I1(n352_16),
    .I2(n350_15),
    .I3(n350_18) 
);
defparam n352_s6.INIT=16'hFF0E;
  LUT4 n351_s5 (
    .F(n351_11),
    .I0(n351_12),
    .I1(n351_22),
    .I2(n350_18),
    .I3(n351_14) 
);
defparam n351_s5.INIT=16'hFFF8;
  LUT4 cyc19c_attnlv_saturated_0_s1 (
    .F(cyc19c_attnlv_saturated[0]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[0]) 
);
defparam cyc19c_attnlv_saturated_0_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_1_s1 (
    .F(cyc19c_attnlv_saturated[1]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[1]) 
);
defparam cyc19c_attnlv_saturated_1_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_2_s1 (
    .F(cyc19c_attnlv_saturated[2]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[2]) 
);
defparam cyc19c_attnlv_saturated_2_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_3_s1 (
    .F(cyc19c_attnlv_saturated[3]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[3]) 
);
defparam cyc19c_attnlv_saturated_3_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_4_s1 (
    .F(cyc19c_attnlv_saturated[4]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[4]) 
);
defparam cyc19c_attnlv_saturated_4_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_5_s1 (
    .F(cyc19c_attnlv_saturated[5]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[5]) 
);
defparam cyc19c_attnlv_saturated_5_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_6_s1 (
    .F(cyc19c_attnlv_saturated[6]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[6]) 
);
defparam cyc19c_attnlv_saturated_6_s1.INIT=16'hFFFE;
  LUT3 cyc2c_curr_attnlv_0_s1 (
    .F(cyc2c_curr_attnlv[0]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_0_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_1_s1 (
    .F(cyc2c_curr_attnlv[1]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_1_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_2_s1 (
    .F(cyc2c_curr_attnlv[2]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_2_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_3_s1 (
    .F(cyc2c_curr_attnlv[3]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_3_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_4_s1 (
    .F(cyc2c_curr_attnlv[4]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_4_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_5_s1 (
    .F(cyc2c_curr_attnlv[5]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_5_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_6_s1 (
    .F(cyc2c_curr_attnlv[6]),
    .I0(cyc2c_curr_attnlv_0_7),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_curr_attnlv_0_8) 
);
defparam cyc2c_curr_attnlv_6_s1.INIT=8'h4F;
  LUT3 n356_s0 (
    .F(n356_7),
    .I0(block[0]),
    .I1(block[2]),
    .I2(n354_6) 
);
defparam n356_s0.INIT=8'hCA;
  LUT3 n357_s0 (
    .F(n357_7),
    .I0(block[1]),
    .I1(fnum_17[8]),
    .I2(n354_6) 
);
defparam n357_s0.INIT=8'hAC;
  LUT2 n12_s3 (
    .F(n12_9),
    .I0(eg_prescaler[0]),
    .I1(eg_prescaler[1]) 
);
defparam n12_s3.INIT=4'h6;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(cycle_00),
    .I1(envcntr_adder_co_z),
    .I2(eg_prescaler[1]),
    .I3(eg_prescaler[0]) 
);
defparam n34_s1.INIT=16'hE000;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(zb_sr[9]),
    .I1(zb_sr[10]) 
);
defparam n190_s1.INIT=4'h1;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(zb_sr[11]),
    .I1(zb_sr[12]) 
);
defparam n190_s2.INIT=4'h1;
  LUT2 n195_s1 (
    .F(n195_4),
    .I0(zb_sr[5]),
    .I1(zb_sr[6]) 
);
defparam n195_s1.INIT=4'h1;
  LUT4 n206_s1 (
    .F(n206_4),
    .I0(zb_sr[4]),
    .I1(zb_sr[6]),
    .I2(zb_sr[2]),
    .I3(zb_sr[0]) 
);
defparam n206_s1.INIT=16'h0001;
  LUT2 cyc18c_start_attack_s1 (
    .F(cyc18c_start_attack_4),
    .I0(kon),
    .I1(cyc18c_attnlv_quite) 
);
defparam cyc18c_start_attack_s1.INIT=4'h8;
  LUT4 cyc2c_next_envstat_1_s2 (
    .F(cyc2c_next_envstat_1_5),
    .I0(n743_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_1_s2.INIT=16'h0B00;
  LUT4 cyc2c_next_envstat_0_s2 (
    .F(cyc2c_next_envstat_0_5),
    .I0(n743_3),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_next_envstat_0_s2.INIT=16'hFA0C;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(cyc0r_ksr_factor[2]),
    .I1(cyc0r_ksr_factor[3]),
    .I2(envcntr[0]),
    .I3(cyc0r_ksr_factor[1]) 
);
defparam n396_s1.INIT=16'hEFF0;
  LUT3 cyc2c_attndelta_0_s1 (
    .F(cyc2c_attndelta_0_4),
    .I0(cyc2c_attndelta_0_8),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_0_9) 
);
defparam cyc2c_attndelta_0_s1.INIT=8'hE0;
  LUT4 cyc2c_attndelta_0_s2 (
    .F(cyc2c_attndelta_0_5),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc2c_attndelta_0_10),
    .I3(cyc19r_kon) 
);
defparam cyc2c_attndelta_0_s2.INIT=16'h1000;
  LUT3 cyc2c_attndelta_0_s3 (
    .F(cyc2c_attndelta_0_6),
    .I0(cyc19r_attnlv[2]),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_1_5) 
);
defparam cyc2c_attndelta_0_s3.INIT=8'h0B;
  LUT4 cyc2c_attndelta_0_s4 (
    .F(cyc2c_attndelta_0_7),
    .I0(cyc2c_attndelta_0_11),
    .I1(cyc2c_attndelta_1_5),
    .I2(eg_prescaler_d0_z),
    .I3(cyc2c_attndelta_0_12) 
);
defparam cyc2c_attndelta_0_s4.INIT=16'h00BF;
  LUT4 cyc2c_attndelta_1_s1 (
    .F(cyc2c_attndelta_1_4),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_1_s1.INIT=16'hE000;
  LUT4 cyc2c_attndelta_1_s2 (
    .F(cyc2c_attndelta_1_5),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_attndelta_1_8),
    .I2(cyc19r_attnlv_quite),
    .I3(cyc19r_start_attack) 
);
defparam cyc2c_attndelta_1_s2.INIT=16'h000E;
  LUT3 cyc2c_attndelta_1_s3 (
    .F(cyc2c_attndelta_1_6),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_attndelta_1_9) 
);
defparam cyc2c_attndelta_1_s3.INIT=8'hE0;
  LUT3 cyc2c_attndelta_2_s1 (
    .F(cyc2c_attndelta_2_4),
    .I0(cyc2c_attndelta_0_8),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_2_s1.INIT=8'hE0;
  LUT4 cyc2c_attndelta_3_s1 (
    .F(cyc2c_attndelta_3_4),
    .I0(cyc2c_attndelta_0_7),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_0_8),
    .I3(cyc2c_attndelta_3_5) 
);
defparam cyc2c_attndelta_3_s1.INIT=16'hE000;
  LUT4 cyc2c_attndelta_4_s1 (
    .F(cyc2c_attndelta_4_4),
    .I0(cyc2c_attndelta_1_4),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_4_5),
    .I3(cyc2c_attndelta_0_8) 
);
defparam cyc2c_attndelta_4_s1.INIT=16'h0D00;
  LUT3 cyc2c_attndelta_5_s1 (
    .F(cyc2c_attndelta_5_4),
    .I0(cyc2c_attndelta_4_5),
    .I1(cyc2c_attndelta_0_8),
    .I2(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_5_s1.INIT=8'h40;
  LUT2 cyc18c_attnlv_quite_s1 (
    .F(cyc18c_attnlv_quite_4),
    .I0(cyc17r_attnlv[5]),
    .I1(cyc17r_attnlv[6]) 
);
defparam cyc18c_attnlv_quite_s1.INIT=4'h8;
  LUT4 op_attnlv_max_s0 (
    .F(op_attnlv_max_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam op_attnlv_max_s0.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s4 (
    .F(cyc18c_ksval_shifted_4_8),
    .I0(mem_q_35),
    .I1(\ksl_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(cyc18c_ksval_shifted_4_11) 
);
defparam cyc18c_ksval_shifted_4_s4.INIT=16'h305F;
  LUT4 cyc18c_ksval_shifted_4_s5 (
    .F(cyc18c_ksval_shifted_4_9),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_4_s5.INIT=16'h0CFA;
  LUT2 cyc18c_ksval_shifted_4_s6 (
    .F(cyc18c_ksval_shifted_4_10),
    .I0(cyc18c_ksval_shifted_4_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_4_s6.INIT=4'h1;
  LUT4 cyc18c_ksval_shifted_3_s5 (
    .F(cyc18c_ksval_shifted_3_11),
    .I0(mem_q_34),
    .I1(cyc18c_ksval_shifted_3_14),
    .I2(cust_inst_sel_z),
    .I3(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s5.INIT=16'hC53F;
  LUT3 cyc18c_ksval_shifted_3_s6 (
    .F(cyc18c_ksval_shifted_3_12),
    .I0(cyc18c_ksval_adder_hi[3]),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_3_15) 
);
defparam cyc18c_ksval_shifted_3_s6.INIT=8'h20;
  LUT4 cyc18c_ksval_shifted_3_s7 (
    .F(cyc18c_ksval_shifted_3_13),
    .I0(cyc18c_ksval_adder_hi[1]),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_3_11),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_3_s7.INIT=16'hF53F;
  LUT4 cyc18c_ksval_shifted_2_s5 (
    .F(cyc18c_ksval_shifted_2_11),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_2_12) 
);
defparam cyc18c_ksval_shifted_2_s5.INIT=16'h4045;
  LUT3 cyc18c_ksval_shifted_1_s5 (
    .F(cyc18c_ksval_shifted_1_11),
    .I0(cyc18c_ksval_shifted_1_13),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_1_s5.INIT=8'h08;
  LUT4 cyc18c_ksval_shifted_1_s6 (
    .F(cyc18c_ksval_shifted_1_12),
    .I0(cyc18c_ksval_shifted_3_15),
    .I1(cyc18c_ksval_shifted_2_12),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_1_s6.INIT=16'hA300;
  LUT4 n350_s8 (
    .F(n350_15),
    .I0(cyc18c_attnlv_quite),
    .I1(cyc17r_envstat[1]),
    .I2(kon),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s8.INIT=16'h4000;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(mem_q_45),
    .I1(ksr_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n354_7) 
);
defparam n354_s3.INIT=16'h305F;
  LUT3 cyc18c_ksval_shifted_0_s5 (
    .F(cyc18c_ksval_shifted_0_11),
    .I0(cyc18c_ksval_shifted_4_8),
    .I1(cyc18c_ksval_shifted_2_12),
    .I2(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s5.INIT=8'h20;
  LUT3 cyc18c_ksval_shifted_5_s5 (
    .F(cyc18c_ksval_shifted_5_11),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_3_11) 
);
defparam cyc18c_ksval_shifted_5_s5.INIT=8'h53;
  LUT4 n350_s9 (
    .F(n350_16),
    .I0(n350_19),
    .I1(n350_20),
    .I2(n350_21),
    .I3(n351_12) 
);
defparam n350_s9.INIT=16'h3500;
  LUT4 n350_s10 (
    .F(n350_17),
    .I0(n350_33),
    .I1(n350_23),
    .I2(cyc17r_envstat[1]),
    .I3(n350_24) 
);
defparam n350_s10.INIT=16'h0010;
  LUT4 n350_s11 (
    .F(n350_18),
    .I0(m_nc_sel),
    .I1(kon),
    .I2(n350_25),
    .I3(n350_26) 
);
defparam n350_s11.INIT=16'h1000;
  LUT4 n353_s7 (
    .F(n353_15),
    .I0(n353_17),
    .I1(n353_18),
    .I2(n350_21),
    .I3(n351_12) 
);
defparam n353_s7.INIT=16'h3500;
  LUT4 n353_s8 (
    .F(n353_16),
    .I0(n350_33),
    .I1(n353_19),
    .I2(n353_20),
    .I3(n353_21) 
);
defparam n353_s8.INIT=16'hF100;
  LUT4 n352_s7 (
    .F(n352_15),
    .I0(n350_33),
    .I1(n350_23),
    .I2(cyc17r_envstat[1]),
    .I3(n352_17) 
);
defparam n352_s7.INIT=16'h0010;
  LUT4 n352_s8 (
    .F(n352_16),
    .I0(n352_18),
    .I1(n352_19),
    .I2(n350_21),
    .I3(n351_12) 
);
defparam n352_s8.INIT=16'h3500;
  LUT4 n351_s6 (
    .F(n351_12),
    .I0(cyc17r_envstat[0]),
    .I1(cyc18c_start_attack_4),
    .I2(cyc17r_envstat[1]),
    .I3(n350_33) 
);
defparam n351_s6.INIT=16'h008F;
  LUT4 n351_s8 (
    .F(n351_14),
    .I0(n350_33),
    .I1(n351_17),
    .I2(n353_20),
    .I3(n353_21) 
);
defparam n351_s8.INIT=16'hF100;
  LUT4 cyc2c_curr_attnlv_0_s2 (
    .F(cyc2c_curr_attnlv_0_7),
    .I0(cyc19r_start_attack),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_curr_attnlv_0_s2.INIT=16'h8000;
  LUT4 cyc2c_curr_attnlv_0_s3 (
    .F(cyc2c_curr_attnlv_0_8),
    .I0(cyc2c_curr_attnlv_0_9),
    .I1(cyc19r_start_attack),
    .I2(cyc19r_attnlv_quite),
    .I3(rst_n) 
);
defparam cyc2c_curr_attnlv_0_s3.INIT=16'hEF00;
  LUT4 cyc2c_next_envstat_0_s3 (
    .F(cyc2c_next_envstat_0_6),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_next_envstat_0_7) 
);
defparam cyc2c_next_envstat_0_s3.INIT=16'h0100;
  LUT3 cyc2c_attndelta_0_s5 (
    .F(cyc2c_attndelta_0_8),
    .I0(cyc2c_attndelta_0_18),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_0_14) 
);
defparam cyc2c_attndelta_0_s5.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s6 (
    .F(cyc2c_attndelta_0_9),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_0_s6.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_0_s7 (
    .F(cyc2c_attndelta_0_10),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc2c_attndelta_1_7),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_attndelta_0_s7.INIT=16'h007F;
  LUT4 cyc2c_attndelta_0_s8 (
    .F(cyc2c_attndelta_0_11),
    .I0(cyc2c_attndelta_0_14),
    .I1(cyc2c_attndelta_0_18),
    .I2(cyc1r_eg_prescaler[1]),
    .I3(cyc2c_attndelta_4_5) 
);
defparam cyc2c_attndelta_0_s8.INIT=16'h001F;
  LUT4 cyc2c_attndelta_0_s9 (
    .F(cyc2c_attndelta_0_12),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_0_s9.INIT=16'h1800;
  LUT2 cyc2c_attndelta_1_s4 (
    .F(cyc2c_attndelta_1_7),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_1_s4.INIT=4'h8;
  LUT2 cyc2c_attndelta_1_s5 (
    .F(cyc2c_attndelta_1_8),
    .I0(cyc19r_envstat[0]),
    .I1(n743_3) 
);
defparam cyc2c_attndelta_1_s5.INIT=4'h8;
  LUT3 cyc2c_attndelta_1_s6 (
    .F(cyc2c_attndelta_1_9),
    .I0(cyc2c_attndelta_0_8),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_attndelta_1_10) 
);
defparam cyc2c_attndelta_1_s6.INIT=8'hE0;
  LUT4 cyc2c_attndelta_2_s2 (
    .F(cyc2c_attndelta_2_5),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_2_s2.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_3_s2 (
    .F(cyc2c_attndelta_3_5),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_3_s2.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_4_s2 (
    .F(cyc2c_attndelta_4_5),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc2c_attndelta_1_7) 
);
defparam cyc2c_attndelta_4_s2.INIT=16'h1400;
  LUT4 cyc18c_ksval_shifted_4_s7 (
    .F(cyc18c_ksval_shifted_4_11),
    .I0(\ksl_reg[1] [1]),
    .I1(mem_q_33),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s7.INIT=16'hFA0C;
  LUT4 cyc18c_ksval_shifted_4_s8 (
    .F(cyc18c_ksval_shifted_4_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_17[8]) 
);
defparam cyc18c_ksval_shifted_4_s8.INIT=16'h8000;
  LUT3 cyc18c_ksval_shifted_3_s8 (
    .F(cyc18c_ksval_shifted_3_14),
    .I0(\ksl_reg[1] [0]),
    .I1(\ksl_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s8.INIT=8'h3A;
  LUT4 cyc18c_ksval_shifted_3_s9 (
    .F(cyc18c_ksval_shifted_3_15),
    .I0(fnum[5]),
    .I1(fnum_17[8]),
    .I2(fnum[6]),
    .I3(fnum[7]) 
);
defparam cyc18c_ksval_shifted_3_s9.INIT=16'h7CA0;
  LUT4 cyc18c_ksval_shifted_2_s6 (
    .F(cyc18c_ksval_shifted_2_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_17[8]) 
);
defparam cyc18c_ksval_shifted_2_s6.INIT=16'hC35F;
  LUT4 cyc18c_ksval_shifted_1_s7 (
    .F(cyc18c_ksval_shifted_1_13),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_17[8]) 
);
defparam cyc18c_ksval_shifted_1_s7.INIT=16'h0EE8;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(ksr_reg[1]),
    .I1(mem_q_44),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n354_s4.INIT=16'hFA0C;
  LUT4 n350_s12 (
    .F(n350_19),
    .I0(\ar_reg[0] [3]),
    .I1(mem_q_31),
    .I2(m_nc_sel_z),
    .I3(n350_27) 
);
defparam n350_s12.INIT=16'h5F30;
  LUT4 n350_s13 (
    .F(n350_20),
    .I0(\dr_reg[0] [3]),
    .I1(mem_q_23),
    .I2(m_nc_sel_z),
    .I3(n350_28) 
);
defparam n350_s13.INIT=16'h5F30;
  LUT2 n350_s14 (
    .F(n350_21),
    .I0(cyc17r_envstat[1]),
    .I1(cyc17r_envstat[0]) 
);
defparam n350_s14.INIT=4'h4;
  LUT4 n350_s16 (
    .F(n350_23),
    .I0(cyc18c_start_attack_4),
    .I1(n350_26),
    .I2(n350_25),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s16.INIT=16'hBB0F;
  LUT4 n350_s17 (
    .F(n350_24),
    .I0(mem_q_7),
    .I1(\rr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_29) 
);
defparam n350_s17.INIT=16'h305F;
  LUT4 n350_s18 (
    .F(n350_25),
    .I0(mem_q_47),
    .I1(etyp_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n350_30) 
);
defparam n350_s18.INIT=16'h305F;
  LUT4 n350_s19 (
    .F(n350_26),
    .I0(q_1[0]),
    .I1(n350_31),
    .I2(cycle_d4_zz),
    .I3(cycle_d3_zz) 
);
defparam n350_s19.INIT=16'hF5C3;
  LUT4 n353_s9 (
    .F(n353_17),
    .I0(\ar_reg[0] [0]),
    .I1(mem_q_28),
    .I2(m_nc_sel_z),
    .I3(n353_22) 
);
defparam n353_s9.INIT=16'h5F30;
  LUT4 n353_s10 (
    .F(n353_18),
    .I0(\dr_reg[0] [0]),
    .I1(mem_q_20),
    .I2(m_nc_sel_z),
    .I3(n353_23) 
);
defparam n353_s10.INIT=16'h5F30;
  LUT4 n353_s11 (
    .F(n353_19),
    .I0(mem_q_4),
    .I1(\rr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_24) 
);
defparam n353_s11.INIT=16'h305F;
  LUT2 n353_s12 (
    .F(n353_20),
    .I0(n350_26),
    .I1(cyc17r_envstat[0]) 
);
defparam n353_s12.INIT=4'h4;
  LUT4 n353_s13 (
    .F(n353_21),
    .I0(n350_25),
    .I1(cyc18c_start_attack_4),
    .I2(cyc17r_envstat[0]),
    .I3(cyc17r_envstat[1]) 
);
defparam n353_s13.INIT=16'h3A00;
  LUT4 n352_s9 (
    .F(n352_17),
    .I0(mem_q_5),
    .I1(\rr_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(n352_20) 
);
defparam n352_s9.INIT=16'h305F;
  LUT4 n352_s10 (
    .F(n352_18),
    .I0(\ar_reg[0] [1]),
    .I1(mem_q_29),
    .I2(m_nc_sel_z),
    .I3(n352_21) 
);
defparam n352_s10.INIT=16'h5F30;
  LUT4 n352_s11 (
    .F(n352_19),
    .I0(\dr_reg[0] [1]),
    .I1(mem_q_21),
    .I2(m_nc_sel_z),
    .I3(n352_22) 
);
defparam n352_s11.INIT=16'h5F30;
  LUT4 n351_s9 (
    .F(n351_15),
    .I0(\ar_reg[0] [2]),
    .I1(mem_q_30),
    .I2(m_nc_sel_z),
    .I3(n351_18) 
);
defparam n351_s9.INIT=16'h5F30;
  LUT4 n351_s10 (
    .F(n351_16),
    .I0(\dr_reg[0] [2]),
    .I1(mem_q_22),
    .I2(m_nc_sel_z),
    .I3(n351_19) 
);
defparam n351_s10.INIT=16'h5F30;
  LUT4 n351_s11 (
    .F(n351_17),
    .I0(mem_q_6),
    .I1(\rr_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(n351_20) 
);
defparam n351_s11.INIT=16'h305F;
  LUT2 cyc2c_curr_attnlv_0_s4 (
    .F(cyc2c_curr_attnlv_0_9),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]) 
);
defparam cyc2c_curr_attnlv_0_s4.INIT=4'h1;
  LUT4 cyc2c_next_envstat_0_s4 (
    .F(cyc2c_next_envstat_0_7),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam cyc2c_next_envstat_0_s4.INIT=16'h0001;
  LUT4 cyc2c_attndelta_0_s11 (
    .F(cyc2c_attndelta_0_14),
    .I0(cyc2c_attndelta_1_7),
    .I1(cyc2c_egparam_final[2]),
    .I2(cyc2c_attndelta_0_20),
    .I3(cyc2c_attndelta_0_16) 
);
defparam cyc2c_attndelta_0_s11.INIT=16'h0040;
  LUT4 cyc2c_attndelta_1_s7 (
    .F(cyc2c_attndelta_1_10),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_attndelta_1_4) 
);
defparam cyc2c_attndelta_1_s7.INIT=16'hB0BB;
  LUT4 n350_s20 (
    .F(n350_27),
    .I0(\ar_reg[1] [3]),
    .I1(mem_q_27),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s20.INIT=16'hF503;
  LUT4 n350_s21 (
    .F(n350_28),
    .I0(\dr_reg[1] [3]),
    .I1(mem_q_19),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s21.INIT=16'hF503;
  LUT4 n350_s22 (
    .F(n350_29),
    .I0(\rr_reg[1] [3]),
    .I1(mem_q_3),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s22.INIT=16'hFA0C;
  LUT4 n350_s23 (
    .F(n350_30),
    .I0(etyp_reg[1]),
    .I1(mem_q_46),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s23.INIT=16'hFA0C;
  LUT3 n350_s24 (
    .F(n350_31),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam n350_s24.INIT=8'h3A;
  LUT4 n353_s14 (
    .F(n353_22),
    .I0(\ar_reg[1] [0]),
    .I1(mem_q_24),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s14.INIT=16'hF503;
  LUT4 n353_s15 (
    .F(n353_23),
    .I0(\dr_reg[1] [0]),
    .I1(mem_q_16),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s15.INIT=16'hF503;
  LUT4 n353_s16 (
    .F(n353_24),
    .I0(\rr_reg[1] [0]),
    .I1(mem_q_0),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s16.INIT=16'hFA0C;
  LUT4 n352_s12 (
    .F(n352_20),
    .I0(\rr_reg[1] [1]),
    .I1(mem_q_1),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s12.INIT=16'hFA0C;
  LUT4 n352_s13 (
    .F(n352_21),
    .I0(\ar_reg[1] [1]),
    .I1(mem_q_25),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s13.INIT=16'hF503;
  LUT4 n352_s14 (
    .F(n352_22),
    .I0(\dr_reg[1] [1]),
    .I1(mem_q_17),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s14.INIT=16'hF503;
  LUT4 n351_s12 (
    .F(n351_18),
    .I0(\ar_reg[1] [2]),
    .I1(mem_q_26),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s12.INIT=16'hF503;
  LUT4 n351_s13 (
    .F(n351_19),
    .I0(\dr_reg[1] [2]),
    .I1(mem_q_18),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s13.INIT=16'hF503;
  LUT4 n351_s14 (
    .F(n351_20),
    .I0(\rr_reg[1] [2]),
    .I1(mem_q_2),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s14.INIT=16'hFA0C;
  LUT4 cyc2c_attndelta_0_s13 (
    .F(cyc2c_attndelta_0_16),
    .I0(cyc1r_ksr_factor_lo[1]),
    .I1(cyc1r_ksr_factor_lo[0]),
    .I2(cyc2c_egparam_final[0]),
    .I3(cyc2c_egparam_final[1]) 
);
defparam cyc2c_attndelta_0_s13.INIT=16'hF350;
  LUT4 det_one_s5 (
    .F(det_one_10),
    .I0(rst_z),
    .I1(cycle_00),
    .I2(envcntr_sr[17]),
    .I3(n86_4) 
);
defparam det_one_s5.INIT=16'hFE00;
  LUT3 n350_s25 (
    .F(n350_33),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z) 
);
defparam n350_s25.INIT=8'h10;
  LUT4 cyc18c_start_attack_s2 (
    .F(cyc18c_start_attack),
    .I0(cyc17r_envstat[0]),
    .I1(cyc17r_envstat[1]),
    .I2(kon),
    .I3(cyc18c_attnlv_quite) 
);
defparam cyc18c_start_attack_s2.INIT=16'h8000;
  LUT4 n351_s15 (
    .F(n351_22),
    .I0(n351_15),
    .I1(n351_16),
    .I2(cyc17r_envstat[1]),
    .I3(cyc17r_envstat[0]) 
);
defparam n351_s15.INIT=16'h5355;
  LUT4 cyc18c_ksval_shifted_5_s6 (
    .F(cyc18c_ksval_shifted[5]),
    .I0(cyc18c_ksval_shifted_4_12),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_5_11),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_5_s6.INIT=16'h000E;
  LUT3 n1830_s2 (
    .F(n1830_6),
    .I0(eg_prescaler_d0_z),
    .I1(cycle_00),
    .I2(m_nc_sel_z_6) 
);
defparam n1830_s2.INIT=8'h80;
  LUT4 cyc2c_attndelta_0_s14 (
    .F(cyc2c_attndelta_0_18),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_0_s14.INIT=16'h1000;
  LUT3 n1827_s2 (
    .F(n1827_7),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_8) 
);
defparam n1827_s2.INIT=8'h40;
  LUT4 n13_s3 (
    .F(n13_8),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi_1_8),
    .I3(eg_prescaler[0]) 
);
defparam n13_s3.INIT=16'hBF40;
  LUT4 cyc2c_attndelta_0_s15 (
    .F(cyc2c_attndelta_0_20),
    .I0(cyc1r_egparam_zero),
    .I1(cyc1r_egparam_saturated[3]),
    .I2(cyc1r_attenrate[3]),
    .I3(cyc2c_egparam_final_2_2) 
);
defparam cyc2c_attndelta_0_s15.INIT=16'h4114;
  DFFRE eg_prescaler_d0_z_s0 (
    .Q(eg_prescaler_d0_z),
    .D(eg_prescaler[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_adder_co_z_s0 (
    .Q(envcntr_adder_co_z),
    .D(n34_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_17_s0 (
    .Q(envcntr_sr[17]),
    .D(n35_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_16_s0 (
    .Q(envcntr_sr[16]),
    .D(n36_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_15_s0 (
    .Q(envcntr_sr[15]),
    .D(envcntr_sr[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_14_s0 (
    .Q(envcntr_sr[14]),
    .D(envcntr_sr[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_13_s0 (
    .Q(envcntr_sr[13]),
    .D(envcntr_sr[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_12_s0 (
    .Q(envcntr_sr[12]),
    .D(envcntr_sr[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_11_s0 (
    .Q(envcntr_sr[11]),
    .D(envcntr_sr[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_10_s0 (
    .Q(envcntr_sr[10]),
    .D(envcntr_sr[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_9_s0 (
    .Q(envcntr_sr[9]),
    .D(envcntr_sr[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_8_s0 (
    .Q(envcntr_sr[8]),
    .D(envcntr_sr[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_7_s0 (
    .Q(envcntr_sr[7]),
    .D(envcntr_sr[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_6_s0 (
    .Q(envcntr_sr[6]),
    .D(envcntr_sr[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_5_s0 (
    .Q(envcntr_sr[5]),
    .D(envcntr_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_4_s0 (
    .Q(envcntr_sr[4]),
    .D(envcntr_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_3_s0 (
    .Q(envcntr_sr[3]),
    .D(envcntr_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_2_s0 (
    .Q(envcntr_sr[2]),
    .D(envcntr_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_1_s0 (
    .Q(envcntr_sr[1]),
    .D(envcntr_sr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_sr_0_s0 (
    .Q(envcntr_sr[0]),
    .D(envcntr_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(envcntr_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(envcntr_sr[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE rst_z_s0 (
    .Q(rst_z),
    .D(n660_5),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE det_one_s0 (
    .Q(det_one),
    .D(n139_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(det_one_10) 
);
  DFFRE zb_sr_16_s0 (
    .Q(zb_sr[16]),
    .D(n145_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_15_s0 (
    .Q(zb_sr[15]),
    .D(zb_sr[16]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_14_s0 (
    .Q(zb_sr[14]),
    .D(zb_sr[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_13_s0 (
    .Q(zb_sr[13]),
    .D(zb_sr[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_12_s0 (
    .Q(zb_sr[12]),
    .D(zb_sr[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_11_s0 (
    .Q(zb_sr[11]),
    .D(zb_sr[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_10_s0 (
    .Q(zb_sr[10]),
    .D(zb_sr[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_9_s0 (
    .Q(zb_sr[9]),
    .D(zb_sr[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_8_s0 (
    .Q(zb_sr[8]),
    .D(zb_sr[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_7_s0 (
    .Q(zb_sr[7]),
    .D(zb_sr[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_6_s0 (
    .Q(zb_sr[6]),
    .D(zb_sr[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_5_s0 (
    .Q(zb_sr[5]),
    .D(zb_sr[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_4_s0 (
    .Q(zb_sr[4]),
    .D(zb_sr[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_3_s0 (
    .Q(zb_sr[3]),
    .D(zb_sr[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_2_s0 (
    .Q(zb_sr[2]),
    .D(zb_sr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_1_s0 (
    .Q(zb_sr[1]),
    .D(zb_sr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE zb_sr_0_s0 (
    .Q(zb_sr[0]),
    .D(zb_sr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n190_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n195_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n200_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n206_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n1830_6) 
);
  DFFRE cyc18r_kon_s0 (
    .Q(cyc18r_kon),
    .D(kon),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_kon_s0 (
    .Q(cyc19r_kon),
    .D(cyc18r_kon),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_attnlv_quite_s0 (
    .Q(cyc18r_attnlv_quite),
    .D(cyc18c_attnlv_quite),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_attnlv_quite_s0 (
    .Q(cyc19r_attnlv_quite),
    .D(cyc18r_attnlv_quite),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_start_attack_s0 (
    .Q(cyc18r_start_attack),
    .D(cyc18c_start_attack),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_start_attack_s0 (
    .Q(cyc19r_start_attack),
    .D(cyc18r_start_attack),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_14_s0 (
    .Q(hh_tt_start_attack_dly[14]),
    .D(hh_tt_start_attack_dly_0[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_13_s0 (
    .Q(hh_tt_start_attack_dly_0[13]),
    .D(hh_tt_start_attack_dly_0[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_12_s0 (
    .Q(hh_tt_start_attack_dly_0[12]),
    .D(hh_tt_start_attack_dly_0[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_11_s0 (
    .Q(hh_tt_start_attack_dly_0[11]),
    .D(hh_tt_start_attack_dly_0[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_10_s0 (
    .Q(hh_tt_start_attack_dly_0[10]),
    .D(hh_tt_start_attack_dly_0[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_9_s0 (
    .Q(hh_tt_start_attack_dly_0[9]),
    .D(hh_tt_start_attack_dly_0[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_8_s0 (
    .Q(hh_tt_start_attack_dly_0[8]),
    .D(hh_tt_start_attack_dly_0[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_7_s0 (
    .Q(hh_tt_start_attack_dly_0[7]),
    .D(hh_tt_start_attack_dly_0[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_6_s0 (
    .Q(hh_tt_start_attack_dly_0[6]),
    .D(hh_tt_start_attack_dly_0[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_5_s0 (
    .Q(hh_tt_start_attack_dly_0[5]),
    .D(hh_tt_start_attack_dly_0[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_4_s0 (
    .Q(hh_tt_start_attack_dly_0[4]),
    .D(hh_tt_start_attack_dly_0[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_3_s0 (
    .Q(hh_tt_start_attack_dly_0[3]),
    .D(hh_tt_start_attack_dly_0[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_2_s0 (
    .Q(hh_tt_start_attack_dly_0[2]),
    .D(hh_tt_start_attack_dly_0[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE hh_tt_start_attack_dly_1_s0 (
    .Q(hh_tt_start_attack_dly_0[1]),
    .D(cyc19r_start_attack),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_3_s0 (
    .Q(cyc0r_egparam_muxed[3]),
    .D(n350_14),
    .CLK(clk_14m_d),
    .SET(n350_12),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_2_s0 (
    .Q(cyc0r_egparam_muxed[2]),
    .D(n351_11),
    .CLK(clk_14m_d),
    .SET(n350_12),
    .CE(n86_4) 
);
  DFFRE cyc0r_egparam_muxed_1_s0 (
    .Q(cyc0r_egparam_muxed[1]),
    .D(n352_14),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_egparam_muxed_0_s0 (
    .Q(cyc0r_egparam_muxed[0]),
    .D(n353_14),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_3_s0 (
    .Q(cyc0r_ksr_factor[3]),
    .D(block[2]),
    .CLK(clk_14m_d),
    .RESET(n354_5),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_2_s0 (
    .Q(cyc0r_ksr_factor[2]),
    .D(block[1]),
    .CLK(clk_14m_d),
    .RESET(n354_5),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_1_s0 (
    .Q(cyc0r_ksr_factor[1]),
    .D(n356_7),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_0_s0 (
    .Q(cyc0r_ksr_factor[0]),
    .D(n357_7),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_eg_prescaler_1_s0 (
    .Q(cyc1r_eg_prescaler[1]),
    .D(eg_prescaler[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_3_s0 (
    .Q(cyc1r_egparam_saturated[3]),
    .D(cyc1c_egparam_scaled[3]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_2_s0 (
    .Q(cyc1r_egparam_saturated[2]),
    .D(cyc1c_egparam_scaled[2]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_1_s0 (
    .Q(cyc1r_egparam_saturated[1]),
    .D(cyc1c_egparam_scaled[1]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_0_s0 (
    .Q(cyc1r_egparam_saturated[0]),
    .D(cyc1c_egparam_scaled[0]),
    .CLK(clk_14m_d),
    .SET(cyc1c_egparam_saturated_3_5),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_3_s0 (
    .Q(cyc1r_attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_2_s0 (
    .Q(cyc1r_attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_1_s0 (
    .Q(cyc1r_attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_attenrate_0_s0 (
    .Q(cyc1r_attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_envdeltaweight_intensity_s0 (
    .Q(cyc1r_envdeltaweight_intensity),
    .D(n396_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_ksr_factor_lo_1_s0 (
    .Q(cyc1r_ksr_factor_lo[1]),
    .D(cyc0r_ksr_factor[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_ksr_factor_lo_0_s0 (
    .Q(cyc1r_ksr_factor_lo[0]),
    .D(cyc0r_ksr_factor[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc1r_egparam_zero_s0 (
    .Q(cyc1r_egparam_zero),
    .D(n397_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_6_s0 (
    .Q(cyc2r_attnlv[6]),
    .D(cyc2c_next_attnlv[6]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_5_s0 (
    .Q(cyc2r_attnlv[5]),
    .D(cyc2c_next_attnlv[5]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_4_s0 (
    .Q(cyc2r_attnlv[4]),
    .D(cyc2c_next_attnlv[4]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_3_s0 (
    .Q(cyc2r_attnlv[3]),
    .D(cyc2c_next_attnlv[3]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_2_s0 (
    .Q(cyc2r_attnlv[2]),
    .D(cyc2c_next_attnlv[2]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_1_s0 (
    .Q(cyc2r_attnlv[1]),
    .D(cyc2c_next_attnlv[1]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_0_s0 (
    .Q(cyc2r_attnlv[0]),
    .D(cyc2c_next_attnlv[0]),
    .CLK(clk_14m_d),
    .SET(n426_6),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_3_s0 (
    .Q(cyc18r_sl[3]),
    .D(sl[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_2_s0 (
    .Q(cyc18r_sl[2]),
    .D(sl[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_1_s0 (
    .Q(cyc18r_sl[1]),
    .D(sl[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_sl_0_s0 (
    .Q(cyc18r_sl[0]),
    .D(sl[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_3_s0 (
    .Q(cyc19r_sl[3]),
    .D(cyc18r_sl[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_2_s0 (
    .Q(cyc19r_sl[2]),
    .D(cyc18r_sl[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_1_s0 (
    .Q(cyc19r_sl[1]),
    .D(cyc18r_sl[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_sl_0_s0 (
    .Q(cyc19r_sl[0]),
    .D(cyc18r_sl[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_7_s0 (
    .Q(cyc18r_ksval_tl[7]),
    .D(n772_6),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_6_s0 (
    .Q(cyc18r_ksval_tl[6]),
    .D(n773_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_5_s0 (
    .Q(cyc18r_ksval_tl[5]),
    .D(n774_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_4_s0 (
    .Q(cyc18r_ksval_tl[4]),
    .D(n775_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_3_s0 (
    .Q(cyc18r_ksval_tl[3]),
    .D(n776_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_2_s0 (
    .Q(cyc18r_ksval_tl[2]),
    .D(n777_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_1_s0 (
    .Q(cyc18r_ksval_tl[1]),
    .D(n778_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_ksval_tl_0_s0 (
    .Q(cyc18r_ksval_tl[0]),
    .D(cyc18c_ksval_shifted_0_10),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_am_0_s0 (
    .Q(cyc18r_am[0]),
    .D(am),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_6_s0 (
    .Q(op_attnlv[6]),
    .D(cyc19c_attnlv_saturated[6]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_5_s0 (
    .Q(op_attnlv[5]),
    .D(cyc19c_attnlv_saturated[5]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_4_s0 (
    .Q(op_attnlv[4]),
    .D(cyc19c_attnlv_saturated[4]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_3_s0 (
    .Q(op_attnlv[3]),
    .D(cyc19c_attnlv_saturated[3]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_2_s0 (
    .Q(op_attnlv[2]),
    .D(cyc19c_attnlv_saturated[2]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_1_s0 (
    .Q(op_attnlv[1]),
    .D(cyc19c_attnlv_saturated[1]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_0_s0 (
    .Q(op_attnlv[0]),
    .D(cyc19c_attnlv_saturated[0]),
    .CLK(clk_14m_d),
    .RESET(n845_5),
    .CE(n86_4) 
);
  DFFRE eg_prescaler_1_s0 (
    .Q(eg_prescaler[1]),
    .D(n12_9),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(n1827_7) 
);
  DFFRE eg_prescaler_0_s1 (
    .Q(eg_prescaler[0]),
    .D(n13_8),
    .CLK(clk_14m_d),
    .RESET(n660_5),
    .CE(VCC) 
);
defparam eg_prescaler_0_s1.INIT=1'b0;
  ALU cyc2c_egparam_final_0_s (
    .SUM(cyc2c_egparam_final[0]),
    .COUT(cyc2c_egparam_final_0_2),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_egparam_final_0_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_1_s (
    .SUM(cyc2c_egparam_final[1]),
    .COUT(cyc2c_egparam_final_1_2),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_attenrate[1]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_0_2) 
);
defparam cyc2c_egparam_final_1_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_2_s (
    .SUM(cyc2c_egparam_final[2]),
    .COUT(cyc2c_egparam_final_2_2),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_attenrate[2]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_1_2) 
);
defparam cyc2c_egparam_final_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_0_s (
    .SUM(cyc1c_egparam_scaled[0]),
    .COUT(cyc1c_egparam_scaled_0_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_ksr_factor[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc1c_egparam_scaled_0_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_1_s (
    .SUM(cyc1c_egparam_scaled[1]),
    .COUT(cyc1c_egparam_scaled_1_3),
    .I0(cyc0r_egparam_muxed[1]),
    .I1(cyc0r_ksr_factor[3]),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_0_3) 
);
defparam cyc1c_egparam_scaled_1_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_2_s (
    .SUM(cyc1c_egparam_scaled[2]),
    .COUT(cyc1c_egparam_scaled_2_3),
    .I0(cyc0r_egparam_muxed[2]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_1_3) 
);
defparam cyc1c_egparam_scaled_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_3_s (
    .SUM(cyc1c_egparam_scaled[3]),
    .COUT(cyc1c_egparam_scaled[4]),
    .I0(cyc0r_egparam_muxed[3]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_2_3) 
);
defparam cyc1c_egparam_scaled_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_0_s (
    .SUM(cyc2c_next_attnlv[0]),
    .COUT(cyc2c_next_attnlv_0_2),
    .I0(cyc2c_curr_attnlv[0]),
    .I1(cyc2c_attndelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_next_attnlv_0_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_1_s (
    .SUM(cyc2c_next_attnlv[1]),
    .COUT(cyc2c_next_attnlv_1_2),
    .I0(cyc2c_curr_attnlv[1]),
    .I1(cyc2c_attndelta[1]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_0_2) 
);
defparam cyc2c_next_attnlv_1_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_2_s (
    .SUM(cyc2c_next_attnlv[2]),
    .COUT(cyc2c_next_attnlv_2_2),
    .I0(cyc2c_curr_attnlv[2]),
    .I1(cyc2c_attndelta[2]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_1_2) 
);
defparam cyc2c_next_attnlv_2_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_3_s (
    .SUM(cyc2c_next_attnlv[3]),
    .COUT(cyc2c_next_attnlv_3_2),
    .I0(cyc2c_curr_attnlv[3]),
    .I1(cyc2c_attndelta[3]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_2_2) 
);
defparam cyc2c_next_attnlv_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_4_s (
    .SUM(cyc2c_next_attnlv[4]),
    .COUT(cyc2c_next_attnlv_4_2),
    .I0(cyc2c_curr_attnlv[4]),
    .I1(cyc2c_attndelta[4]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_3_2) 
);
defparam cyc2c_next_attnlv_4_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_5_s (
    .SUM(cyc2c_next_attnlv[5]),
    .COUT(cyc2c_next_attnlv_5_2),
    .I0(cyc2c_curr_attnlv[5]),
    .I1(cyc2c_attndelta[5]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_4_2) 
);
defparam cyc2c_next_attnlv_5_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_6_s (
    .SUM(cyc2c_next_attnlv[6]),
    .COUT(cyc2c_next_attnlv_6_0_COUT),
    .I0(cyc2c_curr_attnlv[6]),
    .I1(cyc2c_attndelta[6]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_5_2) 
);
defparam cyc2c_next_attnlv_6_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_0_s (
    .SUM(cyc18c_ksval_adder_hi[0]),
    .COUT(cyc18c_ksval_adder_hi_0_3),
    .I0(cyc18c_ksval_base[3]),
    .I1(block[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc18c_ksval_adder_hi_0_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_1_s (
    .SUM(cyc18c_ksval_adder_hi[1]),
    .COUT(cyc18c_ksval_adder_hi_1_3),
    .I0(cyc18c_ksval_base[4]),
    .I1(block[1]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_0_3) 
);
defparam cyc18c_ksval_adder_hi_1_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_2_s (
    .SUM(cyc18c_ksval_adder_hi[2]),
    .COUT(cyc18c_ksval_adder_hi[3]),
    .I0(cyc18c_ksval_base[5]),
    .I1(block[2]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_1_3) 
);
defparam cyc18c_ksval_adder_hi_2_s.ALU_MODE=0;
  ALU n778_s (
    .SUM(n778_2),
    .COUT(n778_3),
    .I0(cyc18c_ksval_shifted[1]),
    .I1(tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n778_s.ALU_MODE=0;
  ALU n777_s (
    .SUM(n777_2),
    .COUT(n777_3),
    .I0(cyc18c_ksval_shifted[2]),
    .I1(tl[1]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n777_s.ALU_MODE=0;
  ALU n776_s (
    .SUM(n776_2),
    .COUT(n776_3),
    .I0(cyc18c_ksval_shifted[3]),
    .I1(tl[2]),
    .I3(GND),
    .CIN(n777_3) 
);
defparam n776_s.ALU_MODE=0;
  ALU n775_s (
    .SUM(n775_2),
    .COUT(n775_3),
    .I0(cyc18c_ksval_shifted[4]),
    .I1(tl[3]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n775_s.ALU_MODE=0;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(cyc18c_ksval_shifted[5]),
    .I1(tl[4]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n774_s.ALU_MODE=0;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n772_6),
    .I0(cyc18c_ksval_shifted[6]),
    .I1(tl[5]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_0_s (
    .SUM(cyc19c_ksval_am[0]),
    .COUT(cyc19c_ksval_am_0_3),
    .I0(cyc18r_ksval_tl[0]),
    .I1(n817_6),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_ksval_am_0_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_1_s (
    .SUM(cyc19c_ksval_am[1]),
    .COUT(cyc19c_ksval_am_1_3),
    .I0(cyc18r_ksval_tl[1]),
    .I1(n816_6),
    .I3(GND),
    .CIN(cyc19c_ksval_am_0_3) 
);
defparam cyc19c_ksval_am_1_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_2_s (
    .SUM(cyc19c_ksval_am[2]),
    .COUT(cyc19c_ksval_am_2_3),
    .I0(cyc18r_ksval_tl[2]),
    .I1(n815_6),
    .I3(GND),
    .CIN(cyc19c_ksval_am_1_3) 
);
defparam cyc19c_ksval_am_2_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_3_s (
    .SUM(cyc19c_ksval_am[3]),
    .COUT(cyc19c_ksval_am_3_3),
    .I0(cyc18r_ksval_tl[3]),
    .I1(n814_6),
    .I3(GND),
    .CIN(cyc19c_ksval_am_2_3) 
);
defparam cyc19c_ksval_am_3_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_4_s (
    .SUM(cyc19c_ksval_am[4]),
    .COUT(cyc19c_ksval_am_4_3),
    .I0(cyc18r_ksval_tl[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_3_3) 
);
defparam cyc19c_ksval_am_4_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_5_s (
    .SUM(cyc19c_ksval_am[5]),
    .COUT(cyc19c_ksval_am_5_3),
    .I0(cyc18r_ksval_tl[5]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_4_3) 
);
defparam cyc19c_ksval_am_5_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_6_s (
    .SUM(cyc19c_ksval_am[6]),
    .COUT(cyc19c_ksval_am[7]),
    .I0(cyc18r_ksval_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_5_3) 
);
defparam cyc19c_ksval_am_6_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_0_s (
    .SUM(cyc19c_attnlv_scaled[0]),
    .COUT(cyc19c_attnlv_scaled_0_3),
    .I0(cyc19c_ksval_am[0]),
    .I1(cyc18r_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_attnlv_scaled_0_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_1_s (
    .SUM(cyc19c_attnlv_scaled[1]),
    .COUT(cyc19c_attnlv_scaled_1_3),
    .I0(cyc19c_ksval_am[1]),
    .I1(cyc18r_attnlv[1]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_0_3) 
);
defparam cyc19c_attnlv_scaled_1_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_2_s (
    .SUM(cyc19c_attnlv_scaled[2]),
    .COUT(cyc19c_attnlv_scaled_2_3),
    .I0(cyc19c_ksval_am[2]),
    .I1(cyc18r_attnlv[2]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_1_3) 
);
defparam cyc19c_attnlv_scaled_2_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_3_s (
    .SUM(cyc19c_attnlv_scaled[3]),
    .COUT(cyc19c_attnlv_scaled_3_3),
    .I0(cyc19c_ksval_am[3]),
    .I1(cyc18r_attnlv[3]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_2_3) 
);
defparam cyc19c_attnlv_scaled_3_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_4_s (
    .SUM(cyc19c_attnlv_scaled[4]),
    .COUT(cyc19c_attnlv_scaled_4_3),
    .I0(cyc19c_ksval_am[4]),
    .I1(cyc18r_attnlv[4]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_3_3) 
);
defparam cyc19c_attnlv_scaled_4_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_5_s (
    .SUM(cyc19c_attnlv_scaled[5]),
    .COUT(cyc19c_attnlv_scaled_5_3),
    .I0(cyc19c_ksval_am[5]),
    .I1(cyc18r_attnlv[5]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_4_3) 
);
defparam cyc19c_attnlv_scaled_5_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_6_s (
    .SUM(cyc19c_attnlv_scaled[6]),
    .COUT(cyc19c_attnlv_scaled[7]),
    .I0(cyc19c_ksval_am[6]),
    .I1(cyc18r_attnlv[6]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_5_3) 
);
defparam cyc19c_attnlv_scaled_6_s.ALU_MODE=0;
  ALU n740_s0 (
    .SUM(n740_1_SUM),
    .COUT(n740_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_sl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n740_s0.ALU_MODE=3;
  ALU n741_s0 (
    .SUM(n741_1_SUM),
    .COUT(n741_3),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_sl[1]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n741_s0.ALU_MODE=3;
  ALU n742_s0 (
    .SUM(n742_1_SUM),
    .COUT(n742_3),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc19r_sl[2]),
    .I3(GND),
    .CIN(n741_3) 
);
defparam n742_s0.ALU_MODE=3;
  ALU n743_s0 (
    .SUM(n743_1_SUM),
    .COUT(n743_3),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc19r_sl[3]),
    .I3(GND),
    .CIN(n742_3) 
);
defparam n743_s0.ALU_MODE=3;
  IKAOPLL_sr_22 u_cyc2r_cyc19r_envstatreg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .cyc2c_next_envstat(cyc2c_next_envstat[1:0]),
    .cyc17r_envstat(cyc17r_envstat[1:0]),
    .cyc19r_envstat(cyc19r_envstat[1:0])
);
  IKAOPLL_sr_23 u_cyc3r_cyc19r_attnlvreg (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .cyc2r_attnlv(cyc2r_attnlv[6:0]),
    .cyc17r_attnlv(cyc17r_attnlv[6:2]),
    .cyc18r_attnlv(cyc18r_attnlv[6:0]),
    .cyc19r_attnlv(cyc19r_attnlv[6:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_eg_0 */
module IKAOPLL_logsinrom_0 (
  clk_14m_d,
  m_nc_sel_z_6,
  cyc19c_logsin_addr,
  cyc19c_phase_modded_1_1,
  cyc19c_phase_modded_2_1,
  cyc19c_phase_modded_3_1,
  cyc19c_phase_modded_4_1,
  cyc19c_phase_modded_5_1,
  cyc19c_phase_modded_8_1,
  cyc19c_logsin_data
)
;
input clk_14m_d;
input m_nc_sel_z_6;
input [5:1] cyc19c_logsin_addr;
input cyc19c_phase_modded_1_1;
input cyc19c_phase_modded_2_1;
input cyc19c_phase_modded_3_1;
input cyc19c_phase_modded_4_1;
input cyc19c_phase_modded_5_1;
input cyc19c_phase_modded_8_1;
output [45:0] cyc19c_logsin_data;
wire n6_39;
wire n6_40;
wire n7_39;
wire n7_40;
wire n8_21;
wire n9_39;
wire n9_40;
wire n10_21;
wire n11_39;
wire n11_40;
wire n13_39;
wire n13_40;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n17_39;
wire n17_40;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n31_39;
wire n31_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n36_39;
wire n36_40;
wire n37_39;
wire n37_40;
wire n38_39;
wire n38_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n43_39;
wire n43_40;
wire n44_39;
wire n44_40;
wire n45_39;
wire n45_40;
wire n46_39;
wire n46_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_39;
wire n50_40;
wire n51_39;
wire n51_40;
wire n20_193;
wire n16_197;
wire n12_17;
wire n21_22;
wire n12_19;
wire n6_41;
wire n7_41;
wire n9_41;
wire n11_41;
wire n13_41;
wire n14_41;
wire n15_41;
wire n17_41;
wire n18_41;
wire n19_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n31_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n36_41;
wire n37_41;
wire n38_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n43_41;
wire n44_41;
wire n45_41;
wire n46_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n50_41;
wire n51_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s36.INIT=16'h001F;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s37.INIT=16'h0000;
  LUT4 n7_s36 (
    .F(n7_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s36.INIT=16'hFFE1;
  LUT4 n7_s37 (
    .F(n7_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s37.INIT=16'h000F;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n8_s16.INIT=16'h001F;
  LUT4 n9_s36 (
    .F(n9_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s36.INIT=16'h03E2;
  LUT4 n9_s37 (
    .F(n9_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s37.INIT=16'hFFF0;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n10_s16.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s36.INIT=16'h3C67;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s37.INIT=16'h1FF0;
  LUT4 n13_s36 (
    .F(n13_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s36.INIT=16'hFFFF;
  LUT4 n13_s37 (
    .F(n13_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s37.INIT=16'h0001;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s36.INIT=16'hFC07;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s37.INIT=16'h000F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s36.INIT=16'hCCAD;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s37.INIT=16'hE0F1;
  LUT4 n17_s36 (
    .F(n17_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s36.INIT=16'h00FF;
  LUT4 n17_s37 (
    .F(n17_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s37.INIT=16'h7FFE;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s36.INIT=16'h7C78;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s37.INIT=16'h01F0;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s36.INIT=16'hD58C;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s37.INIT=16'hE736;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s36.INIT=16'h0F0F;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s37.INIT=16'h807E;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s36.INIT=16'h9C9B;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s37.INIT=16'h0E31;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s36.INIT=16'h6378;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s37.INIT=16'h6B52;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s36.INIT=16'h07CB;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s37.INIT=16'h0000;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s36.INIT=16'h7F07;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s37.INIT=16'h0000;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s36.INIT=16'h7333;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s37.INIT=16'h878E;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s36.INIT=16'hADA9;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s37.INIT=16'h36D2;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s36.INIT=16'h5D52;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s37.INIT=16'h31F9;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s36.INIT=16'hF8D6;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s37.INIT=16'h007F;
  LUT4 n31_s36 (
    .F(n31_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s36.INIT=16'h8F39;
  LUT4 n31_s37 (
    .F(n31_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s37.INIT=16'h001F;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s36.INIT=16'h9555;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s37.INIT=16'h99B6;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s36.INIT=16'h070C;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s37.INIT=16'h5B67;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s36.INIT=16'h1C84;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s37.INIT=16'hA9FA;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s36.INIT=16'h17FF;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s37.INIT=16'h0002;
  LUT4 n36_s36 (
    .F(n36_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s36.INIT=16'hF94B;
  LUT4 n36_s37 (
    .F(n36_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s37.INIT=16'hFF80;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s36.INIT=16'h934A;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s37.INIT=16'h00E3;
  LUT4 n38_s36 (
    .F(n38_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s36.INIT=16'h3800;
  LUT4 n38_s37 (
    .F(n38_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s37.INIT=16'hAA93;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s36.INIT=16'hC715;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s37.INIT=16'h7254;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s36.INIT=16'h3033;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s37.INIT=16'h850F;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s36.INIT=16'h77FF;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s37.INIT=16'h004C;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s36.INIT=16'hE800;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s37.INIT=16'hFFFD;
  LUT4 n43_s36 (
    .F(n43_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s36.INIT=16'h1E25;
  LUT4 n43_s37 (
    .F(n43_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s37.INIT=16'h7F87;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s36.INIT=16'hA598;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s37.INIT=16'h0F25;
  LUT4 n45_s36 (
    .F(n45_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s36.INIT=16'hA601;
  LUT4 n45_s37 (
    .F(n45_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s37.INIT=16'h01DA;
  LUT4 n46_s36 (
    .F(n46_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s36.INIT=16'hA771;
  LUT4 n46_s37 (
    .F(n46_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s37.INIT=16'h96FE;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s36.INIT=16'hFFAB;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s37.INIT=16'h4899;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s36.INIT=16'hF357;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s37.INIT=16'h0148;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s36.INIT=16'h8800;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s37.INIT=16'hFFB3;
  LUT4 n50_s36 (
    .F(n50_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s36.INIT=16'hE92F;
  LUT4 n50_s37 (
    .F(n50_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s37.INIT=16'h3DFD;
  LUT4 n51_s36 (
    .F(n51_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s36.INIT=16'h6BD8;
  LUT4 n51_s37 (
    .F(n51_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s37.INIT=16'h97B9;
  LUT4 n20_s127 (
    .F(n20_193),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(n21_22) 
);
defparam n20_s127.INIT=16'h3A00;
  LUT3 n16_s129 (
    .F(n16_197),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n12_19) 
);
defparam n16_s129.INIT=8'h60;
  LUT4 n12_s10 (
    .F(n12_17),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(n12_19) 
);
defparam n12_s10.INIT=16'h4100;
  LUT4 n21_s10 (
    .F(n21_22),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n21_s10.INIT=16'h9009;
  LUT3 n12_s11 (
    .F(n12_19),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(n21_22) 
);
defparam n12_s11.INIT=8'h90;
  DFFRE o_DATA_44_s0 (
    .Q(cyc19c_logsin_data[44]),
    .D(n7_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_43_s0 (
    .Q(cyc19c_logsin_data[43]),
    .D(n8_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_42_s0 (
    .Q(cyc19c_logsin_data[42]),
    .D(n9_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_41_s0 (
    .Q(cyc19c_logsin_data[41]),
    .D(n10_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_40_s0 (
    .Q(cyc19c_logsin_data[40]),
    .D(n11_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_39_s0 (
    .Q(cyc19c_logsin_data[39]),
    .D(n12_17),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_38_s0 (
    .Q(cyc19c_logsin_data[38]),
    .D(n13_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_37_s0 (
    .Q(cyc19c_logsin_data[37]),
    .D(n14_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_36_s0 (
    .Q(cyc19c_logsin_data[36]),
    .D(n15_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_35_s0 (
    .Q(cyc19c_logsin_data[35]),
    .D(n16_197),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_34_s0 (
    .Q(cyc19c_logsin_data[34]),
    .D(n17_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_33_s0 (
    .Q(cyc19c_logsin_data[33]),
    .D(n18_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_32_s0 (
    .Q(cyc19c_logsin_data[32]),
    .D(n19_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_31_s0 (
    .Q(cyc19c_logsin_data[31]),
    .D(n20_193),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_30_s0 (
    .Q(cyc19c_logsin_data[30]),
    .D(n21_22),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_29_s0 (
    .Q(cyc19c_logsin_data[29]),
    .D(n22_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_28_s0 (
    .Q(cyc19c_logsin_data[28]),
    .D(n23_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_27_s0 (
    .Q(cyc19c_logsin_data[27]),
    .D(n24_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_26_s0 (
    .Q(cyc19c_logsin_data[26]),
    .D(n25_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_25_s0 (
    .Q(cyc19c_logsin_data[25]),
    .D(n26_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_24_s0 (
    .Q(cyc19c_logsin_data[24]),
    .D(n27_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_23_s0 (
    .Q(cyc19c_logsin_data[23]),
    .D(n28_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_22_s0 (
    .Q(cyc19c_logsin_data[22]),
    .D(n29_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_21_s0 (
    .Q(cyc19c_logsin_data[21]),
    .D(n30_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_20_s0 (
    .Q(cyc19c_logsin_data[20]),
    .D(n31_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_19_s0 (
    .Q(cyc19c_logsin_data[19]),
    .D(n32_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_18_s0 (
    .Q(cyc19c_logsin_data[18]),
    .D(n33_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_17_s0 (
    .Q(cyc19c_logsin_data[17]),
    .D(n34_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_16_s0 (
    .Q(cyc19c_logsin_data[16]),
    .D(n35_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_15_s0 (
    .Q(cyc19c_logsin_data[15]),
    .D(n36_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_14_s0 (
    .Q(cyc19c_logsin_data[14]),
    .D(n37_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_13_s0 (
    .Q(cyc19c_logsin_data[13]),
    .D(n38_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_12_s0 (
    .Q(cyc19c_logsin_data[12]),
    .D(n39_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_11_s0 (
    .Q(cyc19c_logsin_data[11]),
    .D(n40_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_10_s0 (
    .Q(cyc19c_logsin_data[10]),
    .D(n41_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_9_s0 (
    .Q(cyc19c_logsin_data[9]),
    .D(n42_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_8_s0 (
    .Q(cyc19c_logsin_data[8]),
    .D(n43_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_7_s0 (
    .Q(cyc19c_logsin_data[7]),
    .D(n44_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_6_s0 (
    .Q(cyc19c_logsin_data[6]),
    .D(n45_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_5_s0 (
    .Q(cyc19c_logsin_data[5]),
    .D(n46_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_4_s0 (
    .Q(cyc19c_logsin_data[4]),
    .D(n47_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_3_s0 (
    .Q(cyc19c_logsin_data[3]),
    .D(n48_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_2_s0 (
    .Q(cyc19c_logsin_data[2]),
    .D(n49_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_1_s0 (
    .Q(cyc19c_logsin_data[1]),
    .D(n50_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_0_s0 (
    .Q(cyc19c_logsin_data[0]),
    .D(n51_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_45_s0 (
    .Q(cyc19c_logsin_data[45]),
    .D(n6_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n7_s33 (
    .O(n7_41),
    .I0(n7_39),
    .I1(n7_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n9_s33 (
    .O(n9_41),
    .I0(n9_39),
    .I1(n9_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n13_s33 (
    .O(n13_41),
    .I0(n13_39),
    .I1(n13_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n17_s33 (
    .O(n17_41),
    .I0(n17_39),
    .I1(n17_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n31_s33 (
    .O(n31_41),
    .I0(n31_39),
    .I1(n31_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n36_s33 (
    .O(n36_41),
    .I0(n36_39),
    .I1(n36_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n38_s33 (
    .O(n38_41),
    .I0(n38_39),
    .I1(n38_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n43_s33 (
    .O(n43_41),
    .I0(n43_39),
    .I1(n43_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n45_s33 (
    .O(n45_41),
    .I0(n45_39),
    .I1(n45_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n46_s33 (
    .O(n46_41),
    .I0(n46_39),
    .I1(n46_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n50_s33 (
    .O(n50_41),
    .I0(n50_39),
    .I1(n50_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n51_s33 (
    .O(n51_41),
    .I0(n51_39),
    .I1(n51_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_logsinrom_0 */
module IKAOPLL_exprom_0 (
  clk_14m_d,
  m_nc_sel_z_6,
  cyc20c_lswave_saturated,
  cyc19r_lswave_raw,
  cyc20c_lswave_attenuated_4_2,
  cyc20c_lswave_attenuated_5_2,
  cyc20c_lswave_attenuated_12_6,
  cyc20c_exp_data_0,
  cyc20c_exp_data_1,
  cyc20c_exp_data_2,
  cyc20c_exp_data_3,
  cyc20c_exp_data_4,
  cyc20c_exp_data_6,
  cyc20c_exp_data_7,
  cyc20c_exp_data_8,
  cyc20c_exp_data_9,
  cyc20c_exp_data_10,
  cyc20c_exp_data_11,
  cyc20c_exp_data_12,
  cyc20c_exp_data_13,
  cyc20c_exp_data_14,
  cyc20c_exp_data_15,
  cyc20c_exp_data_16,
  cyc20c_exp_data_17,
  cyc20c_exp_data_18,
  cyc20c_exp_data_19,
  cyc20c_exp_data_20,
  cyc20c_exp_data_23,
  cyc20c_exp_data_24,
  cyc20c_exp_data_25,
  cyc20c_exp_data_26,
  cyc20c_exp_data_27,
  cyc20c_exp_data_28,
  cyc20c_exp_data_29,
  cyc20c_exp_data_30,
  cyc20c_exp_data_31,
  cyc20c_exp_data_32,
  cyc20c_exp_data_33,
  cyc20c_exp_data_34,
  cyc20c_exp_data_35,
  cyc20c_exp_data_36,
  cyc20c_exp_data_37,
  cyc20c_exp_data_38,
  cyc20c_exp_data_39,
  cyc20c_exp_data_40,
  cyc20c_exp_data_41,
  cyc20c_exp_data_42,
  cyc20c_exp_data_43,
  cyc20c_exp_data_44,
  cyc20c_exp_data_45,
  cyc20c_exp_data_46
)
;
input clk_14m_d;
input m_nc_sel_z_6;
input [5:1] cyc20c_lswave_saturated;
input [3:1] cyc19r_lswave_raw;
input cyc20c_lswave_attenuated_4_2;
input cyc20c_lswave_attenuated_5_2;
input cyc20c_lswave_attenuated_12_6;
output cyc20c_exp_data_0;
output cyc20c_exp_data_1;
output cyc20c_exp_data_2;
output cyc20c_exp_data_3;
output cyc20c_exp_data_4;
output cyc20c_exp_data_6;
output cyc20c_exp_data_7;
output cyc20c_exp_data_8;
output cyc20c_exp_data_9;
output cyc20c_exp_data_10;
output cyc20c_exp_data_11;
output cyc20c_exp_data_12;
output cyc20c_exp_data_13;
output cyc20c_exp_data_14;
output cyc20c_exp_data_15;
output cyc20c_exp_data_16;
output cyc20c_exp_data_17;
output cyc20c_exp_data_18;
output cyc20c_exp_data_19;
output cyc20c_exp_data_20;
output cyc20c_exp_data_23;
output cyc20c_exp_data_24;
output cyc20c_exp_data_25;
output cyc20c_exp_data_26;
output cyc20c_exp_data_27;
output cyc20c_exp_data_28;
output cyc20c_exp_data_29;
output cyc20c_exp_data_30;
output cyc20c_exp_data_31;
output cyc20c_exp_data_32;
output cyc20c_exp_data_33;
output cyc20c_exp_data_34;
output cyc20c_exp_data_35;
output cyc20c_exp_data_36;
output cyc20c_exp_data_37;
output cyc20c_exp_data_38;
output cyc20c_exp_data_39;
output cyc20c_exp_data_40;
output cyc20c_exp_data_41;
output cyc20c_exp_data_42;
output cyc20c_exp_data_43;
output cyc20c_exp_data_44;
output cyc20c_exp_data_45;
output cyc20c_exp_data_46;
wire n6_39;
wire n6_40;
wire n8_39;
wire n8_40;
wire n9_21;
wire n10_39;
wire n10_40;
wire n11_39;
wire n11_40;
wire n12_39;
wire n12_40;
wire n13_21;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n16_39;
wire n16_40;
wire n17_21;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n20_39;
wire n20_40;
wire n21_39;
wire n21_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n37_39;
wire n37_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n44_39;
wire n44_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_21;
wire n43_188;
wire n43_189;
wire n46_194;
wire n36_196;
wire n46_196;
wire n7_20;
wire n31_13;
wire n6_41;
wire n8_41;
wire n10_41;
wire n11_41;
wire n12_41;
wire n14_41;
wire n15_41;
wire n16_41;
wire n18_41;
wire n19_41;
wire n20_41;
wire n21_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n37_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n44_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n38_11;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s36.INIT=16'hF800;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s37.INIT=16'hFFFF;
  LUT4 n8_s36 (
    .F(n8_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s36.INIT=16'h07FF;
  LUT4 n8_s37 (
    .F(n8_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s37.INIT=16'h0000;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n9_s16.INIT=16'hFFE0;
  LUT4 n10_s36 (
    .F(n10_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s36.INIT=16'h00FF;
  LUT4 n10_s37 (
    .F(n10_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s37.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s36.INIT=16'h07FF;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s37.INIT=16'hFC00;
  LUT4 n12_s36 (
    .F(n12_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s36.INIT=16'h03FF;
  LUT4 n12_s37 (
    .F(n12_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s37.INIT=16'hF800;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n13_s16.INIT=16'hF800;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s36.INIT=16'hC0FE;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s37.INIT=16'hF81F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s36.INIT=16'h07F8;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s37.INIT=16'h03F8;
  LUT4 n16_s36 (
    .F(n16_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s36.INIT=16'h03FF;
  LUT4 n16_s37 (
    .F(n16_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s37.INIT=16'h07F8;
  LUT4 n17_s16 (
    .F(n17_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n17_s16.INIT=16'h07C0;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s36.INIT=16'h38F1;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s37.INIT=16'hC71E;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s36.INIT=16'h8787;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s37.INIT=16'hC387;
  LUT4 n20_s36 (
    .F(n20_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s36.INIT=16'hC3E0;
  LUT4 n20_s37 (
    .F(n20_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s37.INIT=16'h8787;
  LUT4 n21_s36 (
    .F(n21_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s36.INIT=16'h0FC0;
  LUT4 n21_s37 (
    .F(n21_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s37.INIT=16'hF83E;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s36.INIT=16'h26C9;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s37.INIT=16'hB6D9;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s36.INIT=16'h6666;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s37.INIT=16'hB366;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s36.INIT=16'h3398;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s37.INIT=16'h6667;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s36.INIT=16'hCE38;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s37.INIT=16'hC631;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s36.INIT=16'hB4A5;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s37.INIT=16'h6DB4;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s36.INIT=16'h5555;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s37.INIT=16'h6AD5;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s36.INIT=16'hAB56;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s37.INIT=16'h5554;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s36.INIT=16'h2DA4;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s37.INIT=16'hB5AD;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s36.INIT=16'h0832;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s37.INIT=16'hBFF7;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s36.INIT=16'h998E;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s37.INIT=16'hB6D9;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s36.INIT=16'h0000;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s37.INIT=16'h387E;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s36.INIT=16'h1E1C;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s37.INIT=16'h007E;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s36.INIT=16'h9932;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s37.INIT=16'h6319;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s36.INIT=16'hF7CD;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s37.INIT=16'h4008;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s36.INIT=16'h5549;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s37.INIT=16'h64B5;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s36.INIT=16'hE000;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s37.INIT=16'h2671;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s36.INIT=16'h666D;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s37.INIT=16'h078E;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s36.INIT=16'hAA56;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s37.INIT=16'hA56A;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s36.INIT=16'h1200;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s37.INIT=16'h3FC5;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s36.INIT=16'h00E4;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s37.INIT=16'hAD98;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s36.INIT=16'h9C00;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s37.INIT=16'h9569;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s36.INIT=16'hA2A4;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s37.INIT=16'h7992;
  LUT4 n50_s16 (
    .F(n50_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n50_s16.INIT=16'hA7F2;
  LUT4 n43_s124 (
    .F(n43_188),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[4]),
    .I2(cyc20c_lswave_saturated[5]),
    .I3(n43_189) 
);
defparam n43_s124.INIT=16'hED3F;
  LUT4 n43_s125 (
    .F(n43_189),
    .I0(cyc20c_lswave_saturated[4]),
    .I1(cyc20c_lswave_saturated[1]),
    .I2(cyc20c_lswave_saturated[2]),
    .I3(cyc20c_lswave_saturated[3]) 
);
defparam n43_s125.INIT=16'hA83E;
  LUT4 n46_s128 (
    .F(n46_194),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(cyc20c_lswave_attenuated_4_2),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n46_s128.INIT=16'h6FF7;
  LUT3 n36_s129 (
    .F(n36_196),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(n43_188) 
);
defparam n36_s129.INIT=8'h01;
  LUT3 n46_s129 (
    .F(n46_196),
    .I0(n46_194),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[1]) 
);
defparam n46_s129.INIT=8'hFE;
  LUT4 n7_s8 (
    .F(n7_20),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_4_2),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n7_s8.INIT=16'h111F;
  LUT4 n31_s6 (
    .F(n31_13),
    .I0(cyc20c_lswave_attenuated_5_2),
    .I1(n46_194),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n31_s6.INIT=16'h0001;
  DFFRE o_DATA_46_s0 (
    .Q(cyc20c_exp_data_46),
    .D(n6_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_45_s0 (
    .Q(cyc20c_exp_data_45),
    .D(n7_20),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_44_s0 (
    .Q(cyc20c_exp_data_44),
    .D(n8_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_43_s0 (
    .Q(cyc20c_exp_data_43),
    .D(n9_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_42_s0 (
    .Q(cyc20c_exp_data_42),
    .D(n10_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_41_s0 (
    .Q(cyc20c_exp_data_41),
    .D(n11_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_40_s0 (
    .Q(cyc20c_exp_data_40),
    .D(n12_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_39_s0 (
    .Q(cyc20c_exp_data_39),
    .D(n13_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_38_s0 (
    .Q(cyc20c_exp_data_38),
    .D(n14_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_37_s0 (
    .Q(cyc20c_exp_data_37),
    .D(n15_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_36_s0 (
    .Q(cyc20c_exp_data_36),
    .D(n16_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_35_s0 (
    .Q(cyc20c_exp_data_35),
    .D(n17_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_34_s0 (
    .Q(cyc20c_exp_data_34),
    .D(n18_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_33_s0 (
    .Q(cyc20c_exp_data_33),
    .D(n19_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_32_s0 (
    .Q(cyc20c_exp_data_32),
    .D(n20_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_31_s0 (
    .Q(cyc20c_exp_data_31),
    .D(n21_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_30_s0 (
    .Q(cyc20c_exp_data_30),
    .D(n22_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_29_s0 (
    .Q(cyc20c_exp_data_29),
    .D(n23_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_28_s0 (
    .Q(cyc20c_exp_data_28),
    .D(n24_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_27_s0 (
    .Q(cyc20c_exp_data_27),
    .D(n25_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_26_s0 (
    .Q(cyc20c_exp_data_26),
    .D(n26_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_25_s0 (
    .Q(cyc20c_exp_data_25),
    .D(n27_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_24_s0 (
    .Q(cyc20c_exp_data_24),
    .D(n28_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_23_s0 (
    .Q(cyc20c_exp_data_23),
    .D(n29_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_20_s0 (
    .Q(cyc20c_exp_data_20),
    .D(n30_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_19_s0 (
    .Q(cyc20c_exp_data_19),
    .D(n31_13),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_18_s0 (
    .Q(cyc20c_exp_data_18),
    .D(n32_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_17_s0 (
    .Q(cyc20c_exp_data_17),
    .D(n33_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_16_s0 (
    .Q(cyc20c_exp_data_16),
    .D(n34_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_15_s0 (
    .Q(cyc20c_exp_data_15),
    .D(n35_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_14_s0 (
    .Q(cyc20c_exp_data_14),
    .D(n36_196),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_13_s0 (
    .Q(cyc20c_exp_data_13),
    .D(n37_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_12_s0 (
    .Q(cyc20c_exp_data_12),
    .D(n38_11),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_11_s0 (
    .Q(cyc20c_exp_data_11),
    .D(n39_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_10_s0 (
    .Q(cyc20c_exp_data_10),
    .D(n40_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_9_s0 (
    .Q(cyc20c_exp_data_9),
    .D(n41_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_8_s0 (
    .Q(cyc20c_exp_data_8),
    .D(n42_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_7_s0 (
    .Q(cyc20c_exp_data_7),
    .D(n43_188),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_6_s0 (
    .Q(cyc20c_exp_data_6),
    .D(n44_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_4_s0 (
    .Q(cyc20c_exp_data_4),
    .D(n46_196),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_3_s0 (
    .Q(cyc20c_exp_data_3),
    .D(n47_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_2_s0 (
    .Q(cyc20c_exp_data_2),
    .D(n48_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_1_s0 (
    .Q(cyc20c_exp_data_1),
    .D(n49_41),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  DFFRE o_DATA_0_s0 (
    .Q(cyc20c_exp_data_0),
    .D(n50_21),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n8_s33 (
    .O(n8_41),
    .I0(n8_39),
    .I1(n8_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n10_s33 (
    .O(n10_41),
    .I0(n10_39),
    .I1(n10_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n12_s33 (
    .O(n12_41),
    .I0(n12_39),
    .I1(n12_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n16_s33 (
    .O(n16_41),
    .I0(n16_39),
    .I1(n16_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n20_s33 (
    .O(n20_41),
    .I0(n20_39),
    .I1(n20_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n21_s33 (
    .O(n21_41),
    .I0(n21_39),
    .I1(n21_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  INV n38_s5 (
    .O(n38_11),
    .I(n31_13) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_exprom_0 */
module IKAOPLL_sr_24 (
  n525_3,
  clk_14m_d,
  n426_6,
  n86_4,
  n526_3,
  n527_3,
  n528_3,
  n529_3,
  n530_3,
  n531_3,
  n532_3,
  n533_3,
  n534_3,
  n535_3,
  n524_5,
  cyc21c_mod_z_tap6,
  cyc21c_mod_z_tap9
)
;
input n525_3;
input clk_14m_d;
input n426_6;
input n86_4;
input n526_3;
input n527_3;
input n528_3;
input n529_3;
input n530_3;
input n531_3;
input n532_3;
input n533_3;
input n534_3;
input n535_3;
input n524_5;
output [11:0] cyc21c_mod_z_tap6;
output [11:0] cyc21c_mod_z_tap9;
wire [11:0] \sr[0] ;
wire [11:0] \sr[1] ;
wire [11:0] \sr[2] ;
wire [11:0] \sr[3] ;
wire [11:0] \sr[4] ;
wire [11:0] \sr[6] ;
wire [11:0] \sr[7] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n525_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n526_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n527_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n528_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n529_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n530_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n531_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n532_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n533_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n534_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n535_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[1]_11_s0  (
    .Q(\sr[1] [11]),
    .D(\sr[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_10_s0  (
    .Q(\sr[1] [10]),
    .D(\sr[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_9_s0  (
    .Q(\sr[1] [9]),
    .D(\sr[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_11_s0  (
    .Q(\sr[2] [11]),
    .D(\sr[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_10_s0  (
    .Q(\sr[2] [10]),
    .D(\sr[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_9_s0  (
    .Q(\sr[2] [9]),
    .D(\sr[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_11_s0  (
    .Q(\sr[3] [11]),
    .D(\sr[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_10_s0  (
    .Q(\sr[3] [10]),
    .D(\sr[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_9_s0  (
    .Q(\sr[3] [9]),
    .D(\sr[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_11_s0  (
    .Q(\sr[4] [11]),
    .D(\sr[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_10_s0  (
    .Q(\sr[4] [10]),
    .D(\sr[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_9_s0  (
    .Q(\sr[4] [9]),
    .D(\sr[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(\sr[4] [8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(\sr[4] [7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_11_s0  (
    .Q(cyc21c_mod_z_tap6[11]),
    .D(\sr[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_10_s0  (
    .Q(cyc21c_mod_z_tap6[10]),
    .D(\sr[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_9_s0  (
    .Q(cyc21c_mod_z_tap6[9]),
    .D(\sr[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_8_s0  (
    .Q(cyc21c_mod_z_tap6[8]),
    .D(\sr[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(cyc21c_mod_z_tap6[7]),
    .D(\sr[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(cyc21c_mod_z_tap6[6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(cyc21c_mod_z_tap6[5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(cyc21c_mod_z_tap6[4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(cyc21c_mod_z_tap6[3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(cyc21c_mod_z_tap6[2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(cyc21c_mod_z_tap6[1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(cyc21c_mod_z_tap6[0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_11_s0  (
    .Q(\sr[6] [11]),
    .D(cyc21c_mod_z_tap6[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_10_s0  (
    .Q(\sr[6] [10]),
    .D(cyc21c_mod_z_tap6[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_9_s0  (
    .Q(\sr[6] [9]),
    .D(cyc21c_mod_z_tap6[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_8_s0  (
    .Q(\sr[6] [8]),
    .D(cyc21c_mod_z_tap6[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(cyc21c_mod_z_tap6[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(cyc21c_mod_z_tap6[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(cyc21c_mod_z_tap6[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(cyc21c_mod_z_tap6[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(cyc21c_mod_z_tap6[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(cyc21c_mod_z_tap6[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(cyc21c_mod_z_tap6[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(cyc21c_mod_z_tap6[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_11_s0  (
    .Q(\sr[7] [11]),
    .D(\sr[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_10_s0  (
    .Q(\sr[7] [10]),
    .D(\sr[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_9_s0  (
    .Q(\sr[7] [9]),
    .D(\sr[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_8_s0  (
    .Q(\sr[7] [8]),
    .D(\sr[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(\sr[7] [7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_11_s0  (
    .Q(cyc21c_mod_z_tap9[11]),
    .D(\sr[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_10_s0  (
    .Q(cyc21c_mod_z_tap9[10]),
    .D(\sr[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_9_s0  (
    .Q(cyc21c_mod_z_tap9[9]),
    .D(\sr[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_8_s0  (
    .Q(cyc21c_mod_z_tap9[8]),
    .D(\sr[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(cyc21c_mod_z_tap9[7]),
    .D(\sr[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(cyc21c_mod_z_tap9[6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(cyc21c_mod_z_tap9[5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(cyc21c_mod_z_tap9[4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(cyc21c_mod_z_tap9[3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(cyc21c_mod_z_tap9[2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(cyc21c_mod_z_tap9[1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(cyc21c_mod_z_tap9[0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n524_5),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_24 */
module IKAOPLL_sr_25 (
  n597_3,
  clk_14m_d,
  n426_6,
  n86_4,
  n598_3,
  n599_3,
  n600_3,
  n601_3,
  n602_3,
  n603_3,
  n604_3,
  n605_3,
  n606_3,
  n607_3,
  n596_3,
  cyc21c_mod_zz_tap6,
  cyc21c_mod_zz_tap9
)
;
input n597_3;
input clk_14m_d;
input n426_6;
input n86_4;
input n598_3;
input n599_3;
input n600_3;
input n601_3;
input n602_3;
input n603_3;
input n604_3;
input n605_3;
input n606_3;
input n607_3;
input n596_3;
output [11:0] cyc21c_mod_zz_tap6;
output [11:0] cyc21c_mod_zz_tap9;
wire [11:0] \sr[0] ;
wire [11:0] \sr[1] ;
wire [11:0] \sr[2] ;
wire [11:0] \sr[3] ;
wire [11:0] \sr[4] ;
wire [11:0] \sr[6] ;
wire [11:0] \sr[7] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n597_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n598_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n599_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n600_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n601_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n602_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n603_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n604_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n605_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n606_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n607_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  DFFRE \sr[1]_11_s0  (
    .Q(\sr[1] [11]),
    .D(\sr[0] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_10_s0  (
    .Q(\sr[1] [10]),
    .D(\sr[0] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_9_s0  (
    .Q(\sr[1] [9]),
    .D(\sr[0] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_11_s0  (
    .Q(\sr[2] [11]),
    .D(\sr[1] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_10_s0  (
    .Q(\sr[2] [10]),
    .D(\sr[1] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_9_s0  (
    .Q(\sr[2] [9]),
    .D(\sr[1] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_11_s0  (
    .Q(\sr[3] [11]),
    .D(\sr[2] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_10_s0  (
    .Q(\sr[3] [10]),
    .D(\sr[2] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_9_s0  (
    .Q(\sr[3] [9]),
    .D(\sr[2] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_11_s0  (
    .Q(\sr[4] [11]),
    .D(\sr[3] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_10_s0  (
    .Q(\sr[4] [10]),
    .D(\sr[3] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_9_s0  (
    .Q(\sr[4] [9]),
    .D(\sr[3] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(\sr[4] [8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(\sr[4] [7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(\sr[4] [6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(\sr[4] [5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(\sr[4] [4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(\sr[4] [3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(\sr[4] [2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(\sr[4] [1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(\sr[4] [0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_11_s0  (
    .Q(cyc21c_mod_zz_tap6[11]),
    .D(\sr[4] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_10_s0  (
    .Q(cyc21c_mod_zz_tap6[10]),
    .D(\sr[4] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_9_s0  (
    .Q(cyc21c_mod_zz_tap6[9]),
    .D(\sr[4] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_8_s0  (
    .Q(cyc21c_mod_zz_tap6[8]),
    .D(\sr[4] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_7_s0  (
    .Q(cyc21c_mod_zz_tap6[7]),
    .D(\sr[4] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_6_s0  (
    .Q(cyc21c_mod_zz_tap6[6]),
    .D(\sr[4] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_5_s0  (
    .Q(cyc21c_mod_zz_tap6[5]),
    .D(\sr[4] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_4_s0  (
    .Q(cyc21c_mod_zz_tap6[4]),
    .D(\sr[4] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_3_s0  (
    .Q(cyc21c_mod_zz_tap6[3]),
    .D(\sr[4] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_2_s0  (
    .Q(cyc21c_mod_zz_tap6[2]),
    .D(\sr[4] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_1_s0  (
    .Q(cyc21c_mod_zz_tap6[1]),
    .D(\sr[4] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[5]_0_s0  (
    .Q(cyc21c_mod_zz_tap6[0]),
    .D(\sr[4] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_11_s0  (
    .Q(\sr[6] [11]),
    .D(cyc21c_mod_zz_tap6[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_10_s0  (
    .Q(\sr[6] [10]),
    .D(cyc21c_mod_zz_tap6[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_9_s0  (
    .Q(\sr[6] [9]),
    .D(cyc21c_mod_zz_tap6[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_8_s0  (
    .Q(\sr[6] [8]),
    .D(cyc21c_mod_zz_tap6[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_7_s0  (
    .Q(\sr[6] [7]),
    .D(cyc21c_mod_zz_tap6[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_6_s0  (
    .Q(\sr[6] [6]),
    .D(cyc21c_mod_zz_tap6[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_5_s0  (
    .Q(\sr[6] [5]),
    .D(cyc21c_mod_zz_tap6[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_4_s0  (
    .Q(\sr[6] [4]),
    .D(cyc21c_mod_zz_tap6[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_3_s0  (
    .Q(\sr[6] [3]),
    .D(cyc21c_mod_zz_tap6[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(cyc21c_mod_zz_tap6[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(cyc21c_mod_zz_tap6[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(cyc21c_mod_zz_tap6[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_11_s0  (
    .Q(\sr[7] [11]),
    .D(\sr[6] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_10_s0  (
    .Q(\sr[7] [10]),
    .D(\sr[6] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_9_s0  (
    .Q(\sr[7] [9]),
    .D(\sr[6] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_8_s0  (
    .Q(\sr[7] [8]),
    .D(\sr[6] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_7_s0  (
    .Q(\sr[7] [7]),
    .D(\sr[6] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_6_s0  (
    .Q(\sr[7] [6]),
    .D(\sr[6] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_5_s0  (
    .Q(\sr[7] [5]),
    .D(\sr[6] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_4_s0  (
    .Q(\sr[7] [4]),
    .D(\sr[6] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_3_s0  (
    .Q(\sr[7] [3]),
    .D(\sr[6] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_2_s0  (
    .Q(\sr[7] [2]),
    .D(\sr[6] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_1_s0  (
    .Q(\sr[7] [1]),
    .D(\sr[6] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[7]_0_s0  (
    .Q(\sr[7] [0]),
    .D(\sr[6] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_11_s0  (
    .Q(cyc21c_mod_zz_tap9[11]),
    .D(\sr[7] [11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_10_s0  (
    .Q(cyc21c_mod_zz_tap9[10]),
    .D(\sr[7] [10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_9_s0  (
    .Q(cyc21c_mod_zz_tap9[9]),
    .D(\sr[7] [9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_8_s0  (
    .Q(cyc21c_mod_zz_tap9[8]),
    .D(\sr[7] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_7_s0  (
    .Q(cyc21c_mod_zz_tap9[7]),
    .D(\sr[7] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_6_s0  (
    .Q(cyc21c_mod_zz_tap9[6]),
    .D(\sr[7] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_5_s0  (
    .Q(cyc21c_mod_zz_tap9[5]),
    .D(\sr[7] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_4_s0  (
    .Q(cyc21c_mod_zz_tap9[4]),
    .D(\sr[7] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_3_s0  (
    .Q(cyc21c_mod_zz_tap9[3]),
    .D(\sr[7] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_2_s0  (
    .Q(cyc21c_mod_zz_tap9[2]),
    .D(\sr[7] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_1_s0  (
    .Q(cyc21c_mod_zz_tap9[1]),
    .D(\sr[7] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[8]_0_s0  (
    .Q(cyc21c_mod_zz_tap9[0]),
    .D(\sr[7] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n596_3),
    .CLK(clk_14m_d),
    .RESET(n426_6),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_25 */
module IKAOPLL_op_0 (
  dm,
  clk_14m_d,
  n86_4,
  op_attnlv_max,
  inhibit_fdbk,
  dc,
  n392_4,
  hh_tt_sel,
  m_nc_sel_z_6,
  n426_6,
  fb,
  op_phase,
  op_attnlv,
  dac_opdata_4_3,
  dac_opdata_4_4,
  dac_opdata_3_4,
  n525_4,
  dac_opdata_5_5,
  dac_opdata_4_5,
  dac_opdata_2_4,
  dac_opdata_2_5,
  dac_opdata_1_4,
  dac_opdata_0_4,
  n526_6,
  dac_opdata_3_8,
  cyc20r_fpwave_exponent,
  dac_opdata
)
;
input dm;
input clk_14m_d;
input n86_4;
input op_attnlv_max;
input inhibit_fdbk;
input dc;
input n392_4;
input hh_tt_sel;
input m_nc_sel_z_6;
input n426_6;
input [2:0] fb;
input [9:0] op_phase;
input [6:0] op_attnlv;
output dac_opdata_4_3;
output dac_opdata_4_4;
output dac_opdata_3_4;
output n525_4;
output dac_opdata_5_5;
output dac_opdata_4_5;
output dac_opdata_2_4;
output dac_opdata_2_5;
output dac_opdata_1_4;
output dac_opdata_0_4;
output n526_6;
output dac_opdata_3_8;
output [2:2] cyc20r_fpwave_exponent;
output [5:0] dac_opdata;
wire n525_3;
wire n526_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire cyc20c_lswave_saturated_11_6;
wire dac_opdata_5_3;
wire dac_opdata_5_4;
wire dac_opdata_2_3;
wire dac_opdata_1_3;
wire dac_opdata_0_3;
wire cyc21c_intwave_flipped_2_4;
wire cyc21c_intwave_flipped_2_5;
wire cyc21c_intwave_flipped_1_4;
wire cyc21c_intwave_flipped_0_4;
wire cyc19c_logsin_op1_1_12;
wire cyc19c_logsin_op1_0_8;
wire cyc20c_exp_op1_2_8;
wire cyc20c_exp_op1_1_11;
wire cyc20c_exp_op1_0_8;
wire cyc19c_op_fdbk_9_13;
wire cyc19c_op_fdbk_8_13;
wire cyc19c_op_fdbk_7_13;
wire cyc19c_op_fdbk_6_13;
wire cyc19c_op_fdbk_5_13;
wire cyc19c_op_fdbk_4_13;
wire cyc19c_op_fdbk_3_13;
wire cyc19c_op_fdbk_2_13;
wire cyc19c_op_fdbk_1_13;
wire cyc19c_op_fdbk_0_8;
wire cyc19c_logsin_op1_2_12;
wire cyc19c_logsin_op1_3_16;
wire dac_opdata_3_5;
wire cyc21c_intwave_flipped_2_6;
wire cyc21c_intwave_flipped_1_5;
wire cyc21c_intwave_flipped_0_5;
wire n525_5;
wire cyc19c_logsin_op1_0_9;
wire cyc20c_exp_op1_1_12;
wire cyc20c_exp_op1_0_9;
wire cyc19c_op_fdbk_9_14;
wire cyc19c_op_fdbk_8_14;
wire cyc19c_op_fdbk_8_15;
wire cyc19c_op_fdbk_7_14;
wire cyc19c_op_fdbk_7_15;
wire cyc19c_op_fdbk_7_16;
wire cyc19c_op_fdbk_6_14;
wire cyc19c_op_fdbk_6_15;
wire cyc19c_op_fdbk_5_14;
wire cyc19c_op_fdbk_4_14;
wire cyc19c_op_fdbk_3_14;
wire cyc19c_op_fdbk_3_15;
wire cyc19c_op_fdbk_3_16;
wire cyc19c_op_fdbk_2_14;
wire cyc19c_op_fdbk_2_15;
wire cyc19c_op_fdbk_1_14;
wire cyc19c_op_fdbk_1_15;
wire cyc19c_op_fdbk_0_9;
wire cyc19c_op_fdbk_0_10;
wire dac_opdata_4_6;
wire dac_opdata_3_6;
wire dac_opdata_2_6;
wire dac_opdata_1_5;
wire dac_opdata_0_5;
wire cyc21c_intwave_flipped_2_7;
wire cyc21c_intwave_flipped_1_6;
wire cyc21c_intwave_flipped_0_6;
wire cyc19c_op_fdbk_8_16;
wire cyc19c_op_fdbk_6_16;
wire cyc19c_op_fdbk_4_15;
wire cyc19c_op_fdbk_3_17;
wire cyc19c_op_fdbk_2_16;
wire cyc19c_op_fdbk_1_16;
wire cyc19c_op_fdbk_0_11;
wire cyc21c_intwave_flipped_1_7;
wire cyc21c_intwave_flipped_0_7;
wire cyc19c_op_fdbk_5_17;
wire n524_5;
wire cyc20c_exp_op0_8_14;
wire cyc20c_exp_op0_7_11;
wire cyc20c_exp_op0_7_13;
wire cyc20c_exp_op0_6_11;
wire cyc20c_exp_op0_6_13;
wire cyc20c_exp_op0_5_11;
wire cyc20c_exp_op0_5_13;
wire cyc20c_exp_op0_4_11;
wire cyc20c_exp_op0_4_13;
wire cyc20c_exp_op0_3_11;
wire cyc20c_exp_op0_3_13;
wire cyc20c_exp_op0_2_11;
wire cyc20c_exp_op0_2_13;
wire cyc20c_exp_op0_1_11;
wire cyc20c_exp_op0_1_13;
wire cyc20c_exp_op0_0_11;
wire cyc20c_exp_op0_0_13;
wire cyc19c_logsin_op1_1_15;
wire cyc19c_logsin_op0_5_15;
wire cyc19c_logsin_op0_6_15;
wire cyc19c_logsin_op0_4_11;
wire cyc19c_logsin_op0_4_13;
wire cyc19c_logsin_op0_3_11;
wire cyc19c_logsin_op0_3_13;
wire cyc19c_logsin_op0_2_11;
wire cyc19c_logsin_op0_2_13;
wire cyc19c_logsin_op0_1_11;
wire cyc19c_logsin_op0_1_13;
wire cyc19c_logsin_op0_0_11;
wire cyc19c_logsin_op0_0_13;
wire cyc18r_dm;
wire cyc19r_lswave_sign;
wire cyc19r_dc;
wire cyc19r_dm;
wire cyc20r_fpwave_sign;
wire cyc20r_dc;
wire cyc20r_dm;
wire cyc20r_attnlv_max;
wire cyc21r_inhibit_fdbk;
wire cyc18r_dc;
wire cyc19c_phase_modded_0_2;
wire cyc19c_phase_modded_1_2;
wire cyc19c_phase_modded_2_2;
wire cyc19c_phase_modded_3_2;
wire cyc19c_phase_modded_4_2;
wire cyc19c_phase_modded_5_2;
wire cyc19c_phase_modded_6_2;
wire cyc19c_phase_modded_7_2;
wire cyc19c_phase_modded_8_2;
wire cyc19c_phase_modded_9_0_COUT;
wire n399_1;
wire n399_2;
wire n398_1;
wire n398_2;
wire n397_1;
wire n397_2;
wire n396_1;
wire n396_2;
wire n395_1;
wire n395_2;
wire n394_1;
wire n394_2;
wire n393_1;
wire n393_2;
wire n392_1;
wire n392_2;
wire n391_1;
wire n391_2;
wire n390_1;
wire n390_0_COUT;
wire cyc21c_modsum_0_2;
wire cyc21c_modsum_1_2;
wire cyc21c_modsum_2_2;
wire cyc21c_modsum_3_2;
wire cyc21c_modsum_4_2;
wire cyc21c_modsum_5_2;
wire cyc21c_modsum_6_2;
wire cyc21c_modsum_7_2;
wire cyc21c_modsum_8_2;
wire cyc21c_modsum_9_2;
wire cyc21c_modsum_10_2;
wire cyc21c_modsum_11_2;
wire cyc21c_modsum_12_0_COUT;
wire n192_2;
wire n192_3;
wire n191_2;
wire n191_3;
wire n190_2;
wire n190_3;
wire n189_2;
wire n189_3;
wire n188_2;
wire n188_3;
wire n187_2;
wire n187_3;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n182_2;
wire n181_6;
wire cyc20c_lswave_attenuated_4_3;
wire cyc20c_lswave_attenuated_5_3;
wire cyc20c_lswave_attenuated_6_3;
wire cyc20c_lswave_attenuated_7_3;
wire cyc20c_lswave_attenuated_8_3;
wire cyc20c_lswave_attenuated_9_3;
wire cyc20c_lswave_attenuated_10_3;
wire cyc20c_lswave_saturated_11_9;
wire cyc20c_lswave_saturated_10_6;
wire cyc20c_lswave_saturated_9_6;
wire cyc20c_lswave_saturated_8_6;
wire [7:1] cyc19c_logsin_addr;
wire [10:0] cyc19c_logsin_op0;
wire [8:0] cyc19c_logsin_op1;
wire [9:0] cyc20c_exp_op0;
wire [2:0] cyc20c_exp_op1;
wire [9:0] cyc19c_op_fdbk;
wire [7:1] cyc20c_lswave_saturated;
wire [2:0] cyc21c_intwave_flipped;
wire [2:0] cyc18r_fb;
wire [11:0] cyc19r_lswave_raw;
wire [9:0] cyc20r_fpwave_mantissa;
wire [3:0] cyc20r_fpwave_exponent_0;
wire [8:0] cyc21r_intwave;
wire [11:0] cyc21r_modsum;
wire [9:0] cyc19c_phase_modded;
wire [12:0] cyc21c_modsum;
wire [12:4] cyc20c_lswave_attenuated;
wire [45:0] cyc19c_logsin_data;
wire [46:0] cyc20c_exp_data;
wire [11:0] cyc21c_mod_z_tap6;
wire [11:0] cyc21c_mod_z_tap9;
wire [11:0] cyc21c_mod_zz_tap6;
wire [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  LUT2 cyc19c_logsin_addr_7_s0 (
    .F(cyc19c_logsin_addr[7]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_addr_7_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_6_s0 (
    .F(cyc19c_logsin_addr[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_addr_6_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_5_s0 (
    .F(cyc19c_logsin_addr[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[5]) 
);
defparam cyc19c_logsin_addr_5_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_4_s0 (
    .F(cyc19c_logsin_addr[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[4]) 
);
defparam cyc19c_logsin_addr_4_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_3_s0 (
    .F(cyc19c_logsin_addr[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[3]) 
);
defparam cyc19c_logsin_addr_3_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_2_s0 (
    .F(cyc19c_logsin_addr[2]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[2]) 
);
defparam cyc19c_logsin_addr_2_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_1_s0 (
    .F(cyc19c_logsin_addr[1]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[1]) 
);
defparam cyc19c_logsin_addr_1_s0.INIT=4'h6;
  LUT4 dac_opdata_5_s (
    .F(dac_opdata[5]),
    .I0(dac_opdata_5_3),
    .I1(dac_opdata_5_4),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_5_s.INIT=16'h070C;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(cyc21c_mod_z_tap9[10]),
    .I1(dac_opdata_4_3),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam n525_s0.INIT=16'hAA3C;
  LUT4 n526_s0 (
    .F(n526_3),
    .I0(cyc21c_mod_z_tap9[9]),
    .I1(dac_opdata_4_3),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam n526_s0.INIT=16'hAA3C;
  LUT3 n527_s0 (
    .F(n527_3),
    .I0(dac_opdata[5]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n527_s0.INIT=8'hCA;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(dac_opdata[4]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n528_s0.INIT=8'hCA;
  LUT3 n529_s0 (
    .F(n529_3),
    .I0(dac_opdata[3]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n529_s0.INIT=8'hCA;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(dac_opdata[2]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n530_s0.INIT=8'hCA;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(dac_opdata[1]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n531_s0.INIT=8'hCA;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(dac_opdata[0]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n532_s0.INIT=8'hCA;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(cyc21c_intwave_flipped[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n533_s0.INIT=8'hCA;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(cyc21c_intwave_flipped[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n534_s0.INIT=8'hCA;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(cyc21c_intwave_flipped[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n535_s0.INIT=8'hCA;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(cyc21c_mod_zz_tap9[11]),
    .I1(cyc21c_mod_z_tap9[11]),
    .I2(n392_4) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(cyc21c_mod_zz_tap9[10]),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(cyc21c_mod_zz_tap9[9]),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(cyc21c_mod_zz_tap9[8]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(cyc21c_mod_zz_tap9[7]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(cyc21c_mod_zz_tap9[6]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(cyc21c_mod_zz_tap9[5]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(cyc21c_mod_zz_tap9[4]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(cyc21c_mod_zz_tap9[3]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(cyc21c_mod_zz_tap9[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(cyc21c_mod_zz_tap9[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(cyc21c_mod_zz_tap9[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n607_s0.INIT=8'hAC;
  LUT4 cyc19c_logsin_op0_6_s6 (
    .F(cyc19c_logsin_op0[6]),
    .I0(cyc19c_logsin_data[38]),
    .I1(cyc19c_logsin_op0_6_15),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_6_s6.INIT=16'h0AC3;
  LUT4 cyc19c_logsin_op0_5_s6 (
    .F(cyc19c_logsin_op0[5]),
    .I0(cyc19c_logsin_data[34]),
    .I1(cyc19c_logsin_op0_5_15),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_5_s6.INIT=16'h0AC3;
  LUT3 cyc19c_logsin_op1_1_s5 (
    .F(cyc19c_logsin_op1[1]),
    .I0(cyc19c_logsin_op1_1_12),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s5.INIT=8'h41;
  LUT3 cyc19c_logsin_op1_0_s3 (
    .F(cyc19c_logsin_op1[0]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_logsin_op1_0_8) 
);
defparam cyc19c_logsin_op1_0_s3.INIT=8'h09;
  LUT4 cyc20c_exp_op0_8_s5 (
    .F(cyc20c_exp_op0[8]),
    .I0(cyc20c_lswave_saturated[6]),
    .I1(cyc20c_exp_data[43]),
    .I2(cyc20c_exp_op0_8_14),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op0_8_s5.INIT=16'hF088;
  LUT4 cyc20c_exp_op1_2_s3 (
    .F(cyc20c_exp_op1[2]),
    .I0(cyc20c_lswave_attenuated[7]),
    .I1(cyc20c_exp_op1_2_8),
    .I2(cyc19r_lswave_raw[0]),
    .I3(cyc20c_lswave_attenuated[12]) 
);
defparam cyc20c_exp_op1_2_s3.INIT=16'h000D;
  LUT3 cyc20c_exp_op1_1_s4 (
    .F(cyc20c_exp_op1[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_1_11) 
);
defparam cyc20c_exp_op1_1_s4.INIT=8'h01;
  LUT3 cyc20c_exp_op1_0_s3 (
    .F(cyc20c_exp_op1[0]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_0_8) 
);
defparam cyc20c_exp_op1_0_s3.INIT=8'h01;
  LUT2 cyc20c_lswave_saturated_11_s3 (
    .F(cyc20c_lswave_saturated_11_6),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(n86_4) 
);
defparam cyc20c_lswave_saturated_11_s3.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_9_s7 (
    .F(cyc19c_op_fdbk[9]),
    .I0(cyc21r_intwave[8]),
    .I1(cyc19c_op_fdbk_9_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_9_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_8_s7 (
    .F(cyc19c_op_fdbk[8]),
    .I0(cyc21r_intwave[7]),
    .I1(cyc19c_op_fdbk_8_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_8_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_7_s7 (
    .F(cyc19c_op_fdbk[7]),
    .I0(cyc21r_intwave[6]),
    .I1(cyc19c_op_fdbk_7_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_7_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_6_s7 (
    .F(cyc19c_op_fdbk[6]),
    .I0(cyc21r_intwave[5]),
    .I1(cyc19c_op_fdbk_6_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_6_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_5_s7 (
    .F(cyc19c_op_fdbk[5]),
    .I0(cyc21r_intwave[4]),
    .I1(cyc19c_op_fdbk_5_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_5_s7.INIT=16'h0AC0;
  LUT4 cyc19c_op_fdbk_4_s7 (
    .F(cyc19c_op_fdbk[4]),
    .I0(cyc21r_intwave[3]),
    .I1(cyc19c_op_fdbk_4_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_4_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_3_s7 (
    .F(cyc19c_op_fdbk[3]),
    .I0(cyc21r_intwave[2]),
    .I1(cyc19c_op_fdbk_3_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_3_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_2_s7 (
    .F(cyc19c_op_fdbk[2]),
    .I0(cyc21r_intwave[1]),
    .I1(cyc19c_op_fdbk_2_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_2_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_1_s7 (
    .F(cyc19c_op_fdbk[1]),
    .I0(cyc21r_intwave[0]),
    .I1(cyc19c_op_fdbk_1_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_1_s7.INIT=16'h0A30;
  LUT3 cyc19c_op_fdbk_0_s2 (
    .F(cyc19c_op_fdbk[0]),
    .I0(cyc21r_inhibit_fdbk),
    .I1(hh_tt_sel),
    .I2(cyc19c_op_fdbk_0_8) 
);
defparam cyc19c_op_fdbk_0_s2.INIT=8'h04;
  LUT4 cyc19c_logsin_op1_2_s5 (
    .F(cyc19c_logsin_op1[2]),
    .I0(cyc19c_logsin_op1_2_12),
    .I1(cyc19c_phase_modded[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_2_s5.INIT=16'h8001;
  LUT2 cyc19c_logsin_op1_3_s7 (
    .F(cyc19c_logsin_op1[3]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[21]) 
);
defparam cyc19c_logsin_op1_3_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_4_s7 (
    .F(cyc19c_logsin_op1[4]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[26]) 
);
defparam cyc19c_logsin_op1_4_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_5_s7 (
    .F(cyc19c_logsin_op1[5]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[31]) 
);
defparam cyc19c_logsin_op1_5_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_6_s7 (
    .F(cyc19c_logsin_op1[6]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[35]) 
);
defparam cyc19c_logsin_op1_6_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_8_s7 (
    .F(cyc19c_logsin_op1[8]),
    .I0(cyc19c_logsin_op1_3_16),
    .I1(cyc19c_logsin_data[39]) 
);
defparam cyc19c_logsin_op1_8_s7.INIT=4'h4;
  LUT4 cyc19c_logsin_op0_7_s5 (
    .F(cyc19c_logsin_op0[7]),
    .I0(cyc19c_logsin_data[41]),
    .I1(cyc19c_logsin_data[40]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_7_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_8_s5 (
    .F(cyc19c_logsin_op0[8]),
    .I0(cyc19c_logsin_data[43]),
    .I1(cyc19c_logsin_data[42]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_8_s5.INIT=16'h0A0C;
  LUT2 cyc20c_lswave_saturated_1_s2 (
    .F(cyc20c_lswave_saturated[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[1]) 
);
defparam cyc20c_lswave_saturated_1_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_2_s2 (
    .F(cyc20c_lswave_saturated[2]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[2]) 
);
defparam cyc20c_lswave_saturated_2_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_3_s2 (
    .F(cyc20c_lswave_saturated[3]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam cyc20c_lswave_saturated_3_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_4_s2 (
    .F(cyc20c_lswave_saturated[4]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[4]) 
);
defparam cyc20c_lswave_saturated_4_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_5_s2 (
    .F(cyc20c_lswave_saturated[5]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[5]) 
);
defparam cyc20c_lswave_saturated_5_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_6_s2 (
    .F(cyc20c_lswave_saturated[6]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_lswave_saturated_6_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_7_s2 (
    .F(cyc20c_lswave_saturated[7]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_lswave_saturated_7_s2.INIT=4'h1;
  LUT3 dac_opdata_5_s0 (
    .F(dac_opdata_5_3),
    .I0(cyc20r_dc),
    .I1(cyc20r_dm),
    .I2(n392_4) 
);
defparam dac_opdata_5_s0.INIT=8'h53;
  LUT3 dac_opdata_5_s1 (
    .F(dac_opdata_5_4),
    .I0(dac_opdata_5_5),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_5_s1.INIT=8'h80;
  LUT2 dac_opdata_4_s0 (
    .F(dac_opdata_4_3),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign) 
);
defparam dac_opdata_4_s0.INIT=4'h4;
  LUT4 dac_opdata_4_s1 (
    .F(dac_opdata_4_4),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(dac_opdata_4_5),
    .I3(cyc21c_intwave_flipped_2_5) 
);
defparam dac_opdata_4_s1.INIT=16'h8000;
  LUT4 dac_opdata_3_s1 (
    .F(dac_opdata_3_4),
    .I0(cyc20r_fpwave_exponent_0[1]),
    .I1(cyc20r_fpwave_exponent_0[0]),
    .I2(dac_opdata_3_5),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_3_s1.INIT=16'hF077;
  LUT3 dac_opdata_2_s0 (
    .F(dac_opdata_2_3),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_2_s0.INIT=8'h3A;
  LUT3 dac_opdata_1_s0 (
    .F(dac_opdata_1_3),
    .I0(dac_opdata_5_5),
    .I1(dac_opdata_1_4),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_1_s0.INIT=8'h3A;
  LUT3 dac_opdata_0_s0 (
    .F(dac_opdata_0_3),
    .I0(dac_opdata_4_5),
    .I1(dac_opdata_0_4),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_0_s0.INIT=8'h3A;
  LUT4 cyc21c_intwave_flipped_2_s1 (
    .F(cyc21c_intwave_flipped_2_4),
    .I0(cyc20r_fpwave_exponent_0[3]),
    .I1(dac_opdata_3_5),
    .I2(cyc21c_intwave_flipped_2_6),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_2_s1.INIT=16'hF0DD;
  LUT3 cyc21c_intwave_flipped_2_s2 (
    .F(cyc21c_intwave_flipped_2_5),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc20r_attnlv_max) 
);
defparam cyc21c_intwave_flipped_2_s2.INIT=8'h0B;
  LUT4 cyc21c_intwave_flipped_1_s1 (
    .F(cyc21c_intwave_flipped_1_4),
    .I0(dac_opdata_2_4),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(cyc21c_intwave_flipped_1_5),
    .I3(cyc21c_intwave_flipped_2_5) 
);
defparam cyc21c_intwave_flipped_1_s1.INIT=16'hE000;
  LUT4 cyc21c_intwave_flipped_0_s1 (
    .F(cyc21c_intwave_flipped_0_4),
    .I0(dac_opdata_1_4),
    .I1(cyc20r_fpwave_exponent[2]),
    .I2(cyc21c_intwave_flipped_0_5),
    .I3(cyc21c_intwave_flipped_2_5) 
);
defparam cyc21c_intwave_flipped_0_s1.INIT=16'hD000;
  LUT3 n525_s1 (
    .F(n525_4),
    .I0(cyc20r_fpwave_exponent_0[0]),
    .I1(cyc20r_fpwave_exponent_0[1]),
    .I2(n525_5) 
);
defparam n525_s1.INIT=8'h80;
  LUT4 cyc19c_logsin_op1_1_s6 (
    .F(cyc19c_logsin_op1_1_12),
    .I0(cyc19c_logsin_data[10]),
    .I1(cyc19c_logsin_op1_1_15),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op1_1_s6.INIT=16'hF53C;
  LUT4 cyc19c_logsin_op1_0_s4 (
    .F(cyc19c_logsin_op1_0_8),
    .I0(cyc19c_logsin_data[1]),
    .I1(cyc19c_logsin_data[0]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_op1_0_9) 
);
defparam cyc19c_logsin_op1_0_s4.INIT=16'h03F5;
  LUT3 cyc20c_exp_op1_2_s4 (
    .F(cyc20c_exp_op1_2_8),
    .I0(cyc20c_exp_data[20]),
    .I1(cyc20c_exp_data[19]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_2_s4.INIT=8'hCA;
  LUT4 cyc20c_exp_op1_1_s5 (
    .F(cyc20c_exp_op1_1_11),
    .I0(cyc20c_lswave_attenuated[6]),
    .I1(cyc20c_exp_data[14]),
    .I2(cyc20c_exp_op1_1_12),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_1_s5.INIT=16'h0FBB;
  LUT4 cyc20c_exp_op1_0_s4 (
    .F(cyc20c_exp_op1_0_8),
    .I0(cyc20c_exp_data[7]),
    .I1(cyc20c_exp_data[13]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_exp_op1_0_9) 
);
defparam cyc20c_exp_op1_0_s4.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_9_s8 (
    .F(cyc19c_op_fdbk_9_13),
    .I0(cyc19c_op_fdbk_9_14),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s8.INIT=16'hACC8;
  LUT4 cyc19c_op_fdbk_8_s8 (
    .F(cyc19c_op_fdbk_8_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_8_15),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_8_s8.INIT=16'h2ACF;
  LUT4 cyc19c_op_fdbk_7_s8 (
    .F(cyc19c_op_fdbk_7_13),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_7_15),
    .I2(cyc19c_op_fdbk_7_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_7_s8.INIT=16'h0305;
  LUT3 cyc19c_op_fdbk_6_s8 (
    .F(cyc19c_op_fdbk_6_13),
    .I0(cyc19c_op_fdbk_6_14),
    .I1(cyc19c_op_fdbk_6_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_6_s8.INIT=8'h5C;
  LUT3 cyc19c_op_fdbk_5_s8 (
    .F(cyc19c_op_fdbk_5_13),
    .I0(cyc19c_op_fdbk_9_14),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_5_14) 
);
defparam cyc19c_op_fdbk_5_s8.INIT=8'hE0;
  LUT3 cyc19c_op_fdbk_4_s8 (
    .F(cyc19c_op_fdbk_4_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_4_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_4_s8.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s8 (
    .F(cyc19c_op_fdbk_3_13),
    .I0(cyc19c_op_fdbk_3_14),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_3_15),
    .I3(cyc19c_op_fdbk_3_16) 
);
defparam cyc19c_op_fdbk_3_s8.INIT=16'hBBF0;
  LUT3 cyc19c_op_fdbk_2_s8 (
    .F(cyc19c_op_fdbk_2_13),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc19c_op_fdbk_2_15) 
);
defparam cyc19c_op_fdbk_2_s8.INIT=8'hC5;
  LUT3 cyc19c_op_fdbk_1_s8 (
    .F(cyc19c_op_fdbk_1_13),
    .I0(cyc19c_op_fdbk_1_14),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_1_15) 
);
defparam cyc19c_op_fdbk_1_s8.INIT=8'h0E;
  LUT3 cyc19c_op_fdbk_0_s3 (
    .F(cyc19c_op_fdbk_0_8),
    .I0(cyc19c_op_fdbk_0_9),
    .I1(cyc19c_op_fdbk_0_10),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_0_s3.INIT=8'hAC;
  LUT4 cyc19c_logsin_op1_2_s6 (
    .F(cyc19c_logsin_op1_2_12),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_data[16]),
    .I3(cyc19c_logsin_data[15]) 
);
defparam cyc19c_logsin_op1_2_s6.INIT=16'hAC35;
  LUT4 cyc19c_logsin_op1_3_s8 (
    .F(cyc19c_logsin_op1_3_16),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_phase_modded[6]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_3_s8.INIT=16'h7FFE;
  LUT4 dac_opdata_5_s2 (
    .F(dac_opdata_5_5),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_5_s2.INIT=16'hAFC0;
  LUT4 dac_opdata_4_s2 (
    .F(dac_opdata_4_5),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_exponent_0[1]),
    .I2(dac_opdata_4_6),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_4_s2.INIT=16'h0FBB;
  LUT3 dac_opdata_3_s2 (
    .F(dac_opdata_3_5),
    .I0(dac_opdata_4_6),
    .I1(dac_opdata_3_6),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_3_s2.INIT=8'hCA;
  LUT3 dac_opdata_2_s1 (
    .F(dac_opdata_2_4),
    .I0(cyc20r_fpwave_exponent_0[0]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_2_s1.INIT=8'hD0;
  LUT3 dac_opdata_2_s2 (
    .F(dac_opdata_2_5),
    .I0(dac_opdata_3_6),
    .I1(dac_opdata_2_6),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_2_s2.INIT=8'hCA;
  LUT3 dac_opdata_1_s1 (
    .F(dac_opdata_1_4),
    .I0(dac_opdata_2_6),
    .I1(dac_opdata_1_5),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_1_s1.INIT=8'hCA;
  LUT3 dac_opdata_0_s1 (
    .F(dac_opdata_0_4),
    .I0(dac_opdata_1_5),
    .I1(dac_opdata_0_5),
    .I2(cyc20r_fpwave_exponent_0[0]) 
);
defparam dac_opdata_0_s1.INIT=8'hCA;
  LUT4 cyc21c_intwave_flipped_2_s3 (
    .F(cyc21c_intwave_flipped_2_6),
    .I0(dac_opdata_0_5),
    .I1(cyc21c_intwave_flipped_2_7),
    .I2(cyc20r_fpwave_exponent_0[0]),
    .I3(cyc20r_fpwave_exponent_0[3]) 
);
defparam cyc21c_intwave_flipped_2_s3.INIT=16'hCA3F;
  LUT4 cyc21c_intwave_flipped_1_s2 (
    .F(cyc21c_intwave_flipped_1_5),
    .I0(cyc21c_intwave_flipped_1_6),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent_0[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_1_s2.INIT=16'h5F30;
  LUT4 cyc21c_intwave_flipped_0_s2 (
    .F(cyc21c_intwave_flipped_0_5),
    .I0(cyc21c_intwave_flipped_0_6),
    .I1(dac_opdata_5_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent_0[3]) 
);
defparam cyc21c_intwave_flipped_0_s2.INIT=16'h5FC0;
  LUT3 n525_s2 (
    .F(n525_5),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(cyc21c_intwave_flipped_2_5) 
);
defparam n525_s2.INIT=8'h80;
  LUT4 cyc19c_logsin_op1_0_s5 (
    .F(cyc19c_logsin_op1_0_9),
    .I0(cyc19c_logsin_data[2]),
    .I1(cyc19c_logsin_data[3]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_0_s5.INIT=16'hC0AF;
  LUT3 cyc20c_exp_op1_1_s6 (
    .F(cyc20c_exp_op1_1_12),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[12]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_1_s6.INIT=8'hCA;
  LUT4 cyc20c_exp_op1_0_s5 (
    .F(cyc20c_exp_op1_0_9),
    .I0(cyc20c_exp_data[4]),
    .I1(cyc20c_exp_data[6]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op1_0_s5.INIT=16'h0CFA;
  LUT4 cyc19c_op_fdbk_9_s9 (
    .F(cyc19c_op_fdbk_9_14),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_9_s9.INIT=16'hAFC0;
  LUT4 cyc19c_op_fdbk_8_s9 (
    .F(cyc19c_op_fdbk_8_14),
    .I0(cyc18r_fb[0]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc19c_op_fdbk_8_16),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s9.INIT=16'h0F77;
  LUT2 cyc19c_op_fdbk_8_s10 (
    .F(cyc19c_op_fdbk_8_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s10.INIT=4'h1;
  LUT4 cyc19c_op_fdbk_7_s9 (
    .F(cyc19c_op_fdbk_7_14),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_7_s9.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_7_s10 (
    .F(cyc19c_op_fdbk_7_15),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_7_s10.INIT=16'h3500;
  LUT2 cyc19c_op_fdbk_7_s11 (
    .F(cyc19c_op_fdbk_7_16),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_7_s11.INIT=4'h1;
  LUT4 cyc19c_op_fdbk_6_s9 (
    .F(cyc19c_op_fdbk_6_14),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_6_16) 
);
defparam cyc19c_op_fdbk_6_s9.INIT=16'hAFC0;
  LUT4 cyc19c_op_fdbk_6_s10 (
    .F(cyc19c_op_fdbk_6_15),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s10.INIT=16'h533F;
  LUT4 cyc19c_op_fdbk_5_s9 (
    .F(cyc19c_op_fdbk_5_14),
    .I0(cyc18r_fb[2]),
    .I1(cyc19c_op_fdbk_1_14),
    .I2(cyc19c_op_fdbk_5_17),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s9.INIT=16'h77F0;
  LUT3 cyc19c_op_fdbk_4_s9 (
    .F(cyc19c_op_fdbk_4_14),
    .I0(cyc19c_op_fdbk_4_15),
    .I1(cyc19c_op_fdbk_3_14),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_4_s9.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_3_s9 (
    .F(cyc19c_op_fdbk_3_14),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s9.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_3_s10 (
    .F(cyc19c_op_fdbk_3_15),
    .I0(cyc21r_modsum[5]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_3_s10.INIT=16'h3500;
  LUT4 cyc19c_op_fdbk_3_s11 (
    .F(cyc19c_op_fdbk_3_16),
    .I0(cyc21r_modsum[8]),
    .I1(cyc19c_op_fdbk_3_17),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_3_s11.INIT=16'h0CF7;
  LUT4 cyc19c_op_fdbk_2_s9 (
    .F(cyc19c_op_fdbk_2_14),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_2_s9.INIT=16'hCA00;
  LUT4 cyc19c_op_fdbk_2_s10 (
    .F(cyc19c_op_fdbk_2_15),
    .I0(cyc21r_modsum[7]),
    .I1(cyc18r_fb[0]),
    .I2(cyc19c_op_fdbk_2_16),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_2_s10.INIT=16'h33E0;
  LUT4 cyc19c_op_fdbk_1_s9 (
    .F(cyc19c_op_fdbk_1_14),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc19c_op_fdbk_4_15),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_1_s9.INIT=16'hF077;
  LUT4 cyc19c_op_fdbk_1_s10 (
    .F(cyc19c_op_fdbk_1_15),
    .I0(cyc18r_fb[2]),
    .I1(cyc19c_op_fdbk_2_14),
    .I2(cyc19c_op_fdbk_1_16),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_1_s10.INIT=16'hE0CC;
  LUT4 cyc19c_op_fdbk_0_s4 (
    .F(cyc19c_op_fdbk_0_9),
    .I0(cyc21r_modsum[0]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_0_11) 
);
defparam cyc19c_op_fdbk_0_s4.INIT=16'h5F30;
  LUT4 cyc19c_op_fdbk_0_s5 (
    .F(cyc19c_op_fdbk_0_10),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc19c_op_fdbk_3_14),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s5.INIT=16'hF077;
  LUT3 dac_opdata_4_s3 (
    .F(dac_opdata_4_6),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_4_s3.INIT=8'h53;
  LUT3 dac_opdata_3_s3 (
    .F(dac_opdata_3_6),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_3_s3.INIT=8'h53;
  LUT3 dac_opdata_2_s3 (
    .F(dac_opdata_2_6),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_2_s3.INIT=8'h35;
  LUT3 dac_opdata_1_s2 (
    .F(dac_opdata_1_5),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_1_s2.INIT=8'h35;
  LUT3 dac_opdata_0_s2 (
    .F(dac_opdata_0_5),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent_0[1]) 
);
defparam dac_opdata_0_s2.INIT=8'h35;
  LUT4 cyc21c_intwave_flipped_2_s4 (
    .F(cyc21c_intwave_flipped_2_7),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent_0[3]),
    .I3(cyc20r_fpwave_exponent_0[1]) 
);
defparam cyc21c_intwave_flipped_2_s4.INIT=16'h5F30;
  LUT4 cyc21c_intwave_flipped_1_s3 (
    .F(cyc21c_intwave_flipped_1_6),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[1]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc21c_intwave_flipped_1_7) 
);
defparam cyc21c_intwave_flipped_1_s3.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_0_s3 (
    .F(cyc21c_intwave_flipped_0_6),
    .I0(cyc20r_fpwave_mantissa[1]),
    .I1(cyc20r_fpwave_mantissa[0]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc21c_intwave_flipped_0_7) 
);
defparam cyc21c_intwave_flipped_0_s3.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_8_s11 (
    .F(cyc19c_op_fdbk_8_16),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_8_s11.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_6_s11 (
    .F(cyc19c_op_fdbk_6_16),
    .I0(cyc21r_modsum[9]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_6_s11.INIT=16'h0CFA;
  LUT3 cyc19c_op_fdbk_4_s10 (
    .F(cyc19c_op_fdbk_4_15),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_4_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_3_s12 (
    .F(cyc19c_op_fdbk_3_17),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s12.INIT=16'h5F30;
  LUT4 cyc19c_op_fdbk_2_s11 (
    .F(cyc19c_op_fdbk_2_16),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[8]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s11.INIT=16'hAFC0;
  LUT3 cyc19c_op_fdbk_1_s11 (
    .F(cyc19c_op_fdbk_1_16),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_1_s11.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_0_s6 (
    .F(cyc19c_op_fdbk_0_11),
    .I0(cyc21r_modsum[2]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s6.INIT=16'hF503;
  LUT4 cyc21c_intwave_flipped_1_s4 (
    .F(cyc21c_intwave_flipped_1_7),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam cyc21c_intwave_flipped_1_s4.INIT=16'hFA0C;
  LUT4 cyc21c_intwave_flipped_0_s4 (
    .F(cyc21c_intwave_flipped_0_7),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent_0[1]),
    .I3(cyc20r_fpwave_exponent_0[0]) 
);
defparam cyc21c_intwave_flipped_0_s4.INIT=16'hFA0C;
  LUT3 cyc19c_op_fdbk_5_s11 (
    .F(cyc19c_op_fdbk_5_17),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_7_15) 
);
defparam cyc19c_op_fdbk_5_s11.INIT=8'h0E;
  LUT4 n526_s2 (
    .F(n526_6),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(cyc20r_fpwave_exponent_0[3]),
    .I2(cyc21c_intwave_flipped_2_5),
    .I3(dac_opdata_2_4) 
);
defparam n526_s2.INIT=16'h8000;
  LUT4 dac_opdata_3_s4 (
    .F(dac_opdata_3_8),
    .I0(cyc20r_fpwave_exponent_0[3]),
    .I1(dac_opdata_5_3),
    .I2(cyc20r_fpwave_sign),
    .I3(cyc20r_attnlv_max) 
);
defparam dac_opdata_3_s4.INIT=16'h008A;
  LUT4 cyc20c_exp_op0_9_s6 (
    .F(cyc20c_exp_op0[9]),
    .I0(cyc20c_exp_data[46]),
    .I1(cyc20c_lswave_attenuated[6]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op0_9_s6.INIT=16'h000B;
  LUT4 cyc19c_logsin_op0_10_s9 (
    .F(cyc19c_logsin_op0[10]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[45]) 
);
defparam cyc19c_logsin_op0_10_s9.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_9_s9 (
    .F(cyc19c_logsin_op0[9]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[44]) 
);
defparam cyc19c_logsin_op0_9_s9.INIT=16'h0900;
  LUT4 n524_s1 (
    .F(n524_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_mod_z_tap9[11]),
    .I3(n392_4) 
);
defparam n524_s1.INIT=16'hF044;
  LUT3 cyc21c_intwave_flipped_0_s5 (
    .F(cyc21c_intwave_flipped[0]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_0_4) 
);
defparam cyc21c_intwave_flipped_0_s5.INIT=8'hB4;
  LUT3 cyc21c_intwave_flipped_1_s5 (
    .F(cyc21c_intwave_flipped[1]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_1_4) 
);
defparam cyc21c_intwave_flipped_1_s5.INIT=8'hB4;
  LUT4 cyc21c_intwave_flipped_2_s5 (
    .F(cyc21c_intwave_flipped[2]),
    .I0(cyc21c_intwave_flipped_2_4),
    .I1(cyc21c_intwave_flipped_2_5),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam cyc21c_intwave_flipped_2_s5.INIT=16'h4B44;
  LUT4 dac_opdata_0_s3 (
    .F(dac_opdata[0]),
    .I0(dac_opdata_0_3),
    .I1(dac_opdata_3_8),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_0_s3.INIT=16'h8788;
  LUT4 dac_opdata_1_s3 (
    .F(dac_opdata[1]),
    .I0(dac_opdata_1_3),
    .I1(dac_opdata_3_8),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_1_s3.INIT=16'h8788;
  LUT4 dac_opdata_2_s4 (
    .F(dac_opdata[2]),
    .I0(dac_opdata_2_3),
    .I1(dac_opdata_3_8),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_2_s4.INIT=16'h8788;
  LUT4 dac_opdata_3_s5 (
    .F(dac_opdata[3]),
    .I0(dac_opdata_3_8),
    .I1(cyc20r_attnlv_max),
    .I2(cyc20r_fpwave_sign),
    .I3(dac_opdata_3_4) 
);
defparam dac_opdata_3_s5.INIT=16'h309A;
  LUT3 dac_opdata_4_s4 (
    .F(dac_opdata[4]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_4_4) 
);
defparam dac_opdata_4_s4.INIT=8'hB4;
  LUT4 cyc20c_exp_op0_8_s7 (
    .F(cyc20c_exp_op0_8_14),
    .I0(cyc20c_exp_data[44]),
    .I1(cyc20c_exp_data[45]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_8_s7.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s8 (
    .F(cyc20c_exp_op0_7_11),
    .I0(cyc20c_exp_data[39]),
    .I1(cyc20c_exp_data[40]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s9 (
    .F(cyc20c_exp_op0_7_13),
    .I0(cyc20c_exp_data[41]),
    .I1(cyc20c_exp_data[42]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s8 (
    .F(cyc20c_exp_op0_6_11),
    .I0(cyc20c_exp_data[35]),
    .I1(cyc20c_exp_data[36]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s9 (
    .F(cyc20c_exp_op0_6_13),
    .I0(cyc20c_exp_data[37]),
    .I1(cyc20c_exp_data[38]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s8 (
    .F(cyc20c_exp_op0_5_11),
    .I0(cyc20c_exp_data[31]),
    .I1(cyc20c_exp_data[32]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s9 (
    .F(cyc20c_exp_op0_5_13),
    .I0(cyc20c_exp_data[33]),
    .I1(cyc20c_exp_data[34]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s8 (
    .F(cyc20c_exp_op0_4_11),
    .I0(cyc20c_exp_data[27]),
    .I1(cyc20c_exp_data[28]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s9 (
    .F(cyc20c_exp_op0_4_13),
    .I0(cyc20c_exp_data[29]),
    .I1(cyc20c_exp_data[30]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s8 (
    .F(cyc20c_exp_op0_3_11),
    .I0(cyc20c_exp_data[23]),
    .I1(cyc20c_exp_data[24]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s9 (
    .F(cyc20c_exp_op0_3_13),
    .I0(cyc20c_exp_data[25]),
    .I1(cyc20c_exp_data[26]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s8 (
    .F(cyc20c_exp_op0_2_11),
    .I0(cyc20c_exp_data[15]),
    .I1(cyc20c_exp_data[16]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s9 (
    .F(cyc20c_exp_op0_2_13),
    .I0(cyc20c_exp_data[17]),
    .I1(cyc20c_exp_data[18]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s8 (
    .F(cyc20c_exp_op0_1_11),
    .I0(cyc20c_exp_data[8]),
    .I1(cyc20c_exp_data[9]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s9 (
    .F(cyc20c_exp_op0_1_13),
    .I0(cyc20c_exp_data[10]),
    .I1(cyc20c_exp_data[11]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s8 (
    .F(cyc20c_exp_op0_0_11),
    .I0(cyc20c_exp_data[0]),
    .I1(cyc20c_exp_data[1]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s9 (
    .F(cyc20c_exp_op0_0_13),
    .I0(cyc20c_exp_data[2]),
    .I1(cyc20c_exp_data[3]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s9.INIT=16'hAAAC;
  LUT4 cyc19c_logsin_op1_1_s8 (
    .F(cyc19c_logsin_op1_1_15),
    .I0(cyc19c_logsin_data[8]),
    .I1(cyc19c_logsin_data[9]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op1_1_s8.INIT=16'h5CC5;
  LUT4 cyc19c_logsin_op0_5_s8 (
    .F(cyc19c_logsin_op0_5_15),
    .I0(cyc19c_logsin_data[32]),
    .I1(cyc19c_logsin_data[33]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_5_s8.INIT=16'h5CC5;
  LUT4 cyc19c_logsin_op0_6_s8 (
    .F(cyc19c_logsin_op0_6_15),
    .I0(cyc19c_logsin_data[36]),
    .I1(cyc19c_logsin_data[37]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_6_s8.INIT=16'h5CC5;
  LUT4 cyc19c_logsin_op0_4_s8 (
    .F(cyc19c_logsin_op0_4_11),
    .I0(cyc19c_logsin_data[27]),
    .I1(cyc19c_logsin_data[28]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_4_s9 (
    .F(cyc19c_logsin_op0_4_13),
    .I0(cyc19c_logsin_data[29]),
    .I1(cyc19c_logsin_data[30]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s8 (
    .F(cyc19c_logsin_op0_3_11),
    .I0(cyc19c_logsin_data[22]),
    .I1(cyc19c_logsin_data[23]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s9 (
    .F(cyc19c_logsin_op0_3_13),
    .I0(cyc19c_logsin_data[24]),
    .I1(cyc19c_logsin_data[25]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s8 (
    .F(cyc19c_logsin_op0_2_11),
    .I0(cyc19c_logsin_data[17]),
    .I1(cyc19c_logsin_data[18]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s9 (
    .F(cyc19c_logsin_op0_2_13),
    .I0(cyc19c_logsin_data[19]),
    .I1(cyc19c_logsin_data[20]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s8 (
    .F(cyc19c_logsin_op0_1_11),
    .I0(cyc19c_logsin_data[11]),
    .I1(cyc19c_logsin_data[12]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s9 (
    .F(cyc19c_logsin_op0_1_13),
    .I0(cyc19c_logsin_data[13]),
    .I1(cyc19c_logsin_data[14]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s8 (
    .F(cyc19c_logsin_op0_0_11),
    .I0(cyc19c_logsin_data[4]),
    .I1(cyc19c_logsin_data[5]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s9 (
    .F(cyc19c_logsin_op0_0_13),
    .I0(cyc19c_logsin_data[6]),
    .I1(cyc19c_logsin_data[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s9.INIT=16'hACCA;
  DFFRE cyc18r_dm_s0 (
    .Q(cyc18r_dm),
    .D(dm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_fb_2_s0 (
    .Q(cyc18r_fb[2]),
    .D(fb[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_fb_1_s0 (
    .Q(cyc18r_fb[1]),
    .D(fb[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_fb_0_s0 (
    .Q(cyc18r_fb[0]),
    .D(fb[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_11_s0 (
    .Q(cyc19r_lswave_raw[11]),
    .D(n181_6),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_10_s0 (
    .Q(cyc19r_lswave_raw[10]),
    .D(n182_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_9_s0 (
    .Q(cyc19r_lswave_raw[9]),
    .D(n183_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_8_s0 (
    .Q(cyc19r_lswave_raw[8]),
    .D(n184_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_7_s0 (
    .Q(cyc19r_lswave_raw[7]),
    .D(n185_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_6_s0 (
    .Q(cyc19r_lswave_raw[6]),
    .D(n186_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_5_s0 (
    .Q(cyc19r_lswave_raw[5]),
    .D(n187_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_4_s0 (
    .Q(cyc19r_lswave_raw[4]),
    .D(n188_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_3_s0 (
    .Q(cyc19r_lswave_raw[3]),
    .D(n189_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_2_s0 (
    .Q(cyc19r_lswave_raw[2]),
    .D(n190_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_1_s0 (
    .Q(cyc19r_lswave_raw[1]),
    .D(n191_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_raw_0_s0 (
    .Q(cyc19r_lswave_raw[0]),
    .D(n192_2),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_lswave_sign_s0 (
    .Q(cyc19r_lswave_sign),
    .D(cyc19c_phase_modded[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_dc_s0 (
    .Q(cyc19r_dc),
    .D(cyc18r_dc),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc19r_dm_s0 (
    .Q(cyc19r_dm),
    .D(cyc18r_dm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_9_s0 (
    .Q(cyc20r_fpwave_mantissa[9]),
    .D(n390_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_8_s0 (
    .Q(cyc20r_fpwave_mantissa[8]),
    .D(n391_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_7_s0 (
    .Q(cyc20r_fpwave_mantissa[7]),
    .D(n392_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_6_s0 (
    .Q(cyc20r_fpwave_mantissa[6]),
    .D(n393_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_5_s0 (
    .Q(cyc20r_fpwave_mantissa[5]),
    .D(n394_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_4_s0 (
    .Q(cyc20r_fpwave_mantissa[4]),
    .D(n395_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_3_s0 (
    .Q(cyc20r_fpwave_mantissa[3]),
    .D(n396_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_2_s0 (
    .Q(cyc20r_fpwave_mantissa[2]),
    .D(n397_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_1_s0 (
    .Q(cyc20r_fpwave_mantissa[1]),
    .D(n398_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_mantissa_0_s0 (
    .Q(cyc20r_fpwave_mantissa[0]),
    .D(n399_1),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_3_s0 (
    .Q(cyc20r_fpwave_exponent_0[3]),
    .D(cyc20c_lswave_saturated_11_9),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_2_s0 (
    .Q(cyc20r_fpwave_exponent[2]),
    .D(cyc20c_lswave_saturated_10_6),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_1_s0 (
    .Q(cyc20r_fpwave_exponent_0[1]),
    .D(cyc20c_lswave_saturated_9_6),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_0_s0 (
    .Q(cyc20r_fpwave_exponent_0[0]),
    .D(cyc20c_lswave_saturated_8_6),
    .CLK(clk_14m_d),
    .RESET(cyc20c_lswave_saturated_11_6),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_sign_s0 (
    .Q(cyc20r_fpwave_sign),
    .D(cyc19r_lswave_sign),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_dc_s0 (
    .Q(cyc20r_dc),
    .D(cyc19r_dc),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_dm_s0 (
    .Q(cyc20r_dm),
    .D(cyc19r_dm),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc20r_attnlv_max_s0 (
    .Q(cyc20r_attnlv_max),
    .D(op_attnlv_max),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_8_s0 (
    .Q(cyc21r_intwave[8]),
    .D(dac_opdata[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_7_s0 (
    .Q(cyc21r_intwave[7]),
    .D(dac_opdata[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_6_s0 (
    .Q(cyc21r_intwave[6]),
    .D(dac_opdata[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_5_s0 (
    .Q(cyc21r_intwave[5]),
    .D(dac_opdata[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_4_s0 (
    .Q(cyc21r_intwave[4]),
    .D(dac_opdata[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_3_s0 (
    .Q(cyc21r_intwave[3]),
    .D(dac_opdata[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_2_s0 (
    .Q(cyc21r_intwave[2]),
    .D(cyc21c_intwave_flipped[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_1_s0 (
    .Q(cyc21r_intwave[1]),
    .D(cyc21c_intwave_flipped[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_intwave_0_s0 (
    .Q(cyc21r_intwave[0]),
    .D(cyc21c_intwave_flipped[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_11_s0 (
    .Q(cyc21r_modsum[11]),
    .D(cyc21c_modsum[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_10_s0 (
    .Q(cyc21r_modsum[10]),
    .D(cyc21c_modsum[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_9_s0 (
    .Q(cyc21r_modsum[9]),
    .D(cyc21c_modsum[10]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_8_s0 (
    .Q(cyc21r_modsum[8]),
    .D(cyc21c_modsum[9]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_7_s0 (
    .Q(cyc21r_modsum[7]),
    .D(cyc21c_modsum[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_6_s0 (
    .Q(cyc21r_modsum[6]),
    .D(cyc21c_modsum[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_5_s0 (
    .Q(cyc21r_modsum[5]),
    .D(cyc21c_modsum[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_4_s0 (
    .Q(cyc21r_modsum[4]),
    .D(cyc21c_modsum[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_3_s0 (
    .Q(cyc21r_modsum[3]),
    .D(cyc21c_modsum[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_2_s0 (
    .Q(cyc21r_modsum[2]),
    .D(cyc21c_modsum[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_1_s0 (
    .Q(cyc21r_modsum[1]),
    .D(cyc21c_modsum[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_modsum_0_s0 (
    .Q(cyc21r_modsum[0]),
    .D(cyc21c_modsum[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc21r_inhibit_fdbk_s0 (
    .Q(cyc21r_inhibit_fdbk),
    .D(inhibit_fdbk),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc18r_dc_s0 (
    .Q(cyc18r_dc),
    .D(dc),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  ALU cyc19c_phase_modded_0_s (
    .SUM(cyc19c_phase_modded[0]),
    .COUT(cyc19c_phase_modded_0_2),
    .I0(op_phase[0]),
    .I1(cyc19c_op_fdbk[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_phase_modded_0_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_1_s (
    .SUM(cyc19c_phase_modded[1]),
    .COUT(cyc19c_phase_modded_1_2),
    .I0(op_phase[1]),
    .I1(cyc19c_op_fdbk[1]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_0_2) 
);
defparam cyc19c_phase_modded_1_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_2_s (
    .SUM(cyc19c_phase_modded[2]),
    .COUT(cyc19c_phase_modded_2_2),
    .I0(op_phase[2]),
    .I1(cyc19c_op_fdbk[2]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_1_2) 
);
defparam cyc19c_phase_modded_2_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_3_s (
    .SUM(cyc19c_phase_modded[3]),
    .COUT(cyc19c_phase_modded_3_2),
    .I0(op_phase[3]),
    .I1(cyc19c_op_fdbk[3]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_2_2) 
);
defparam cyc19c_phase_modded_3_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_4_s (
    .SUM(cyc19c_phase_modded[4]),
    .COUT(cyc19c_phase_modded_4_2),
    .I0(op_phase[4]),
    .I1(cyc19c_op_fdbk[4]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_3_2) 
);
defparam cyc19c_phase_modded_4_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_5_s (
    .SUM(cyc19c_phase_modded[5]),
    .COUT(cyc19c_phase_modded_5_2),
    .I0(op_phase[5]),
    .I1(cyc19c_op_fdbk[5]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_4_2) 
);
defparam cyc19c_phase_modded_5_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_6_s (
    .SUM(cyc19c_phase_modded[6]),
    .COUT(cyc19c_phase_modded_6_2),
    .I0(op_phase[6]),
    .I1(cyc19c_op_fdbk[6]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_5_2) 
);
defparam cyc19c_phase_modded_6_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_7_s (
    .SUM(cyc19c_phase_modded[7]),
    .COUT(cyc19c_phase_modded_7_2),
    .I0(op_phase[7]),
    .I1(cyc19c_op_fdbk[7]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_6_2) 
);
defparam cyc19c_phase_modded_7_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_8_s (
    .SUM(cyc19c_phase_modded[8]),
    .COUT(cyc19c_phase_modded_8_2),
    .I0(op_phase[8]),
    .I1(cyc19c_op_fdbk[8]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_7_2) 
);
defparam cyc19c_phase_modded_8_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_9_s (
    .SUM(cyc19c_phase_modded[9]),
    .COUT(cyc19c_phase_modded_9_0_COUT),
    .I0(op_phase[9]),
    .I1(cyc19c_op_fdbk[9]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_8_2) 
);
defparam cyc19c_phase_modded_9_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_1),
    .COUT(n399_2),
    .I0(cyc20c_exp_op0[0]),
    .I1(cyc20c_exp_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_1),
    .COUT(n398_2),
    .I0(cyc20c_exp_op0[1]),
    .I1(cyc20c_exp_op1[1]),
    .I3(GND),
    .CIN(n399_2) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_1),
    .COUT(n397_2),
    .I0(cyc20c_exp_op0[2]),
    .I1(cyc20c_exp_op1[2]),
    .I3(GND),
    .CIN(n398_2) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_1),
    .COUT(n396_2),
    .I0(cyc20c_exp_op0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n397_2) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_1),
    .COUT(n395_2),
    .I0(cyc20c_exp_op0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n396_2) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_1),
    .COUT(n394_2),
    .I0(cyc20c_exp_op0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n395_2) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_1),
    .COUT(n393_2),
    .I0(cyc20c_exp_op0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n394_2) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_1),
    .COUT(n392_2),
    .I0(cyc20c_exp_op0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n393_2) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_1),
    .COUT(n391_2),
    .I0(cyc20c_exp_op0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n392_2) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_1),
    .COUT(n390_0_COUT),
    .I0(cyc20c_exp_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n391_2) 
);
defparam n390_s.ALU_MODE=0;
  ALU cyc21c_modsum_0_s (
    .SUM(cyc21c_modsum[0]),
    .COUT(cyc21c_modsum_0_2),
    .I0(cyc21c_mod_z_tap6[0]),
    .I1(cyc21c_mod_zz_tap6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc21c_modsum_0_s.ALU_MODE=0;
  ALU cyc21c_modsum_1_s (
    .SUM(cyc21c_modsum[1]),
    .COUT(cyc21c_modsum_1_2),
    .I0(cyc21c_mod_z_tap6[1]),
    .I1(cyc21c_mod_zz_tap6[1]),
    .I3(GND),
    .CIN(cyc21c_modsum_0_2) 
);
defparam cyc21c_modsum_1_s.ALU_MODE=0;
  ALU cyc21c_modsum_2_s (
    .SUM(cyc21c_modsum[2]),
    .COUT(cyc21c_modsum_2_2),
    .I0(cyc21c_mod_z_tap6[2]),
    .I1(cyc21c_mod_zz_tap6[2]),
    .I3(GND),
    .CIN(cyc21c_modsum_1_2) 
);
defparam cyc21c_modsum_2_s.ALU_MODE=0;
  ALU cyc21c_modsum_3_s (
    .SUM(cyc21c_modsum[3]),
    .COUT(cyc21c_modsum_3_2),
    .I0(cyc21c_mod_z_tap6[3]),
    .I1(cyc21c_mod_zz_tap6[3]),
    .I3(GND),
    .CIN(cyc21c_modsum_2_2) 
);
defparam cyc21c_modsum_3_s.ALU_MODE=0;
  ALU cyc21c_modsum_4_s (
    .SUM(cyc21c_modsum[4]),
    .COUT(cyc21c_modsum_4_2),
    .I0(cyc21c_mod_z_tap6[4]),
    .I1(cyc21c_mod_zz_tap6[4]),
    .I3(GND),
    .CIN(cyc21c_modsum_3_2) 
);
defparam cyc21c_modsum_4_s.ALU_MODE=0;
  ALU cyc21c_modsum_5_s (
    .SUM(cyc21c_modsum[5]),
    .COUT(cyc21c_modsum_5_2),
    .I0(cyc21c_mod_z_tap6[5]),
    .I1(cyc21c_mod_zz_tap6[5]),
    .I3(GND),
    .CIN(cyc21c_modsum_4_2) 
);
defparam cyc21c_modsum_5_s.ALU_MODE=0;
  ALU cyc21c_modsum_6_s (
    .SUM(cyc21c_modsum[6]),
    .COUT(cyc21c_modsum_6_2),
    .I0(cyc21c_mod_z_tap6[6]),
    .I1(cyc21c_mod_zz_tap6[6]),
    .I3(GND),
    .CIN(cyc21c_modsum_5_2) 
);
defparam cyc21c_modsum_6_s.ALU_MODE=0;
  ALU cyc21c_modsum_7_s (
    .SUM(cyc21c_modsum[7]),
    .COUT(cyc21c_modsum_7_2),
    .I0(cyc21c_mod_z_tap6[7]),
    .I1(cyc21c_mod_zz_tap6[7]),
    .I3(GND),
    .CIN(cyc21c_modsum_6_2) 
);
defparam cyc21c_modsum_7_s.ALU_MODE=0;
  ALU cyc21c_modsum_8_s (
    .SUM(cyc21c_modsum[8]),
    .COUT(cyc21c_modsum_8_2),
    .I0(cyc21c_mod_z_tap6[8]),
    .I1(cyc21c_mod_zz_tap6[8]),
    .I3(GND),
    .CIN(cyc21c_modsum_7_2) 
);
defparam cyc21c_modsum_8_s.ALU_MODE=0;
  ALU cyc21c_modsum_9_s (
    .SUM(cyc21c_modsum[9]),
    .COUT(cyc21c_modsum_9_2),
    .I0(cyc21c_mod_z_tap6[9]),
    .I1(cyc21c_mod_zz_tap6[9]),
    .I3(GND),
    .CIN(cyc21c_modsum_8_2) 
);
defparam cyc21c_modsum_9_s.ALU_MODE=0;
  ALU cyc21c_modsum_10_s (
    .SUM(cyc21c_modsum[10]),
    .COUT(cyc21c_modsum_10_2),
    .I0(cyc21c_mod_z_tap6[10]),
    .I1(cyc21c_mod_zz_tap6[10]),
    .I3(GND),
    .CIN(cyc21c_modsum_9_2) 
);
defparam cyc21c_modsum_10_s.ALU_MODE=0;
  ALU cyc21c_modsum_11_s (
    .SUM(cyc21c_modsum[11]),
    .COUT(cyc21c_modsum_11_2),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_10_2) 
);
defparam cyc21c_modsum_11_s.ALU_MODE=0;
  ALU cyc21c_modsum_12_s (
    .SUM(cyc21c_modsum[12]),
    .COUT(cyc21c_modsum_12_0_COUT),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_11_2) 
);
defparam cyc21c_modsum_12_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(cyc19c_logsin_op0[0]),
    .I1(cyc19c_logsin_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n191_3),
    .I0(cyc19c_logsin_op0[1]),
    .I1(cyc19c_logsin_op1[1]),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_2),
    .COUT(n190_3),
    .I0(cyc19c_logsin_op0[2]),
    .I1(cyc19c_logsin_op1[2]),
    .I3(GND),
    .CIN(n191_3) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_2),
    .COUT(n189_3),
    .I0(cyc19c_logsin_op0[3]),
    .I1(cyc19c_logsin_op1[3]),
    .I3(GND),
    .CIN(n190_3) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_2),
    .COUT(n188_3),
    .I0(cyc19c_logsin_op0[4]),
    .I1(cyc19c_logsin_op1[4]),
    .I3(GND),
    .CIN(n189_3) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_2),
    .COUT(n187_3),
    .I0(cyc19c_logsin_op0[5]),
    .I1(cyc19c_logsin_op1[5]),
    .I3(GND),
    .CIN(n188_3) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(cyc19c_logsin_op0[6]),
    .I1(cyc19c_logsin_op1[6]),
    .I3(GND),
    .CIN(n187_3) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(cyc19c_logsin_op0[7]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(cyc19c_logsin_op0[8]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(cyc19c_logsin_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_2),
    .COUT(n181_6),
    .I0(cyc19c_logsin_op0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n182_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_4_s (
    .SUM(cyc20c_lswave_attenuated[4]),
    .COUT(cyc20c_lswave_attenuated_4_3),
    .I0(cyc19r_lswave_raw[4]),
    .I1(op_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc20c_lswave_attenuated_4_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_5_s (
    .SUM(cyc20c_lswave_attenuated[5]),
    .COUT(cyc20c_lswave_attenuated_5_3),
    .I0(cyc19r_lswave_raw[5]),
    .I1(op_attnlv[1]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_4_3) 
);
defparam cyc20c_lswave_attenuated_5_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_6_s (
    .SUM(cyc20c_lswave_attenuated[6]),
    .COUT(cyc20c_lswave_attenuated_6_3),
    .I0(cyc19r_lswave_raw[6]),
    .I1(op_attnlv[2]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_5_3) 
);
defparam cyc20c_lswave_attenuated_6_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_7_s (
    .SUM(cyc20c_lswave_attenuated[7]),
    .COUT(cyc20c_lswave_attenuated_7_3),
    .I0(cyc19r_lswave_raw[7]),
    .I1(op_attnlv[3]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_6_3) 
);
defparam cyc20c_lswave_attenuated_7_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_8_s (
    .SUM(cyc20c_lswave_attenuated[8]),
    .COUT(cyc20c_lswave_attenuated_8_3),
    .I0(cyc19r_lswave_raw[8]),
    .I1(op_attnlv[4]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_7_3) 
);
defparam cyc20c_lswave_attenuated_8_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_9_s (
    .SUM(cyc20c_lswave_attenuated[9]),
    .COUT(cyc20c_lswave_attenuated_9_3),
    .I0(cyc19r_lswave_raw[9]),
    .I1(op_attnlv[5]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_8_3) 
);
defparam cyc20c_lswave_attenuated_9_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_10_s (
    .SUM(cyc20c_lswave_attenuated[10]),
    .COUT(cyc20c_lswave_attenuated_10_3),
    .I0(cyc19r_lswave_raw[10]),
    .I1(op_attnlv[6]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_9_3) 
);
defparam cyc20c_lswave_attenuated_10_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_11_s (
    .SUM(cyc20c_lswave_attenuated[11]),
    .COUT(cyc20c_lswave_attenuated[12]),
    .I0(cyc19r_lswave_raw[11]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_10_3) 
);
defparam cyc20c_lswave_attenuated_11_s.ALU_MODE=0;
  MUX2_LUT5 cyc19c_logsin_op0_4_s5 (
    .O(cyc19c_logsin_op0[4]),
    .I0(cyc19c_logsin_op0_4_11),
    .I1(cyc19c_logsin_op0_4_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_3_s5 (
    .O(cyc19c_logsin_op0[3]),
    .I0(cyc19c_logsin_op0_3_11),
    .I1(cyc19c_logsin_op0_3_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_2_s5 (
    .O(cyc19c_logsin_op0[2]),
    .I0(cyc19c_logsin_op0_2_11),
    .I1(cyc19c_logsin_op0_2_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_1_s5 (
    .O(cyc19c_logsin_op0[1]),
    .I0(cyc19c_logsin_op0_1_11),
    .I1(cyc19c_logsin_op0_1_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_0_s5 (
    .O(cyc19c_logsin_op0[0]),
    .I0(cyc19c_logsin_op0_0_11),
    .I1(cyc19c_logsin_op0_0_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_7_s5 (
    .O(cyc20c_exp_op0[7]),
    .I0(cyc20c_exp_op0_7_11),
    .I1(cyc20c_exp_op0_7_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_6_s5 (
    .O(cyc20c_exp_op0[6]),
    .I0(cyc20c_exp_op0_6_11),
    .I1(cyc20c_exp_op0_6_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_5_s5 (
    .O(cyc20c_exp_op0[5]),
    .I0(cyc20c_exp_op0_5_11),
    .I1(cyc20c_exp_op0_5_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_4_s5 (
    .O(cyc20c_exp_op0[4]),
    .I0(cyc20c_exp_op0_4_11),
    .I1(cyc20c_exp_op0_4_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_3_s5 (
    .O(cyc20c_exp_op0[3]),
    .I0(cyc20c_exp_op0_3_11),
    .I1(cyc20c_exp_op0_3_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_2_s5 (
    .O(cyc20c_exp_op0[2]),
    .I0(cyc20c_exp_op0_2_11),
    .I1(cyc20c_exp_op0_2_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_1_s5 (
    .O(cyc20c_exp_op0[1]),
    .I0(cyc20c_exp_op0_1_11),
    .I1(cyc20c_exp_op0_1_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_0_s5 (
    .O(cyc20c_exp_op0[0]),
    .I0(cyc20c_exp_op0_0_11),
    .I1(cyc20c_exp_op0_0_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  INV cyc20c_lswave_saturated_11_s5 (
    .O(cyc20c_lswave_saturated_11_9),
    .I(cyc20c_lswave_attenuated[11]) 
);
  INV cyc20c_lswave_saturated_10_s3 (
    .O(cyc20c_lswave_saturated_10_6),
    .I(cyc20c_lswave_attenuated[10]) 
);
  INV cyc20c_lswave_saturated_9_s3 (
    .O(cyc20c_lswave_saturated_9_6),
    .I(cyc20c_lswave_attenuated[9]) 
);
  INV cyc20c_lswave_saturated_8_s3 (
    .O(cyc20c_lswave_saturated_8_6),
    .I(cyc20c_lswave_attenuated[8]) 
);
  IKAOPLL_logsinrom_0 u_cyc19c_logsinrom (
    .clk_14m_d(clk_14m_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19c_logsin_addr(cyc19c_logsin_addr[5:1]),
    .cyc19c_phase_modded_1_1(cyc19c_phase_modded[1]),
    .cyc19c_phase_modded_2_1(cyc19c_phase_modded[2]),
    .cyc19c_phase_modded_3_1(cyc19c_phase_modded[3]),
    .cyc19c_phase_modded_4_1(cyc19c_phase_modded[4]),
    .cyc19c_phase_modded_5_1(cyc19c_phase_modded[5]),
    .cyc19c_phase_modded_8_1(cyc19c_phase_modded[8]),
    .cyc19c_logsin_data(cyc19c_logsin_data[45:0])
);
  IKAOPLL_exprom_0 u_cyc20c_exprom (
    .clk_14m_d(clk_14m_d),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc20c_lswave_saturated(cyc20c_lswave_saturated[5:1]),
    .cyc19r_lswave_raw(cyc19r_lswave_raw[3:1]),
    .cyc20c_lswave_attenuated_4_2(cyc20c_lswave_attenuated[4]),
    .cyc20c_lswave_attenuated_5_2(cyc20c_lswave_attenuated[5]),
    .cyc20c_lswave_attenuated_12_6(cyc20c_lswave_attenuated[12]),
    .cyc20c_exp_data_0(cyc20c_exp_data[0]),
    .cyc20c_exp_data_1(cyc20c_exp_data[1]),
    .cyc20c_exp_data_2(cyc20c_exp_data[2]),
    .cyc20c_exp_data_3(cyc20c_exp_data[3]),
    .cyc20c_exp_data_4(cyc20c_exp_data[4]),
    .cyc20c_exp_data_6(cyc20c_exp_data[6]),
    .cyc20c_exp_data_7(cyc20c_exp_data[7]),
    .cyc20c_exp_data_8(cyc20c_exp_data[8]),
    .cyc20c_exp_data_9(cyc20c_exp_data[9]),
    .cyc20c_exp_data_10(cyc20c_exp_data[10]),
    .cyc20c_exp_data_11(cyc20c_exp_data[11]),
    .cyc20c_exp_data_12(cyc20c_exp_data[12]),
    .cyc20c_exp_data_13(cyc20c_exp_data[13]),
    .cyc20c_exp_data_14(cyc20c_exp_data[14]),
    .cyc20c_exp_data_15(cyc20c_exp_data[15]),
    .cyc20c_exp_data_16(cyc20c_exp_data[16]),
    .cyc20c_exp_data_17(cyc20c_exp_data[17]),
    .cyc20c_exp_data_18(cyc20c_exp_data[18]),
    .cyc20c_exp_data_19(cyc20c_exp_data[19]),
    .cyc20c_exp_data_20(cyc20c_exp_data[20]),
    .cyc20c_exp_data_23(cyc20c_exp_data[23]),
    .cyc20c_exp_data_24(cyc20c_exp_data[24]),
    .cyc20c_exp_data_25(cyc20c_exp_data[25]),
    .cyc20c_exp_data_26(cyc20c_exp_data[26]),
    .cyc20c_exp_data_27(cyc20c_exp_data[27]),
    .cyc20c_exp_data_28(cyc20c_exp_data[28]),
    .cyc20c_exp_data_29(cyc20c_exp_data[29]),
    .cyc20c_exp_data_30(cyc20c_exp_data[30]),
    .cyc20c_exp_data_31(cyc20c_exp_data[31]),
    .cyc20c_exp_data_32(cyc20c_exp_data[32]),
    .cyc20c_exp_data_33(cyc20c_exp_data[33]),
    .cyc20c_exp_data_34(cyc20c_exp_data[34]),
    .cyc20c_exp_data_35(cyc20c_exp_data[35]),
    .cyc20c_exp_data_36(cyc20c_exp_data[36]),
    .cyc20c_exp_data_37(cyc20c_exp_data[37]),
    .cyc20c_exp_data_38(cyc20c_exp_data[38]),
    .cyc20c_exp_data_39(cyc20c_exp_data[39]),
    .cyc20c_exp_data_40(cyc20c_exp_data[40]),
    .cyc20c_exp_data_41(cyc20c_exp_data[41]),
    .cyc20c_exp_data_42(cyc20c_exp_data[42]),
    .cyc20c_exp_data_43(cyc20c_exp_data[43]),
    .cyc20c_exp_data_44(cyc20c_exp_data[44]),
    .cyc20c_exp_data_45(cyc20c_exp_data[45]),
    .cyc20c_exp_data_46(cyc20c_exp_data[46])
);
  IKAOPLL_sr_24 u_op_z_reg (
    .n525_3(n525_3),
    .clk_14m_d(clk_14m_d),
    .n426_6(n426_6),
    .n86_4(n86_4),
    .n526_3(n526_3),
    .n527_3(n527_3),
    .n528_3(n528_3),
    .n529_3(n529_3),
    .n530_3(n530_3),
    .n531_3(n531_3),
    .n532_3(n532_3),
    .n533_3(n533_3),
    .n534_3(n534_3),
    .n535_3(n535_3),
    .n524_5(n524_5),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_z_tap9(cyc21c_mod_z_tap9[11:0])
);
  IKAOPLL_sr_25 u_op_zz_reg (
    .n597_3(n597_3),
    .clk_14m_d(clk_14m_d),
    .n426_6(n426_6),
    .n86_4(n86_4),
    .n598_3(n598_3),
    .n599_3(n599_3),
    .n600_3(n600_3),
    .n601_3(n601_3),
    .n602_3(n602_3),
    .n603_3(n603_3),
    .n604_3(n604_3),
    .n605_3(n605_3),
    .n606_3(n606_3),
    .n607_3(n607_3),
    .n596_3(n596_3),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .cyc21c_mod_zz_tap9(cyc21c_mod_zz_tap9[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_op_0 */
module IKAOPLL_sr_26 (
  clk_14m_d,
  rst_n,
  rhythm_en,
  ro_ctrl,
  n86_4,
  perc_sr_d,
  perc_sr_q
)
;
input clk_14m_d;
input rst_n;
input rhythm_en;
input ro_ctrl;
input n86_4;
input [8:0] perc_sr_d;
output [8:0] perc_sr_q;
wire \sr[0]_7_8 ;
wire [8:0] \sr[0] ;
wire [8:0] \sr[1] ;
wire [8:0] \sr[2] ;
wire [8:0] \sr[3] ;
wire VCC;
wire GND;
  LUT4 \sr[0]_7_s3  (
    .F(\sr[0]_7_8 ),
    .I0(rst_n),
    .I1(rhythm_en),
    .I2(ro_ctrl),
    .I3(n86_4) 
);
defparam \sr[0]_7_s3 .INIT=16'hF700;
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(perc_sr_d[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(perc_sr_d[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(perc_sr_d[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(perc_sr_d[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(perc_sr_d[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(perc_sr_d[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(perc_sr_d[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(perc_sr_d[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_8_s0  (
    .Q(\sr[1] [8]),
    .D(\sr[0] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_7_s0  (
    .Q(\sr[1] [7]),
    .D(\sr[0] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_6_s0  (
    .Q(\sr[1] [6]),
    .D(\sr[0] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_5_s0  (
    .Q(\sr[1] [5]),
    .D(\sr[0] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_4_s0  (
    .Q(\sr[1] [4]),
    .D(\sr[0] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_3_s0  (
    .Q(\sr[1] [3]),
    .D(\sr[0] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_2_s0  (
    .Q(\sr[1] [2]),
    .D(\sr[0] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_1_s0  (
    .Q(\sr[1] [1]),
    .D(\sr[0] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[1]_0_s0  (
    .Q(\sr[1] [0]),
    .D(\sr[0] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_8_s0  (
    .Q(\sr[2] [8]),
    .D(\sr[1] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_7_s0  (
    .Q(\sr[2] [7]),
    .D(\sr[1] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_6_s0  (
    .Q(\sr[2] [6]),
    .D(\sr[1] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_5_s0  (
    .Q(\sr[2] [5]),
    .D(\sr[1] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_4_s0  (
    .Q(\sr[2] [4]),
    .D(\sr[1] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_3_s0  (
    .Q(\sr[2] [3]),
    .D(\sr[1] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(\sr[1] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(\sr[1] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(\sr[1] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_8_s0  (
    .Q(\sr[3] [8]),
    .D(\sr[2] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_7_s0  (
    .Q(\sr[3] [7]),
    .D(\sr[2] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_6_s0  (
    .Q(\sr[3] [6]),
    .D(\sr[2] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_5_s0  (
    .Q(\sr[3] [5]),
    .D(\sr[2] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_4_s0  (
    .Q(\sr[3] [4]),
    .D(\sr[2] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_3_s0  (
    .Q(\sr[3] [3]),
    .D(\sr[2] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_8_s0  (
    .Q(perc_sr_q[8]),
    .D(\sr[3] [8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_7_s0  (
    .Q(perc_sr_q[7]),
    .D(\sr[3] [7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_6_s0  (
    .Q(perc_sr_q[6]),
    .D(\sr[3] [6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_5_s0  (
    .Q(perc_sr_q[5]),
    .D(\sr[3] [5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_4_s0  (
    .Q(perc_sr_q[4]),
    .D(\sr[3] [4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_3_s0  (
    .Q(perc_sr_q[3]),
    .D(\sr[3] [3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_2_s0  (
    .Q(perc_sr_q[2]),
    .D(\sr[3] [2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_1_s0  (
    .Q(perc_sr_q[1]),
    .D(\sr[3] [1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[4]_0_s0  (
    .Q(perc_sr_q[0]),
    .D(\sr[3] [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(perc_sr_d[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(\sr[0]_7_8 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_26 */
module IKAOPLL_dac_0 (
  clk_14m_d,
  n86_4,
  ro_ctrl,
  cycle_00,
  dac_opdata_4_3,
  n525_4,
  n526_6,
  dac_opdata_4_4,
  dac_opdata_3_4,
  dac_opdata_3_8,
  n158_6,
  rst_n,
  rhythm_en,
  dac_opdata_2_4,
  dac_opdata_2_5,
  dac_opdata_5_5,
  dac_opdata_1_4,
  dac_opdata_4_5,
  dac_opdata_0_4,
  dac_opdata,
  mcyccntr_lo,
  cyc20r_fpwave_exponent,
  n392_4,
  w_opll_out_r
)
;
input clk_14m_d;
input n86_4;
input ro_ctrl;
input cycle_00;
input dac_opdata_4_3;
input n525_4;
input n526_6;
input dac_opdata_4_4;
input dac_opdata_3_4;
input dac_opdata_3_8;
input n158_6;
input rst_n;
input rhythm_en;
input dac_opdata_2_4;
input dac_opdata_2_5;
input dac_opdata_5_5;
input dac_opdata_1_4;
input dac_opdata_4_5;
input dac_opdata_0_4;
input [5:0] dac_opdata;
input [2:0] mcyccntr_lo;
input [2:2] cyc20r_fpwave_exponent;
output n392_4;
output [15:0] w_opll_out_r;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n239_3;
wire n240_3;
wire n549_4;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire dac_acc_16_7;
wire n207_7;
wire n206_7;
wire n205_7;
wire n204_7;
wire n203_7;
wire n202_7;
wire n201_7;
wire n200_7;
wire n199_7;
wire n198_7;
wire n197_7;
wire n196_7;
wire n195_7;
wire n194_7;
wire n193_7;
wire n192_6;
wire perc_sr_d_8_4;
wire n85_4;
wire n86_4_18;
wire n88_4;
wire n90_4;
wire n90_5;
wire n91_4;
wire n91_5;
wire n92_4;
wire n92_5;
wire n89_6;
wire perc_sr_d_6_6;
wire perc_sr_d_7_6;
wire n208_6;
wire ro_ctrl_z;
wire dac_acc_en;
wire n256_1;
wire n257_1;
wire n258_1;
wire n259_1;
wire n260_1;
wire n261_1;
wire n262_1;
wire n263_1;
wire n264_1;
wire n265_1;
wire n266_1;
wire n267_1;
wire n268_1;
wire n269_1;
wire n270_1;
wire n271_1;
wire n272_1;
wire n305_1;
wire n306_1;
wire n307_1;
wire n308_1;
wire n309_1;
wire n310_1;
wire n311_1;
wire n312_1;
wire n313_1;
wire n314_1;
wire n315_1;
wire n316_1;
wire n317_1;
wire n318_1;
wire n319_1;
wire n320_1;
wire n321_1;
wire [8:0] perc_sr_d;
wire [8:0] snddata_signmag;
wire [2:0] cyc0_dly;
wire [16:0] dac_acc;
wire [8:0] perc_sr_q;
wire [47:17] DOUT;
wire [47:0] CASO;
wire [47:17] DOUT_0;
wire [47:0] CASO_0;
wire VCC;
wire GND;
  LUT4 perc_sr_d_8_s0 (
    .F(perc_sr_d[8]),
    .I0(perc_sr_q[8]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_4_3),
    .I3(n392_4) 
);
defparam perc_sr_d_8_s0.INIT=16'hF088;
  LUT4 perc_sr_d_7_s0 (
    .F(perc_sr_d[7]),
    .I0(perc_sr_d_7_6),
    .I1(dac_opdata_4_3),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam perc_sr_d_7_s0.INIT=16'h3CAA;
  LUT4 perc_sr_d_6_s0 (
    .F(perc_sr_d[6]),
    .I0(perc_sr_d_6_6),
    .I1(dac_opdata_4_3),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam perc_sr_d_6_s0.INIT=16'h3CAA;
  LUT4 perc_sr_d_5_s0 (
    .F(perc_sr_d[5]),
    .I0(perc_sr_q[5]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[5]),
    .I3(n392_4) 
);
defparam perc_sr_d_5_s0.INIT=16'hF088;
  LUT4 perc_sr_d_4_s0 (
    .F(perc_sr_d[4]),
    .I0(perc_sr_q[4]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[4]),
    .I3(n392_4) 
);
defparam perc_sr_d_4_s0.INIT=16'hF088;
  LUT4 perc_sr_d_3_s0 (
    .F(perc_sr_d[3]),
    .I0(perc_sr_q[3]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[3]),
    .I3(n392_4) 
);
defparam perc_sr_d_3_s0.INIT=16'hF088;
  LUT4 perc_sr_d_2_s0 (
    .F(perc_sr_d[2]),
    .I0(perc_sr_q[2]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[2]),
    .I3(n392_4) 
);
defparam perc_sr_d_2_s0.INIT=16'hF088;
  LUT4 perc_sr_d_1_s0 (
    .F(perc_sr_d[1]),
    .I0(perc_sr_q[1]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[1]),
    .I3(n392_4) 
);
defparam perc_sr_d_1_s0.INIT=16'hF088;
  LUT4 perc_sr_d_0_s0 (
    .F(perc_sr_d[0]),
    .I0(perc_sr_q[0]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[0]),
    .I3(n392_4) 
);
defparam perc_sr_d_0_s0.INIT=16'hF088;
  LUT4 n85_s0 (
    .F(n85_3),
    .I0(n85_4),
    .I1(perc_sr_d_8_4),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam n85_s0.INIT=16'hF088;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(n86_4_18),
    .I1(perc_sr_d_8_4),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam n86_s0.INIT=16'hF088;
  LUT2 n87_s0 (
    .F(n87_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[5]) 
);
defparam n87_s0.INIT=4'h6;
  LUT4 n88_s0 (
    .F(n88_3),
    .I0(n88_4),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_4_4),
    .I3(n392_4) 
);
defparam n88_s0.INIT=16'hF088;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(dac_opdata_3_4),
    .I1(dac_opdata_3_8),
    .I2(n89_6),
    .I3(n392_4) 
);
defparam n89_s0.INIT=16'h44F0;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(perc_sr_d_8_4),
    .I2(n90_5),
    .I3(n392_4) 
);
defparam n90_s0.INIT=16'hF088;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(n91_4),
    .I1(perc_sr_d_8_4),
    .I2(n91_5),
    .I3(n392_4) 
);
defparam n91_s0.INIT=16'hF088;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(n92_4),
    .I1(perc_sr_d_8_4),
    .I2(n92_5),
    .I3(n392_4) 
);
defparam n92_s0.INIT=16'hF088;
  LUT2 n233_s0 (
    .F(n233_3),
    .I0(snddata_signmag[7]),
    .I1(snddata_signmag[8]) 
);
defparam n233_s0.INIT=4'h6;
  LUT2 n234_s0 (
    .F(n234_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[6]) 
);
defparam n234_s0.INIT=4'h6;
  LUT2 n235_s0 (
    .F(n235_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[5]) 
);
defparam n235_s0.INIT=4'h6;
  LUT2 n236_s0 (
    .F(n236_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[4]) 
);
defparam n236_s0.INIT=4'h6;
  LUT2 n237_s0 (
    .F(n237_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[3]) 
);
defparam n237_s0.INIT=4'h6;
  LUT2 n238_s0 (
    .F(n238_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[2]) 
);
defparam n238_s0.INIT=4'h6;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[1]) 
);
defparam n239_s0.INIT=4'h6;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[0]) 
);
defparam n240_s0.INIT=4'h6;
  LUT2 n549_s1 (
    .F(n549_4),
    .I0(cyc0_dly[2]),
    .I1(n86_4) 
);
defparam n549_s1.INIT=4'h8;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n256_1),
    .I1(n305_1),
    .I2(ro_ctrl_z) 
);
defparam n322_s0.INIT=8'hAC;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n306_1),
    .I1(n257_1),
    .I2(ro_ctrl_z) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n307_1),
    .I1(n258_1),
    .I2(ro_ctrl_z) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n308_1),
    .I1(n259_1),
    .I2(ro_ctrl_z) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n309_1),
    .I1(n260_1),
    .I2(ro_ctrl_z) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n310_1),
    .I1(n261_1),
    .I2(ro_ctrl_z) 
);
defparam n327_s0.INIT=8'hCA;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(n311_1),
    .I1(n262_1),
    .I2(ro_ctrl_z) 
);
defparam n328_s0.INIT=8'hCA;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(n312_1),
    .I1(n263_1),
    .I2(ro_ctrl_z) 
);
defparam n329_s0.INIT=8'hCA;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(n313_1),
    .I1(n264_1),
    .I2(ro_ctrl_z) 
);
defparam n330_s0.INIT=8'hCA;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n314_1),
    .I1(n265_1),
    .I2(ro_ctrl_z) 
);
defparam n331_s0.INIT=8'hCA;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(n315_1),
    .I1(n266_1),
    .I2(ro_ctrl_z) 
);
defparam n332_s0.INIT=8'hCA;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(n316_1),
    .I1(n267_1),
    .I2(ro_ctrl_z) 
);
defparam n333_s0.INIT=8'hCA;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(n317_1),
    .I1(n268_1),
    .I2(ro_ctrl_z) 
);
defparam n334_s0.INIT=8'hCA;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(n318_1),
    .I1(n269_1),
    .I2(ro_ctrl_z) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(n319_1),
    .I1(n270_1),
    .I2(ro_ctrl_z) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(n320_1),
    .I1(n271_1),
    .I2(ro_ctrl_z) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(n321_1),
    .I1(n272_1),
    .I2(ro_ctrl_z) 
);
defparam n338_s0.INIT=8'hCA;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam n392_s1.INIT=16'hA8EF;
  LUT2 dac_acc_16_s3 (
    .F(dac_acc_16_7),
    .I0(dac_acc_en),
    .I1(n86_4) 
);
defparam dac_acc_16_s3.INIT=4'h8;
  LUT3 n207_s2 (
    .F(n207_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[0]) 
);
defparam n207_s2.INIT=8'hB0;
  LUT3 n206_s2 (
    .F(n206_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[1]) 
);
defparam n206_s2.INIT=8'hB0;
  LUT3 n205_s2 (
    .F(n205_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[2]) 
);
defparam n205_s2.INIT=8'hB0;
  LUT3 n204_s2 (
    .F(n204_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[3]) 
);
defparam n204_s2.INIT=8'hB0;
  LUT3 n203_s2 (
    .F(n203_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[4]) 
);
defparam n203_s2.INIT=8'hB0;
  LUT3 n202_s2 (
    .F(n202_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[5]) 
);
defparam n202_s2.INIT=8'hB0;
  LUT3 n201_s2 (
    .F(n201_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[6]) 
);
defparam n201_s2.INIT=8'hB0;
  LUT3 n200_s2 (
    .F(n200_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[7]) 
);
defparam n200_s2.INIT=8'hB0;
  LUT3 n199_s2 (
    .F(n199_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[8]) 
);
defparam n199_s2.INIT=8'hB0;
  LUT3 n198_s2 (
    .F(n198_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[9]) 
);
defparam n198_s2.INIT=8'hB0;
  LUT3 n197_s2 (
    .F(n197_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[10]) 
);
defparam n197_s2.INIT=8'hB0;
  LUT3 n196_s2 (
    .F(n196_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[11]) 
);
defparam n196_s2.INIT=8'hB0;
  LUT3 n195_s2 (
    .F(n195_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[12]) 
);
defparam n195_s2.INIT=8'hB0;
  LUT3 n194_s2 (
    .F(n194_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[13]) 
);
defparam n194_s2.INIT=8'hB0;
  LUT3 n193_s2 (
    .F(n193_7),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[14]) 
);
defparam n193_s2.INIT=8'hB0;
  LUT2 n192_s1 (
    .F(n192_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]) 
);
defparam n192_s1.INIT=4'hE;
  LUT2 perc_sr_d_8_s1 (
    .F(perc_sr_d_8_4),
    .I0(rst_n),
    .I1(rhythm_en) 
);
defparam perc_sr_d_8_s1.INIT=4'h8;
  LUT2 n85_s1 (
    .F(n85_4),
    .I0(perc_sr_q[7]),
    .I1(perc_sr_q[8]) 
);
defparam n85_s1.INIT=4'h6;
  LUT2 n86_s1 (
    .F(n86_4_18),
    .I0(perc_sr_q[6]),
    .I1(perc_sr_q[8]) 
);
defparam n86_s1.INIT=4'h6;
  LUT2 n88_s1 (
    .F(n88_4),
    .I0(perc_sr_q[4]),
    .I1(perc_sr_q[8]) 
);
defparam n88_s1.INIT=4'h6;
  LUT2 n90_s1 (
    .F(n90_4),
    .I0(perc_sr_q[2]),
    .I1(perc_sr_q[8]) 
);
defparam n90_s1.INIT=4'h6;
  LUT4 n90_s2 (
    .F(n90_5),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_3_8) 
);
defparam n90_s2.INIT=16'h3A00;
  LUT2 n91_s1 (
    .F(n91_4),
    .I0(perc_sr_q[1]),
    .I1(perc_sr_q[8]) 
);
defparam n91_s1.INIT=4'h6;
  LUT4 n91_s2 (
    .F(n91_5),
    .I0(dac_opdata_5_5),
    .I1(dac_opdata_1_4),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_3_8) 
);
defparam n91_s2.INIT=16'h3A00;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(perc_sr_q[0]),
    .I1(perc_sr_q[8]) 
);
defparam n92_s1.INIT=4'h6;
  LUT4 n92_s2 (
    .F(n92_5),
    .I0(dac_opdata_4_5),
    .I1(dac_opdata_0_4),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_3_8) 
);
defparam n92_s2.INIT=16'h3A00;
  LUT4 n89_s2 (
    .F(n89_6),
    .I0(perc_sr_q[3]),
    .I1(perc_sr_q[8]),
    .I2(rst_n),
    .I3(rhythm_en) 
);
defparam n89_s2.INIT=16'h6000;
  LUT3 perc_sr_d_6_s2 (
    .F(perc_sr_d_6_6),
    .I0(perc_sr_q[6]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam perc_sr_d_6_s2.INIT=8'h80;
  LUT3 perc_sr_d_7_s2 (
    .F(perc_sr_d_7_6),
    .I0(perc_sr_q[7]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam perc_sr_d_7_s2.INIT=8'h80;
  LUT4 n208_s2 (
    .F(n208_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]),
    .I2(cyc0_dly[2]),
    .I3(n86_4) 
);
defparam n208_s2.INIT=16'h4000;
  DFFRE snddata_signmag_7_s0 (
    .Q(snddata_signmag[7]),
    .D(n85_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_6_s0 (
    .Q(snddata_signmag[6]),
    .D(n86_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_5_s0 (
    .Q(snddata_signmag[5]),
    .D(n87_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_4_s0 (
    .Q(snddata_signmag[4]),
    .D(n88_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_3_s0 (
    .Q(snddata_signmag[3]),
    .D(n89_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_2_s0 (
    .Q(snddata_signmag[2]),
    .D(n90_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_1_s0 (
    .Q(snddata_signmag[1]),
    .D(n91_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE snddata_signmag_0_s0 (
    .Q(snddata_signmag[0]),
    .D(n92_3),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE ro_ctrl_z_s0 (
    .Q(ro_ctrl_z),
    .D(ro_ctrl),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0_dly_2_s0 (
    .Q(cyc0_dly[2]),
    .D(cyc0_dly[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0_dly_1_s0 (
    .Q(cyc0_dly[1]),
    .D(cyc0_dly[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE cyc0_dly_0_s0 (
    .Q(cyc0_dly[0]),
    .D(cycle_00),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE dac_acc_en_s0 (
    .Q(dac_acc_en),
    .D(n392_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  DFFRE dac_acc_16_s0 (
    .Q(dac_acc[16]),
    .D(n322_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_15_s0 (
    .Q(dac_acc[15]),
    .D(n323_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_14_s0 (
    .Q(dac_acc[14]),
    .D(n324_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_13_s0 (
    .Q(dac_acc[13]),
    .D(n325_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_12_s0 (
    .Q(dac_acc[12]),
    .D(n326_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_11_s0 (
    .Q(dac_acc[11]),
    .D(n327_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_10_s0 (
    .Q(dac_acc[10]),
    .D(n328_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_9_s0 (
    .Q(dac_acc[9]),
    .D(n329_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_8_s0 (
    .Q(dac_acc[8]),
    .D(n330_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_7_s0 (
    .Q(dac_acc[7]),
    .D(n331_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_6_s0 (
    .Q(dac_acc[6]),
    .D(n332_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_5_s0 (
    .Q(dac_acc[5]),
    .D(n333_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_4_s0 (
    .Q(dac_acc[4]),
    .D(n334_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_3_s0 (
    .Q(dac_acc[3]),
    .D(n335_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_2_s0 (
    .Q(dac_acc[2]),
    .D(n336_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_1_s0 (
    .Q(dac_acc[1]),
    .D(n337_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE dac_acc_0_s0 (
    .Q(dac_acc[0]),
    .D(n338_3),
    .CLK(clk_14m_d),
    .RESET(n549_4),
    .CE(dac_acc_16_7) 
);
  DFFRE o_ACC_SIGNED_15_s0 (
    .Q(w_opll_out_r[15]),
    .D(n192_6),
    .CLK(clk_14m_d),
    .RESET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_14_s0 (
    .Q(w_opll_out_r[14]),
    .D(n193_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_13_s0 (
    .Q(w_opll_out_r[13]),
    .D(n194_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_12_s0 (
    .Q(w_opll_out_r[12]),
    .D(n195_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_11_s0 (
    .Q(w_opll_out_r[11]),
    .D(n196_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_10_s0 (
    .Q(w_opll_out_r[10]),
    .D(n197_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_9_s0 (
    .Q(w_opll_out_r[9]),
    .D(n198_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_8_s0 (
    .Q(w_opll_out_r[8]),
    .D(n199_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_7_s0 (
    .Q(w_opll_out_r[7]),
    .D(n200_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_6_s0 (
    .Q(w_opll_out_r[6]),
    .D(n201_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_5_s0 (
    .Q(w_opll_out_r[5]),
    .D(n202_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_4_s0 (
    .Q(w_opll_out_r[4]),
    .D(n203_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_3_s0 (
    .Q(w_opll_out_r[3]),
    .D(n204_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_2_s0 (
    .Q(w_opll_out_r[2]),
    .D(n205_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_1_s0 (
    .Q(w_opll_out_r[1]),
    .D(n206_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFSE o_ACC_SIGNED_0_s0 (
    .Q(w_opll_out_r[0]),
    .D(n207_7),
    .CLK(clk_14m_d),
    .SET(n208_6),
    .CE(n549_4) 
);
  DFFRE snddata_signmag_8_s0 (
    .Q(snddata_signmag[8]),
    .D(perc_sr_d[8]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n86_4) 
);
  MULTADDALU12X12 add_197_s0 (
    .DOUT({DOUT[47:17],n256_1,n257_1,n258_1,n259_1,n260_1,n261_1,n262_1,n263_1,n264_1,n265_1,n266_1,n267_1,n268_1,n269_1,n270_1,n271_1,n272_1}),
    .CASO(CASO[47:0]),
    .A0({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n239_3,n240_3}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,VCC,VCC}),
    .A1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,n86_4}),
    .RESET({GND,GND}) 
);
defparam add_197_s0.MULT_RESET_MODE="SYNC";
defparam add_197_s0.A0REG_CLK="BYPASS";
defparam add_197_s0.A0REG_CE="CE0";
defparam add_197_s0.A0REG_RESET="RESET0";
defparam add_197_s0.A1REG_CLK="BYPASS";
defparam add_197_s0.A1REG_CE="CE0";
defparam add_197_s0.A1REG_RESET="RESET0";
defparam add_197_s0.B0REG_CLK="BYPASS";
defparam add_197_s0.B0REG_CE="CE0";
defparam add_197_s0.B0REG_RESET="RESET0";
defparam add_197_s0.B1REG_CLK="BYPASS";
defparam add_197_s0.B1REG_CE="CE0";
defparam add_197_s0.B1REG_RESET="RESET0";
defparam add_197_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_197_s0.ACCSEL_IREG_CE="CE0";
defparam add_197_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_197_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB0_IREG_CE="CE0";
defparam add_197_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_197_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB1_IREG_CE="CE0";
defparam add_197_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_197_s0.PREG0_CLK="BYPASS";
defparam add_197_s0.PREG0_CE="CE0";
defparam add_197_s0.PREG0_RESET="RESET0";
defparam add_197_s0.PREG1_CLK="BYPASS";
defparam add_197_s0.PREG1_CE="CE0";
defparam add_197_s0.PREG1_RESET="RESET0";
defparam add_197_s0.FB_PREG_EN="FALSE";
defparam add_197_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_197_s0.ACCSEL_PREG_CE="CE0";
defparam add_197_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_197_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB0_PREG_CE="CE0";
defparam add_197_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_197_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_197_s0.ADDSUB1_PREG_CE="CE0";
defparam add_197_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_197_s0.OREG_CLK="BYPASS";
defparam add_197_s0.OREG_CE="CE0";
defparam add_197_s0.OREG_RESET="RESET0";
defparam add_197_s0.PRE_LOAD=48'h000000000000;
defparam add_197_s0.CASI_SEL=1'b0;
defparam add_197_s0.ACC_SEL=1'b0;
defparam add_197_s0.ADD_SUB_0=1'b0;
defparam add_197_s0.ADD_SUB_1=1'b0;
defparam add_197_s0.CASISEL_IREG_CE="CE0";
defparam add_197_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_197_s0.CASISEL_IREG_RESET="RESET0";
defparam add_197_s0.CASISEL_PREG_CE="CE0";
defparam add_197_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_197_s0.CASISEL_PREG_RESET="RESET0";
defparam add_197_s0.DYN_ACC_SEL="FALSE";
defparam add_197_s0.DYN_ADD_SUB_0="FALSE";
defparam add_197_s0.DYN_ADD_SUB_1="FALSE";
defparam add_197_s0.DYN_CASI_SEL="FALSE";
  MULTADDALU12X12 add_216_s0 (
    .DOUT({DOUT_0[47:17],n305_1,n306_1,n307_1,n308_1,n309_1,n310_1,n311_1,n312_1,n313_1,n314_1,n315_1,n316_1,n317_1,n318_1,n319_1,n320_1,n321_1}),
    .CASO(CASO_0[47:0]),
    .A0({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n239_3,n240_3}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,VCC,GND,VCC,GND}),
    .A1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,clk_14m_d}),
    .CE({VCC,n86_4}),
    .RESET({GND,GND}) 
);
defparam add_216_s0.MULT_RESET_MODE="SYNC";
defparam add_216_s0.A0REG_CLK="BYPASS";
defparam add_216_s0.A0REG_CE="CE0";
defparam add_216_s0.A0REG_RESET="RESET0";
defparam add_216_s0.A1REG_CLK="BYPASS";
defparam add_216_s0.A1REG_CE="CE0";
defparam add_216_s0.A1REG_RESET="RESET0";
defparam add_216_s0.B0REG_CLK="BYPASS";
defparam add_216_s0.B0REG_CE="CE0";
defparam add_216_s0.B0REG_RESET="RESET0";
defparam add_216_s0.B1REG_CLK="BYPASS";
defparam add_216_s0.B1REG_CE="CE0";
defparam add_216_s0.B1REG_RESET="RESET0";
defparam add_216_s0.ACCSEL_IREG_CLK="BYPASS";
defparam add_216_s0.ACCSEL_IREG_CE="CE0";
defparam add_216_s0.ACCSEL_IREG_RESET="RESET0";
defparam add_216_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB0_IREG_CE="CE0";
defparam add_216_s0.ADDSUB0_IREG_RESET="RESET0";
defparam add_216_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB1_IREG_CE="CE0";
defparam add_216_s0.ADDSUB1_IREG_RESET="RESET0";
defparam add_216_s0.PREG0_CLK="BYPASS";
defparam add_216_s0.PREG0_CE="CE0";
defparam add_216_s0.PREG0_RESET="RESET0";
defparam add_216_s0.PREG1_CLK="BYPASS";
defparam add_216_s0.PREG1_CE="CE0";
defparam add_216_s0.PREG1_RESET="RESET0";
defparam add_216_s0.FB_PREG_EN="FALSE";
defparam add_216_s0.ACCSEL_PREG_CLK="BYPASS";
defparam add_216_s0.ACCSEL_PREG_CE="CE0";
defparam add_216_s0.ACCSEL_PREG_RESET="RESET0";
defparam add_216_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB0_PREG_CE="CE0";
defparam add_216_s0.ADDSUB0_PREG_RESET="RESET0";
defparam add_216_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam add_216_s0.ADDSUB1_PREG_CE="CE0";
defparam add_216_s0.ADDSUB1_PREG_RESET="RESET0";
defparam add_216_s0.OREG_CLK="BYPASS";
defparam add_216_s0.OREG_CE="CE0";
defparam add_216_s0.OREG_RESET="RESET0";
defparam add_216_s0.PRE_LOAD=48'h000000000000;
defparam add_216_s0.CASI_SEL=1'b0;
defparam add_216_s0.ACC_SEL=1'b0;
defparam add_216_s0.ADD_SUB_0=1'b0;
defparam add_216_s0.ADD_SUB_1=1'b0;
defparam add_216_s0.CASISEL_IREG_CE="CE0";
defparam add_216_s0.CASISEL_IREG_CLK="BYPASS";
defparam add_216_s0.CASISEL_IREG_RESET="RESET0";
defparam add_216_s0.CASISEL_PREG_CE="CE0";
defparam add_216_s0.CASISEL_PREG_CLK="BYPASS";
defparam add_216_s0.CASISEL_PREG_RESET="RESET0";
defparam add_216_s0.DYN_ACC_SEL="FALSE";
defparam add_216_s0.DYN_ADD_SUB_0="FALSE";
defparam add_216_s0.DYN_ADD_SUB_1="FALSE";
defparam add_216_s0.DYN_CASI_SEL="FALSE";
  IKAOPLL_sr_26 u_percussion_sr (
    .clk_14m_d(clk_14m_d),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .ro_ctrl(ro_ctrl),
    .n86_4(n86_4),
    .perc_sr_d(perc_sr_d[8:0]),
    .perc_sr_q(perc_sr_q[8:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_dac_0 */
module IKAOPLL_0 (
  clk_14m_d,
  n34_6,
  n38_4,
  n84_4,
  ff_enable,
  n21_4,
  audio_mclk_d,
  ff_memreq_15,
  w_cs1_n_9,
  n660_5,
  w_bus_ssg_ready1,
  bus_write,
  \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ,
  \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ,
  bus_address,
  rst_n,
  ic_n_negedge,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  w_opll_out_r
)
;
input clk_14m_d;
input n34_6;
input n38_4;
input n84_4;
input ff_enable;
input n21_4;
input audio_mclk_d;
input ff_memreq_15;
input w_cs1_n_9;
input n660_5;
input w_bus_ssg_ready1;
input bus_write;
input [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
input [1:1] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
input [0:0] bus_address;
output rst_n;
output ic_n_negedge;
output [3:2] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
output [15:0] w_opll_out_r;
wire cycle_d4;
wire cycle_d4_zz;
wire cycle_d3_zz;
wire hh_tt_sel;
wire cycle_00;
wire ro_ctrl;
wire m_nc_sel;
wire n86_4;
wire cycle_12_3;
wire n158_6;
wire cycle_12;
wire mcyccntr_hi_1_8;
wire inhibit_fdbk;
wire eg_envcntr_test_data;
wire rhythm_en;
wire m_nc_sel_z;
wire cust_inst_sel_z;
wire inst_latch_oe;
wire kon_z;
wire kon;
wire m_nc_sel_z_6;
wire am;
wire pm;
wire dc;
wire dm;
wire prescaler_co_5;
wire n426_6;
wire cyc18r_start_attack;
wire op_attnlv_max;
wire n1827_7;
wire dac_opdata_4_3;
wire dac_opdata_4_4;
wire dac_opdata_3_4;
wire n525_4;
wire dac_opdata_5_5;
wire dac_opdata_4_5;
wire dac_opdata_2_4;
wire dac_opdata_2_5;
wire dac_opdata_1_4;
wire dac_opdata_0_4;
wire n526_6;
wire dac_opdata_3_8;
wire n392_4;
wire [1:1] phisr;
wire [2:0] mcyccntr_lo;
wire [0:0] mcyccntr_hi;
wire [1:0] etyp_reg;
wire [1:0] ksr_reg;
wire [1:0] \ksl_reg[0] ;
wire [1:0] \ksl_reg[1] ;
wire [3:0] \ar_reg[0] ;
wire [3:0] \ar_reg[1] ;
wire [3:0] \dr_reg[0] ;
wire [3:0] \dr_reg[1] ;
wire [3:0] \rr_reg[0] ;
wire [3:0] \rr_reg[1] ;
wire [3:0] test;
wire [5:0] tl;
wire [3:0] mul;
wire [3:0] sl;
wire [2:0] fb;
wire [47:0] mem_q;
wire [7:0] fnum;
wire [8:8] fnum_0;
wire [2:0] block;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [2:0] pmval;
wire [3:0] amval;
wire [9:0] op_phase;
wire [14:14] hh_tt_start_attack_dly;
wire [6:0] op_attnlv;
wire [2:2] cyc20r_fpwave_exponent;
wire [5:0] dac_opdata;
wire VCC;
wire GND;
  IKAOPLL_timinggen_0 u_TIMINGGEN (
    .clk_14m_d(clk_14m_d),
    .n34_6(n34_6),
    .n38_4(n38_4),
    .n84_4(n84_4),
    .ff_enable(ff_enable),
    .n21_4(n21_4),
    .audio_mclk_d(audio_mclk_d),
    .rhythm_en(rhythm_en),
    .cycle_d4(cycle_d4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .hh_tt_sel(hh_tt_sel),
    .rst_n(rst_n),
    .ic_n_negedge(ic_n_negedge),
    .cycle_00(cycle_00),
    .ro_ctrl(ro_ctrl),
    .m_nc_sel(m_nc_sel),
    .n86_4(n86_4),
    .cycle_12_3(cycle_12_3),
    .n158_6(n158_6),
    .cycle_12(cycle_12),
    .mcyccntr_hi_1_8(mcyccntr_hi_1_8),
    .inhibit_fdbk(inhibit_fdbk),
    .phisr(phisr[1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3:2])
);
  IKAOPLL_reg_0 u_REG (
    .clk_14m_d(clk_14m_d),
    .ff_memreq_15(ff_memreq_15),
    .w_cs1_n_9(w_cs1_n_9),
    .n660_5(n660_5),
    .n1827_7(n1827_7),
    .n86_4(n86_4),
    .cycle_12(cycle_12),
    .m_nc_sel(m_nc_sel),
    .cycle_d3_zz(cycle_d3_zz),
    .ic_n_negedge(ic_n_negedge),
    .ff_enable(ff_enable),
    .cycle_d4_zz(cycle_d4_zz),
    .rst_n(rst_n),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .phisr(phisr[1]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .bus_address(bus_address[0]),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .rhythm_en(rhythm_en),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .kon(kon),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .am(am),
    .pm(pm),
    .dc(dc),
    .dm(dm),
    .etyp_reg(etyp_reg[1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .test(test[3:0]),
    .tl(tl[5:0]),
    .mul(mul[3:0]),
    .sl(sl[3:0]),
    .fb(fb[2:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_6(mem_q[6]),
    .mem_q_7(mem_q[7]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_33(mem_q[33]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .fnum(fnum[7:0]),
    .fnum_15(fnum_0[8]),
    .block(block[2:0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_lfo_0 u_LFO (
    .clk_14m_d(clk_14m_d),
    .n1827_7(n1827_7),
    .cycle_d3_zz(cycle_d3_zz),
    .n86_4(n86_4),
    .rst_n(rst_n),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_00(cycle_00),
    .cycle_d4(cycle_d4),
    .mcyccntr_hi_1_8(mcyccntr_hi_1_8),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test_1(test[1]),
    .test_3(test[3]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .prescaler_co_5(prescaler_co_5),
    .pmval(pmval[2:0]),
    .amval(amval[3:0])
);
  IKAOPLL_pg_0 u_PG (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .pm(pm),
    .n660_5(n660_5),
    .prescaler_co_5(prescaler_co_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .rst_n(rst_n),
    .n158_6(n158_6),
    .rhythm_en(rhythm_en),
    .cycle_12_3(cycle_12_3),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_sel(hh_tt_sel),
    .fnum(fnum[7:0]),
    .block(block[2:0]),
    .mul(mul[3:0]),
    .fnum_16(fnum_0[8]),
    .pmval(pmval[2:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test(test[2:1]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .n426_6(n426_6),
    .op_phase(op_phase[9:0])
);
  IKAOPLL_eg_0 u_EG (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .n660_5(n660_5),
    .kon(kon),
    .n426_6(n426_6),
    .am(am),
    .rst_n(rst_n),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .cycle_00(cycle_00),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .m_nc_sel(m_nc_sel),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .kon_z(kon_z),
    .inst_latch_oe(inst_latch_oe),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_d4(cycle_d4),
    .mcyccntr_hi_1_8(mcyccntr_hi_1_8),
    .block(block[2:0]),
    .sl(sl[3:0]),
    .tl(tl[5:0]),
    .fnum(fnum[7:5]),
    .fnum_17(fnum_0[8]),
    .test_0(test[0]),
    .test_3(test[3]),
    .amval(amval[3:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_6(mem_q[6]),
    .mem_q_7(mem_q[7]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_33(mem_q[33]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .etyp_reg(etyp_reg[1:0]),
    .q_1(q_1[0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .q_0(q_0[0]),
    .q_2(q_2[0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .cyc18r_start_attack(cyc18r_start_attack),
    .op_attnlv_max(op_attnlv_max),
    .n1827_7(n1827_7),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .op_attnlv(op_attnlv[6:0])
);
  IKAOPLL_op_0 u_OP (
    .dm(dm),
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .op_attnlv_max(op_attnlv_max),
    .inhibit_fdbk(inhibit_fdbk),
    .dc(dc),
    .n392_4(n392_4),
    .hh_tt_sel(hh_tt_sel),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n426_6(n426_6),
    .fb(fb[2:0]),
    .op_phase(op_phase[9:0]),
    .op_attnlv(op_attnlv[6:0]),
    .dac_opdata_4_3(dac_opdata_4_3),
    .dac_opdata_4_4(dac_opdata_4_4),
    .dac_opdata_3_4(dac_opdata_3_4),
    .n525_4(n525_4),
    .dac_opdata_5_5(dac_opdata_5_5),
    .dac_opdata_4_5(dac_opdata_4_5),
    .dac_opdata_2_4(dac_opdata_2_4),
    .dac_opdata_2_5(dac_opdata_2_5),
    .dac_opdata_1_4(dac_opdata_1_4),
    .dac_opdata_0_4(dac_opdata_0_4),
    .n526_6(n526_6),
    .dac_opdata_3_8(dac_opdata_3_8),
    .cyc20r_fpwave_exponent(cyc20r_fpwave_exponent[2]),
    .dac_opdata(dac_opdata[5:0])
);
  IKAOPLL_dac_0 u_DAC (
    .clk_14m_d(clk_14m_d),
    .n86_4(n86_4),
    .ro_ctrl(ro_ctrl),
    .cycle_00(cycle_00),
    .dac_opdata_4_3(dac_opdata_4_3),
    .n525_4(n525_4),
    .n526_6(n526_6),
    .dac_opdata_4_4(dac_opdata_4_4),
    .dac_opdata_3_4(dac_opdata_3_4),
    .dac_opdata_3_8(dac_opdata_3_8),
    .n158_6(n158_6),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .dac_opdata_2_4(dac_opdata_2_4),
    .dac_opdata_2_5(dac_opdata_2_5),
    .dac_opdata_5_5(dac_opdata_5_5),
    .dac_opdata_1_4(dac_opdata_1_4),
    .dac_opdata_4_5(dac_opdata_4_5),
    .dac_opdata_0_4(dac_opdata_0_4),
    .dac_opdata(dac_opdata[5:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .cyc20r_fpwave_exponent(cyc20r_fpwave_exponent[2]),
    .n392_4(n392_4),
    .w_opll_out_r(w_opll_out_r[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_0 */
module dual_opll (
  bus_ioreq,
  bus_memreq,
  bus_write,
  clk_14m_d,
  ff_enable,
  ff_memreq_15,
  w_bus_ssg_ready1,
  audio_mclk_d,
  bus_address,
  bus_wdata,
  w_opll_out_l,
  w_opll_out_r
)
;
input bus_ioreq;
input bus_memreq;
input bus_write;
input clk_14m_d;
input ff_enable;
input ff_memreq_15;
input w_bus_ssg_ready1;
input audio_mclk_d;
input [15:0] bus_address;
input [7:0] bus_wdata;
output [15:0] w_opll_out_l;
output [15:0] w_opll_out_r;
wire w_cs0_n_9;
wire w_cs1_n_9;
wire w_cs0_n_10;
wire w_cs0_n_11;
wire w_cs0_n_12;
wire w_cs0_n_13;
wire w_cs0_n_14;
wire n59_6;
wire n21_4;
wire n38_4;
wire n84_4;
wire n34_6;
wire n660_5;
wire rst_n;
wire ic_n_negedge;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
wire [1:1] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
wire [3:2] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire VCC;
wire GND;
  LUT3 w_cs0_n_s4 (
    .F(w_cs0_n_9),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(w_cs0_n_10) 
);
defparam w_cs0_n_s4.INIT=8'hBF;
  LUT3 w_cs1_n_s4 (
    .F(w_cs1_n_9),
    .I0(bus_address[2]),
    .I1(bus_address[1]),
    .I2(w_cs0_n_10) 
);
defparam w_cs1_n_s4.INIT=8'hBF;
  LUT4 w_cs0_n_s5 (
    .F(w_cs0_n_10),
    .I0(w_cs0_n_11),
    .I1(bus_address[5]),
    .I2(bus_address[6]),
    .I3(bus_address[4]) 
);
defparam w_cs0_n_s5.INIT=16'h4000;
  LUT4 w_cs0_n_s6 (
    .F(w_cs0_n_11),
    .I0(bus_ioreq),
    .I1(w_cs0_n_12),
    .I2(bus_address[7]),
    .I3(bus_address[3]) 
);
defparam w_cs0_n_s6.INIT=16'hF53F;
  LUT4 w_cs0_n_s7 (
    .F(w_cs0_n_12),
    .I0(bus_memreq),
    .I1(bus_address[8]),
    .I2(w_cs0_n_13),
    .I3(w_cs0_n_14) 
);
defparam w_cs0_n_s7.INIT=16'h8000;
  LUT4 w_cs0_n_s8 (
    .F(w_cs0_n_13),
    .I0(bus_address[9]),
    .I1(bus_address[10]),
    .I2(bus_address[13]),
    .I3(bus_address[14]) 
);
defparam w_cs0_n_s8.INIT=16'h8000;
  LUT3 w_cs0_n_s9 (
    .F(w_cs0_n_14),
    .I0(bus_address[15]),
    .I1(bus_address[12]),
    .I2(bus_address[11]) 
);
defparam w_cs0_n_s9.INIT=8'h40;
  INV n59_s2 (
    .O(n59_6),
    .I(bus_write) 
);
  IKAOPLL u_ikaopll0 (
    .clk_14m_d(clk_14m_d),
    .rst_n(rst_n),
    .ff_enable(ff_enable),
    .ic_n_negedge(ic_n_negedge),
    .ff_memreq_15(ff_memreq_15),
    .w_cs0_n_9(w_cs0_n_9),
    .n59_6(n59_6),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3:2]),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address(bus_address[0]),
    .n21_4(n21_4),
    .n38_4(n38_4),
    .n84_4(n84_4),
    .n34_6(n34_6),
    .n660_5(n660_5),
    .\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .w_opll_out_l(w_opll_out_l[15:0])
);
  IKAOPLL_0 u_ikaopll1 (
    .clk_14m_d(clk_14m_d),
    .n34_6(n34_6),
    .n38_4(n38_4),
    .n84_4(n84_4),
    .ff_enable(ff_enable),
    .n21_4(n21_4),
    .audio_mclk_d(audio_mclk_d),
    .ff_memreq_15(ff_memreq_15),
    .w_cs1_n_9(w_cs1_n_9),
    .n660_5(n660_5),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] (\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7:0]),
    .\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain (\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .bus_address(bus_address[0]),
    .rst_n(rst_n),
    .ic_n_negedge(ic_n_negedge),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3:2]),
    .w_opll_out_r(w_opll_out_r[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_opll */
module ssg_core (
  n18_5,
  clk_14m_d,
  n40_5,
  ff_enable,
  n19_7,
  n20_7,
  n21_5,
  n784_3,
  ff_ssg_mixer_3_8,
  n2198_6,
  bus_write,
  n20_9,
  w_bus_ssg_ready1,
  bus_ioreq,
  bus_wdata,
  bus_address_0,
  bus_address_1,
  bus_address_4,
  n1899_6,
  n1899_7,
  n1843_5,
  n1941_5,
  n1993_5,
  n1899_8,
  n1867_7,
  n1883_7,
  n138_6,
  n1977_7,
  n1931_9,
  n1859_9,
  n1961_7,
  n1919_7,
  n1399_11,
  ff_ssg_state,
  ff_ssg_register_ptr,
  w_ssg_out_l
)
;
input n18_5;
input clk_14m_d;
input n40_5;
input ff_enable;
input n19_7;
input n20_7;
input n21_5;
input n784_3;
input ff_ssg_mixer_3_8;
input n2198_6;
input bus_write;
input n20_9;
input w_bus_ssg_ready1;
input bus_ioreq;
input [7:0] bus_wdata;
input bus_address_0;
input bus_address_1;
input bus_address_4;
output n1899_6;
output n1899_7;
output n1843_5;
output n1941_5;
output n1993_5;
output n1899_8;
output n1867_7;
output n1883_7;
output n138_6;
output n1977_7;
output n1931_9;
output n1859_9;
output n1961_7;
output n1919_7;
output n1399_11;
output [4:0] ff_ssg_state;
output [4:0] ff_ssg_register_ptr;
output [11:0] w_ssg_out_l;
wire w_out_level_7_39;
wire w_out_level_7_40;
wire w_out_level_6_39;
wire w_out_level_6_40;
wire w_out_level_5_39;
wire w_out_level_5_40;
wire w_out_level_4_39;
wire w_out_level_4_40;
wire w_out_level_3_39;
wire w_out_level_3_40;
wire w_out_level_2_39;
wire w_out_level_2_40;
wire w_out_level_1_39;
wire w_out_level_1_40;
wire w_out_level_0_39;
wire w_out_level_0_40;
wire n1891_4;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n770_3;
wire n771_3;
wire n772_3;
wire n773_3;
wire n774_3;
wire n775_3;
wire n776_3;
wire n777_3;
wire n778_3;
wire n779_3;
wire n780_3;
wire n781_3;
wire n872_3;
wire n873_3;
wire n874_3;
wire n875_3;
wire n876_3;
wire n877_3;
wire n878_3;
wire n879_3;
wire n880_3;
wire n881_3;
wire n882_3;
wire n883_3;
wire n960_3;
wire n961_3;
wire n962_3;
wire n963_3;
wire n1113_3;
wire n1114_3;
wire n1115_3;
wire n1116_3;
wire n1117_3;
wire n1118_3;
wire n1119_3;
wire n1120_3;
wire n1121_3;
wire n1122_3;
wire n1123_3;
wire n1124_3;
wire n1125_3;
wire n1126_3;
wire n1127_3;
wire n1128_3;
wire n1843_4;
wire n1909_4;
wire n1941_4;
wire n1951_4;
wire ff_ssg_ch_a_counter_11_6;
wire ff_ssg_ch_b_counter_11_6;
wire ff_ssg_ch_c_counter_11_6;
wire ff_ssg_noise_counter_4_6;
wire ff_ssg_envelope_counter_15_6;
wire ff_ssg_envelope_ptr_5_6;
wire n1279_7;
wire n1278_7;
wire n1277_7;
wire n1276_7;
wire n1275_7;
wire n1213_6;
wire n1210_6;
wire n992_6;
wire n1899_5;
wire n2002_4;
wire n668_4;
wire n668_5;
wire n669_4;
wire n669_5;
wire n670_4;
wire n671_4;
wire n671_5;
wire n672_4;
wire n673_4;
wire n673_5;
wire n674_4;
wire n674_5;
wire n675_4;
wire n676_4;
wire n676_5;
wire n677_4;
wire n678_4;
wire n2003_4;
wire n770_4;
wire n770_5;
wire n771_4;
wire n771_5;
wire n772_4;
wire n773_4;
wire n773_5;
wire n774_4;
wire n775_4;
wire n775_5;
wire n776_4;
wire n776_5;
wire n777_4;
wire n778_4;
wire n778_5;
wire n779_4;
wire n780_4;
wire n2004_4;
wire n872_4;
wire n872_5;
wire n873_4;
wire n873_5;
wire n874_4;
wire n875_4;
wire n875_5;
wire n876_4;
wire n877_4;
wire n877_5;
wire n878_4;
wire n878_5;
wire n879_4;
wire n880_4;
wire n880_5;
wire n881_4;
wire n882_4;
wire n2005_4;
wire n960_4;
wire n960_5;
wire n961_4;
wire n961_5;
wire n962_4;
wire n963_4;
wire n1113_4;
wire n1113_5;
wire n1113_6;
wire n1114_4;
wire n1114_5;
wire n1115_4;
wire n1115_5;
wire n1116_4;
wire n1116_5;
wire n1117_4;
wire n1117_5;
wire n1118_4;
wire n1118_5;
wire n1119_4;
wire n1119_5;
wire n1120_4;
wire n1120_5;
wire n1121_4;
wire n1121_5;
wire n1122_4;
wire n1122_5;
wire n1123_4;
wire n1123_5;
wire n1124_4;
wire n1124_5;
wire n1125_4;
wire n1125_5;
wire n1126_4;
wire n1126_5;
wire n1127_4;
wire ff_ssg_envelope_ptr_5_7;
wire w_out_level_9_11;
wire w_out_level_9_12;
wire w_ssg_ch_level_0_8;
wire w_ssg_ch_level_0_9;
wire w_ssg_ch_level_1_8;
wire w_ssg_ch_level_3_8;
wire n1279_8;
wire n1215_8;
wire n1212_7;
wire n1211_7;
wire n992_7;
wire n668_6;
wire n670_5;
wire n673_6;
wire n770_6;
wire n772_5;
wire n775_6;
wire n872_6;
wire n874_5;
wire n877_6;
wire n1114_6;
wire n1116_6;
wire n1119_6;
wire n1122_6;
wire w_out_level_9_13;
wire w_out_level_9_14;
wire w_ssg_ch_level_0_10;
wire w_ssg_ch_level_0_11;
wire w_ssg_ch_level_0_12;
wire w_ssg_ch_level_0_13;
wire w_ssg_ch_level_1_9;
wire w_ssg_ch_level_3_9;
wire n992_8;
wire n992_9;
wire n992_10;
wire n992_11;
wire w_out_level_9_15;
wire w_out_level_9_16;
wire w_ssg_ch_level_0_14;
wire w_ssg_ch_level_0_15;
wire ff_ssg_noise_counter_4_9;
wire n964_5;
wire n2005_6;
wire n138_8;
wire n1899_10;
wire n1211_9;
wire n1212_9;
wire n1214_8;
wire n1215_10;
wire n1993_7;
wire n1977_9;
wire n1961_9;
wire n1931_11;
wire n1919_9;
wire n1859_11;
wire n1867_9;
wire n1883_9;
wire n1400_8;
wire n1401_8;
wire n1402_8;
wire n1403_8;
wire n1404_8;
wire n1405_8;
wire n1406_8;
wire n735_7;
wire n837_7;
wire n939_7;
wire n1399_10;
wire ff_hold;
wire ff_alternate;
wire ff_attack;
wire ff_continue;
wire ff_ssg_envelope_req;
wire ff_ssg_noise;
wire ff_ssg_envelope_ack;
wire ff_ssg_ch_a_tone_wave;
wire ff_ssg_ch_b_tone_wave;
wire ff_ssg_ch_c_tone_wave;
wire n1398_1;
wire n1398_2;
wire n1397_1;
wire n1397_2;
wire n1396_1;
wire n1396_2;
wire n1395_1;
wire n1395_2;
wire n1394_1;
wire n1394_2;
wire n1393_1;
wire n1393_2;
wire n1392_1;
wire n1392_2;
wire n1391_1;
wire n1391_2;
wire n1390_1;
wire n1390_2;
wire n1389_1;
wire n1389_2;
wire n1388_1;
wire n1388_2;
wire n459_5;
wire n18_7;
wire [9:0] w_out_level;
wire [4:0] w_ssg_ch_level;
wire [11:0] ff_ssg_ch_a_frequency;
wire [11:0] ff_ssg_ch_b_frequency;
wire [11:0] ff_ssg_ch_c_frequency;
wire [4:0] ff_ssg_noise_frequency;
wire [5:0] ff_ssg_ch_select;
wire [4:0] ff_ssg_ch_a_volume;
wire [4:0] ff_ssg_ch_b_volume;
wire [4:0] ff_ssg_ch_c_volume;
wire [15:0] ff_ssg_envelope_frequency;
wire [11:0] ff_ssg_ch_a_counter;
wire [11:0] ff_ssg_ch_b_counter;
wire [11:0] ff_ssg_ch_c_counter;
wire [4:0] ff_ssg_noise_counter;
wire [17:0] ff_ssg_noise_generator;
wire [15:0] ff_ssg_envelope_counter;
wire [5:0] ff_ssg_envelope_ptr;
wire [4:0] ff_ssg_envelope_volume;
wire [11:0] ff_ssg_mixer;
wire VCC;
wire GND;
  LUT4 w_out_level_8_s16 (
    .F(w_out_level[8]),
    .I0(w_ssg_ch_level[1]),
    .I1(w_ssg_ch_level[2]),
    .I2(w_ssg_ch_level[3]),
    .I3(w_ssg_ch_level[4]) 
);
defparam w_out_level_8_s16.INIT=16'hB000;
  LUT4 w_out_level_7_s36 (
    .F(w_out_level_7_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s36.INIT=16'h0000;
  LUT4 w_out_level_7_s37 (
    .F(w_out_level_7_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s37.INIT=16'hACF0;
  LUT4 w_out_level_6_s36 (
    .F(w_out_level_6_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s36.INIT=16'h0000;
  LUT4 w_out_level_6_s37 (
    .F(w_out_level_6_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s37.INIT=16'hFACF;
  LUT4 w_out_level_5_s36 (
    .F(w_out_level_5_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s36.INIT=16'hF000;
  LUT4 w_out_level_5_s37 (
    .F(w_out_level_5_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s37.INIT=16'h9FAC;
  LUT4 w_out_level_4_s36 (
    .F(w_out_level_4_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s36.INIT=16'hCF00;
  LUT4 w_out_level_4_s37 (
    .F(w_out_level_4_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s37.INIT=16'hE9FA;
  LUT4 w_out_level_3_s36 (
    .F(w_out_level_3_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s36.INIT=16'hACF0;
  LUT4 w_out_level_3_s37 (
    .F(w_out_level_3_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s37.INIT=16'hCE9F;
  LUT4 w_out_level_2_s36 (
    .F(w_out_level_2_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s36.INIT=16'hFAC8;
  LUT4 w_out_level_2_s37 (
    .F(w_out_level_2_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s37.INIT=16'hCCE9;
  LUT4 w_out_level_1_s36 (
    .F(w_out_level_1_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s36.INIT=16'h9FAC;
  LUT4 w_out_level_1_s37 (
    .F(w_out_level_1_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s37.INIT=16'hACCE;
  LUT4 w_out_level_0_s36 (
    .F(w_out_level_0_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s36.INIT=16'hE9F0;
  LUT4 w_out_level_0_s37 (
    .F(w_out_level_0_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s37.INIT=16'hAACC;
  LUT4 n1891_s1 (
    .F(n1891_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n1899_5),
    .I3(n1899_7) 
);
defparam n1891_s1.INIT=16'h4000;
  LUT4 n668_s0 (
    .F(n668_3),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n668_4),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n668_5) 
);
defparam n668_s0.INIT=16'h06F0;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(n669_4),
    .I1(ff_ssg_ch_a_counter[9]),
    .I2(n669_5),
    .I3(ff_ssg_ch_a_counter[10]) 
);
defparam n669_s0.INIT=16'hCF10;
  LUT4 n670_s0 (
    .F(n670_3),
    .I0(n670_4),
    .I1(n2002_4),
    .I2(n669_5),
    .I3(ff_ssg_ch_a_counter[9]) 
);
defparam n670_s0.INIT=16'h0BB0;
  LUT4 n671_s0 (
    .F(n671_3),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(n671_4),
    .I2(n671_5),
    .I3(ff_ssg_ch_a_counter[8]) 
);
defparam n671_s0.INIT=16'h0B04;
  LUT4 n672_s0 (
    .F(n672_3),
    .I0(n672_4),
    .I1(n2002_4),
    .I2(n671_4),
    .I3(ff_ssg_ch_a_counter[7]) 
);
defparam n672_s0.INIT=16'h0BB0;
  LUT4 n673_s0 (
    .F(n673_3),
    .I0(n2002_4),
    .I1(n673_4),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n673_5) 
);
defparam n673_s0.INIT=16'h007D;
  LUT4 n674_s0 (
    .F(n674_3),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(n674_4),
    .I2(n674_5),
    .I3(ff_ssg_ch_a_counter[5]) 
);
defparam n674_s0.INIT=16'h0B04;
  LUT4 n675_s0 (
    .F(n675_3),
    .I0(n675_4),
    .I1(n2002_4),
    .I2(n674_4),
    .I3(ff_ssg_ch_a_counter[4]) 
);
defparam n675_s0.INIT=16'h0BB0;
  LUT4 n676_s0 (
    .F(n676_3),
    .I0(n2002_4),
    .I1(n676_4),
    .I2(ff_ssg_ch_a_frequency[3]),
    .I3(n676_5) 
);
defparam n676_s0.INIT=16'h007D;
  LUT4 n677_s0 (
    .F(n677_3),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(n677_4),
    .I3(ff_ssg_ch_a_counter[2]) 
);
defparam n677_s0.INIT=16'h0E01;
  LUT4 n678_s0 (
    .F(n678_3),
    .I0(n678_4),
    .I1(n2002_4),
    .I2(ff_ssg_ch_a_counter[0]),
    .I3(ff_ssg_ch_a_counter[1]) 
);
defparam n678_s0.INIT=16'h7007;
  LUT3 n679_s0 (
    .F(n679_3),
    .I0(n2002_4),
    .I1(ff_ssg_ch_a_frequency[0]),
    .I2(ff_ssg_ch_a_counter[0]) 
);
defparam n679_s0.INIT=8'h07;
  LUT4 n770_s0 (
    .F(n770_3),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n770_4),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n770_5) 
);
defparam n770_s0.INIT=16'h06F0;
  LUT4 n771_s0 (
    .F(n771_3),
    .I0(n771_4),
    .I1(ff_ssg_ch_b_counter[9]),
    .I2(n771_5),
    .I3(ff_ssg_ch_b_counter[10]) 
);
defparam n771_s0.INIT=16'hCF10;
  LUT4 n772_s0 (
    .F(n772_3),
    .I0(n772_4),
    .I1(n2003_4),
    .I2(n771_5),
    .I3(ff_ssg_ch_b_counter[9]) 
);
defparam n772_s0.INIT=16'h0BB0;
  LUT4 n773_s0 (
    .F(n773_3),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(n773_4),
    .I2(n773_5),
    .I3(ff_ssg_ch_b_counter[8]) 
);
defparam n773_s0.INIT=16'h0B04;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(n774_4),
    .I1(n2003_4),
    .I2(n773_4),
    .I3(ff_ssg_ch_b_counter[7]) 
);
defparam n774_s0.INIT=16'h0BB0;
  LUT4 n775_s0 (
    .F(n775_3),
    .I0(n2003_4),
    .I1(n775_4),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n775_5) 
);
defparam n775_s0.INIT=16'h007D;
  LUT4 n776_s0 (
    .F(n776_3),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(n776_4),
    .I2(n776_5),
    .I3(ff_ssg_ch_b_counter[5]) 
);
defparam n776_s0.INIT=16'h0B04;
  LUT4 n777_s0 (
    .F(n777_3),
    .I0(n777_4),
    .I1(n2003_4),
    .I2(n776_4),
    .I3(ff_ssg_ch_b_counter[4]) 
);
defparam n777_s0.INIT=16'h0BB0;
  LUT4 n778_s0 (
    .F(n778_3),
    .I0(n2003_4),
    .I1(n778_4),
    .I2(ff_ssg_ch_b_frequency[3]),
    .I3(n778_5) 
);
defparam n778_s0.INIT=16'h007D;
  LUT4 n779_s0 (
    .F(n779_3),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(n779_4),
    .I3(ff_ssg_ch_b_counter[2]) 
);
defparam n779_s0.INIT=16'h0E01;
  LUT4 n780_s0 (
    .F(n780_3),
    .I0(n780_4),
    .I1(n2003_4),
    .I2(ff_ssg_ch_b_counter[0]),
    .I3(ff_ssg_ch_b_counter[1]) 
);
defparam n780_s0.INIT=16'h7007;
  LUT3 n781_s0 (
    .F(n781_3),
    .I0(n2003_4),
    .I1(ff_ssg_ch_b_frequency[0]),
    .I2(ff_ssg_ch_b_counter[0]) 
);
defparam n781_s0.INIT=8'h07;
  LUT4 n872_s0 (
    .F(n872_3),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n872_4),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n872_5) 
);
defparam n872_s0.INIT=16'h06F0;
  LUT4 n873_s0 (
    .F(n873_3),
    .I0(n873_4),
    .I1(ff_ssg_ch_c_counter[9]),
    .I2(n873_5),
    .I3(ff_ssg_ch_c_counter[10]) 
);
defparam n873_s0.INIT=16'hCF10;
  LUT4 n874_s0 (
    .F(n874_3),
    .I0(n874_4),
    .I1(n2004_4),
    .I2(n873_5),
    .I3(ff_ssg_ch_c_counter[9]) 
);
defparam n874_s0.INIT=16'h0BB0;
  LUT4 n875_s0 (
    .F(n875_3),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(n875_4),
    .I2(n875_5),
    .I3(ff_ssg_ch_c_counter[8]) 
);
defparam n875_s0.INIT=16'h0B04;
  LUT4 n876_s0 (
    .F(n876_3),
    .I0(n876_4),
    .I1(n2004_4),
    .I2(n875_4),
    .I3(ff_ssg_ch_c_counter[7]) 
);
defparam n876_s0.INIT=16'h0BB0;
  LUT4 n877_s0 (
    .F(n877_3),
    .I0(n2004_4),
    .I1(n877_4),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n877_5) 
);
defparam n877_s0.INIT=16'h007D;
  LUT4 n878_s0 (
    .F(n878_3),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(n878_4),
    .I2(n878_5),
    .I3(ff_ssg_ch_c_counter[5]) 
);
defparam n878_s0.INIT=16'h0B04;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n879_4),
    .I1(n2004_4),
    .I2(n878_4),
    .I3(ff_ssg_ch_c_counter[4]) 
);
defparam n879_s0.INIT=16'h0BB0;
  LUT4 n880_s0 (
    .F(n880_3),
    .I0(n2004_4),
    .I1(n880_4),
    .I2(ff_ssg_ch_c_frequency[3]),
    .I3(n880_5) 
);
defparam n880_s0.INIT=16'h007D;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(n881_4),
    .I3(ff_ssg_ch_c_counter[2]) 
);
defparam n881_s0.INIT=16'h0E01;
  LUT4 n882_s0 (
    .F(n882_3),
    .I0(n882_4),
    .I1(n2004_4),
    .I2(ff_ssg_ch_c_counter[0]),
    .I3(ff_ssg_ch_c_counter[1]) 
);
defparam n882_s0.INIT=16'h7007;
  LUT3 n883_s0 (
    .F(n883_3),
    .I0(n2004_4),
    .I1(ff_ssg_ch_c_frequency[0]),
    .I2(ff_ssg_ch_c_counter[0]) 
);
defparam n883_s0.INIT=8'h07;
  LUT4 n960_s0 (
    .F(n960_3),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n960_4),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n960_5) 
);
defparam n960_s0.INIT=16'h06F0;
  LUT4 n961_s0 (
    .F(n961_3),
    .I0(n961_4),
    .I1(ff_ssg_noise_counter[4]),
    .I2(ff_ssg_noise_counter[3]),
    .I3(n961_5) 
);
defparam n961_s0.INIT=16'h0DF0;
  LUT4 n962_s0 (
    .F(n962_3),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(n962_4),
    .I3(ff_ssg_noise_counter[2]) 
);
defparam n962_s0.INIT=16'h0E01;
  LUT4 n963_s0 (
    .F(n963_3),
    .I0(n963_4),
    .I1(n2005_4),
    .I2(ff_ssg_noise_counter[0]),
    .I3(ff_ssg_noise_counter[1]) 
);
defparam n963_s0.INIT=16'h7007;
  LUT4 n1113_s0 (
    .F(n1113_3),
    .I0(n1113_4),
    .I1(n1113_5),
    .I2(ff_ssg_envelope_frequency[15]),
    .I3(n1113_6) 
);
defparam n1113_s0.INIT=16'hABBA;
  LUT4 n1114_s0 (
    .F(n1114_3),
    .I0(n1114_4),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1114_5),
    .I3(n1113_5) 
);
defparam n1114_s0.INIT=16'h3CAA;
  LUT4 n1115_s0 (
    .F(n1115_3),
    .I0(n1115_4),
    .I1(ff_ssg_envelope_frequency[13]),
    .I2(n1115_5),
    .I3(n1113_5) 
);
defparam n1115_s0.INIT=16'hAA3C;
  LUT4 n1116_s0 (
    .F(n1116_3),
    .I0(n1116_4),
    .I1(n1116_5),
    .I2(ff_ssg_envelope_counter[12]),
    .I3(n1113_5) 
);
defparam n1116_s0.INIT=16'h3C55;
  LUT4 n1117_s0 (
    .F(n1117_3),
    .I0(n1117_4),
    .I1(n1117_5),
    .I2(ff_ssg_envelope_counter[11]),
    .I3(n1113_5) 
);
defparam n1117_s0.INIT=16'h3C55;
  LUT4 n1118_s0 (
    .F(n1118_3),
    .I0(n1118_4),
    .I1(ff_ssg_envelope_frequency[10]),
    .I2(n1118_5),
    .I3(n1113_5) 
);
defparam n1118_s0.INIT=16'hAA3C;
  LUT4 n1119_s0 (
    .F(n1119_3),
    .I0(n1119_4),
    .I1(n1119_5),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1113_5) 
);
defparam n1119_s0.INIT=16'h3C55;
  LUT4 n1120_s0 (
    .F(n1120_3),
    .I0(n1120_4),
    .I1(n1120_5),
    .I2(ff_ssg_envelope_counter[8]),
    .I3(n1113_5) 
);
defparam n1120_s0.INIT=16'h3C55;
  LUT4 n1121_s0 (
    .F(n1121_3),
    .I0(n1121_4),
    .I1(ff_ssg_envelope_frequency[7]),
    .I2(n1121_5),
    .I3(n1113_5) 
);
defparam n1121_s0.INIT=16'hAA3C;
  LUT4 n1122_s0 (
    .F(n1122_3),
    .I0(n1122_4),
    .I1(n1122_5),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1113_5) 
);
defparam n1122_s0.INIT=16'h3C55;
  LUT4 n1123_s0 (
    .F(n1123_3),
    .I0(n1123_4),
    .I1(n1123_5),
    .I2(ff_ssg_envelope_counter[5]),
    .I3(n1113_5) 
);
defparam n1123_s0.INIT=16'h3C55;
  LUT4 n1124_s0 (
    .F(n1124_3),
    .I0(n1124_4),
    .I1(ff_ssg_envelope_frequency[4]),
    .I2(n1124_5),
    .I3(n1113_5) 
);
defparam n1124_s0.INIT=16'hAA3C;
  LUT4 n1125_s0 (
    .F(n1125_3),
    .I0(n1125_4),
    .I1(n1125_5),
    .I2(ff_ssg_envelope_counter[3]),
    .I3(n1113_5) 
);
defparam n1125_s0.INIT=16'h3C55;
  LUT4 n1126_s0 (
    .F(n1126_3),
    .I0(n1126_4),
    .I1(n1126_5),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(n1113_5) 
);
defparam n1126_s0.INIT=16'h3C55;
  LUT4 n1127_s0 (
    .F(n1127_3),
    .I0(n1127_4),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_envelope_frequency[1]),
    .I3(n1113_5) 
);
defparam n1127_s0.INIT=16'h55C3;
  LUT3 n1128_s0 (
    .F(n1128_3),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_counter[0]),
    .I2(n1113_5) 
);
defparam n1128_s0.INIT=8'h35;
  LUT4 n1843_s1 (
    .F(n1843_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n1899_5),
    .I3(n1843_5) 
);
defparam n1843_s1.INIT=16'h4000;
  LUT4 n1909_s1 (
    .F(n1909_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n1899_5),
    .I3(n1899_7) 
);
defparam n1909_s1.INIT=16'h4000;
  LUT4 n1941_s1 (
    .F(n1941_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n1899_5),
    .I3(n1941_5) 
);
defparam n1941_s1.INIT=16'h4000;
  LUT4 n1951_s1 (
    .F(n1951_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n1899_5),
    .I3(n1941_5) 
);
defparam n1951_s1.INIT=16'h4000;
  LUT4 ff_ssg_ch_a_counter_11_s2 (
    .F(ff_ssg_ch_a_counter_11_6),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n2002_4),
    .I2(n668_4),
    .I3(n784_3) 
);
defparam ff_ssg_ch_a_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_b_counter_11_s2 (
    .F(ff_ssg_ch_b_counter_11_6),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n2003_4),
    .I2(n770_4),
    .I3(n784_3) 
);
defparam ff_ssg_ch_b_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_c_counter_11_s2 (
    .F(ff_ssg_ch_c_counter_11_6),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n2004_4),
    .I2(n872_4),
    .I3(n784_3) 
);
defparam ff_ssg_ch_c_counter_11_s2.INIT=16'hBF00;
  LUT3 ff_ssg_noise_counter_4_s2 (
    .F(ff_ssg_noise_counter_4_6),
    .I0(ff_ssg_noise_counter_4_9),
    .I1(ff_ssg_state[4]),
    .I2(n784_3) 
);
defparam ff_ssg_noise_counter_4_s2.INIT=8'h10;
  LUT4 ff_ssg_envelope_counter_15_s2 (
    .F(ff_ssg_envelope_counter_15_6),
    .I0(ff_ssg_envelope_frequency[15]),
    .I1(n1113_5),
    .I2(n1113_6),
    .I3(n784_3) 
);
defparam ff_ssg_envelope_counter_15_s2.INIT=16'hEF00;
  LUT3 ff_ssg_envelope_ptr_5_s2 (
    .F(ff_ssg_envelope_ptr_5_6),
    .I0(ff_ssg_envelope_ptr_5_7),
    .I1(n1113_5),
    .I2(n784_3) 
);
defparam ff_ssg_envelope_ptr_5_s2.INIT=8'h10;
  LUT3 w_out_level_9_s3 (
    .F(w_out_level[9]),
    .I0(w_out_level_9_11),
    .I1(w_out_level_9_12),
    .I2(w_ssg_ch_level[3]) 
);
defparam w_out_level_9_s3.INIT=8'h10;
  LUT3 w_ssg_ch_level_0_s2 (
    .F(w_ssg_ch_level[0]),
    .I0(w_ssg_ch_level_0_8),
    .I1(ff_ssg_envelope_volume[0]),
    .I2(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_0_s2.INIT=8'hE0;
  LUT4 w_ssg_ch_level_1_s2 (
    .F(w_ssg_ch_level[1]),
    .I0(w_ssg_ch_level_1_8),
    .I1(ff_ssg_envelope_volume[1]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_1_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_3_s2 (
    .F(w_ssg_ch_level[3]),
    .I0(w_ssg_ch_level_3_8),
    .I1(ff_ssg_envelope_volume[3]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_3_s2.INIT=16'h5C00;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[0]),
    .I3(n1279_8) 
);
defparam n1279_s2.INIT=16'hE00E;
  LUT4 n1278_s2 (
    .F(n1278_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(n1279_8) 
);
defparam n1278_s2.INIT=16'hE00E;
  LUT4 n1277_s2 (
    .F(n1277_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[2]),
    .I3(n1279_8) 
);
defparam n1277_s2.INIT=16'hE00E;
  LUT4 n1276_s2 (
    .F(n1276_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1279_8) 
);
defparam n1276_s2.INIT=16'hE00E;
  LUT4 n1275_s2 (
    .F(n1275_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1279_8) 
);
defparam n1275_s2.INIT=16'hE00E;
  LUT4 n1213_s1 (
    .F(n1213_6),
    .I0(ff_ssg_envelope_ptr[1]),
    .I1(ff_ssg_envelope_ptr[0]),
    .I2(n1215_8),
    .I3(ff_ssg_envelope_ptr[2]) 
);
defparam n1213_s1.INIT=16'hEF1F;
  LUT4 n1210_s1 (
    .F(n1210_6),
    .I0(ff_ssg_envelope_ptr[4]),
    .I1(n1211_7),
    .I2(n1215_8),
    .I3(ff_ssg_envelope_ptr[5]) 
);
defparam n1210_s1.INIT=16'hBF4F;
  LUT3 n992_s1 (
    .F(n992_6),
    .I0(n992_7),
    .I1(ff_ssg_noise_generator[16]),
    .I2(ff_ssg_noise_generator[13]) 
);
defparam n992_s1.INIT=8'h3E;
  LUT2 n1899_s2 (
    .F(n1899_5),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8) 
);
defparam n1899_s2.INIT=4'h4;
  LUT2 n1899_s3 (
    .F(n1899_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]) 
);
defparam n1899_s3.INIT=4'h1;
  LUT2 n1899_s4 (
    .F(n1899_7),
    .I0(ff_ssg_register_ptr[3]),
    .I1(ff_ssg_register_ptr[2]) 
);
defparam n1899_s4.INIT=4'h4;
  LUT4 n2002_s1 (
    .F(n2002_4),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n669_5) 
);
defparam n2002_s1.INIT=16'h0100;
  LUT2 n668_s1 (
    .F(n668_4),
    .I0(ff_ssg_ch_a_frequency[10]),
    .I1(n668_6) 
);
defparam n668_s1.INIT=4'h4;
  LUT3 n668_s2 (
    .F(n668_5),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(n669_5) 
);
defparam n668_s2.INIT=8'h10;
  LUT3 n669_s1 (
    .F(n669_4),
    .I0(ff_ssg_ch_a_counter[11]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(n668_6) 
);
defparam n669_s1.INIT=8'h41;
  LUT3 n669_s2 (
    .F(n669_5),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(ff_ssg_ch_a_counter[8]),
    .I2(n671_4) 
);
defparam n669_s2.INIT=8'h10;
  LUT4 n670_s1 (
    .F(n670_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(n670_5),
    .I3(ff_ssg_ch_a_frequency[9]) 
);
defparam n670_s1.INIT=16'hEF10;
  LUT4 n671_s1 (
    .F(n671_4),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(ff_ssg_ch_a_counter[6]),
    .I3(n674_4) 
);
defparam n671_s1.INIT=16'h0100;
  LUT4 n671_s2 (
    .F(n671_5),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n670_5),
    .I2(ff_ssg_ch_a_frequency[8]),
    .I3(n2002_4) 
);
defparam n671_s2.INIT=16'h4B00;
  LUT2 n672_s1 (
    .F(n672_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n670_5) 
);
defparam n672_s1.INIT=4'h6;
  LUT3 n673_s1 (
    .F(n673_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(n673_6) 
);
defparam n673_s1.INIT=8'h10;
  LUT4 n673_s2 (
    .F(n673_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(n674_4),
    .I3(ff_ssg_ch_a_counter[6]) 
);
defparam n673_s2.INIT=16'h10EF;
  LUT4 n674_s1 (
    .F(n674_4),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n674_s1.INIT=16'h0001;
  LUT4 n674_s2 (
    .F(n674_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n673_6),
    .I2(ff_ssg_ch_a_frequency[5]),
    .I3(n2002_4) 
);
defparam n674_s2.INIT=16'h4B00;
  LUT2 n675_s1 (
    .F(n675_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n673_6) 
);
defparam n675_s1.INIT=4'h6;
  LUT3 n676_s1 (
    .F(n676_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]) 
);
defparam n676_s1.INIT=8'h01;
  LUT4 n676_s2 (
    .F(n676_5),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n676_s2.INIT=16'h01FE;
  LUT4 n677_s1 (
    .F(n677_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(n2002_4) 
);
defparam n677_s1.INIT=16'h1E00;
  LUT2 n678_s1 (
    .F(n678_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]) 
);
defparam n678_s1.INIT=4'h6;
  LUT4 n2003_s1 (
    .F(n2003_4),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n771_5) 
);
defparam n2003_s1.INIT=16'h0100;
  LUT2 n770_s1 (
    .F(n770_4),
    .I0(ff_ssg_ch_b_frequency[10]),
    .I1(n770_6) 
);
defparam n770_s1.INIT=4'h4;
  LUT3 n770_s2 (
    .F(n770_5),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(n771_5) 
);
defparam n770_s2.INIT=8'h10;
  LUT3 n771_s1 (
    .F(n771_4),
    .I0(ff_ssg_ch_b_counter[11]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(n770_6) 
);
defparam n771_s1.INIT=8'h41;
  LUT3 n771_s2 (
    .F(n771_5),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(ff_ssg_ch_b_counter[8]),
    .I2(n773_4) 
);
defparam n771_s2.INIT=8'h10;
  LUT4 n772_s1 (
    .F(n772_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(n772_5),
    .I3(ff_ssg_ch_b_frequency[9]) 
);
defparam n772_s1.INIT=16'hEF10;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(ff_ssg_ch_b_counter[6]),
    .I3(n776_4) 
);
defparam n773_s1.INIT=16'h0100;
  LUT4 n773_s2 (
    .F(n773_5),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n772_5),
    .I2(ff_ssg_ch_b_frequency[8]),
    .I3(n2003_4) 
);
defparam n773_s2.INIT=16'h4B00;
  LUT2 n774_s1 (
    .F(n774_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n772_5) 
);
defparam n774_s1.INIT=4'h6;
  LUT3 n775_s1 (
    .F(n775_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(n775_6) 
);
defparam n775_s1.INIT=8'h10;
  LUT4 n775_s2 (
    .F(n775_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(n776_4),
    .I3(ff_ssg_ch_b_counter[6]) 
);
defparam n775_s2.INIT=16'h10EF;
  LUT4 n776_s1 (
    .F(n776_4),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n776_s1.INIT=16'h0001;
  LUT4 n776_s2 (
    .F(n776_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n775_6),
    .I2(ff_ssg_ch_b_frequency[5]),
    .I3(n2003_4) 
);
defparam n776_s2.INIT=16'h4B00;
  LUT2 n777_s1 (
    .F(n777_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n775_6) 
);
defparam n777_s1.INIT=4'h6;
  LUT3 n778_s1 (
    .F(n778_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]) 
);
defparam n778_s1.INIT=8'h01;
  LUT4 n778_s2 (
    .F(n778_5),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n778_s2.INIT=16'h01FE;
  LUT4 n779_s1 (
    .F(n779_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(n2003_4) 
);
defparam n779_s1.INIT=16'h1E00;
  LUT2 n780_s1 (
    .F(n780_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]) 
);
defparam n780_s1.INIT=4'h6;
  LUT4 n2004_s1 (
    .F(n2004_4),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n873_5) 
);
defparam n2004_s1.INIT=16'h0100;
  LUT2 n872_s1 (
    .F(n872_4),
    .I0(ff_ssg_ch_c_frequency[10]),
    .I1(n872_6) 
);
defparam n872_s1.INIT=4'h4;
  LUT3 n872_s2 (
    .F(n872_5),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(n873_5) 
);
defparam n872_s2.INIT=8'h10;
  LUT3 n873_s1 (
    .F(n873_4),
    .I0(ff_ssg_ch_c_counter[11]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(n872_6) 
);
defparam n873_s1.INIT=8'h41;
  LUT3 n873_s2 (
    .F(n873_5),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(ff_ssg_ch_c_counter[8]),
    .I2(n875_4) 
);
defparam n873_s2.INIT=8'h10;
  LUT4 n874_s1 (
    .F(n874_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(n874_5),
    .I3(ff_ssg_ch_c_frequency[9]) 
);
defparam n874_s1.INIT=16'hEF10;
  LUT4 n875_s1 (
    .F(n875_4),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(ff_ssg_ch_c_counter[6]),
    .I3(n878_4) 
);
defparam n875_s1.INIT=16'h0100;
  LUT4 n875_s2 (
    .F(n875_5),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n874_5),
    .I2(ff_ssg_ch_c_frequency[8]),
    .I3(n2004_4) 
);
defparam n875_s2.INIT=16'h4B00;
  LUT2 n876_s1 (
    .F(n876_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n874_5) 
);
defparam n876_s1.INIT=4'h6;
  LUT3 n877_s1 (
    .F(n877_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(n877_6) 
);
defparam n877_s1.INIT=8'h10;
  LUT4 n877_s2 (
    .F(n877_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(n878_4),
    .I3(ff_ssg_ch_c_counter[6]) 
);
defparam n877_s2.INIT=16'h10EF;
  LUT4 n878_s1 (
    .F(n878_4),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n878_s1.INIT=16'h0001;
  LUT4 n878_s2 (
    .F(n878_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n877_6),
    .I2(ff_ssg_ch_c_frequency[5]),
    .I3(n2004_4) 
);
defparam n878_s2.INIT=16'h4B00;
  LUT2 n879_s1 (
    .F(n879_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n877_6) 
);
defparam n879_s1.INIT=4'h6;
  LUT3 n880_s1 (
    .F(n880_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]) 
);
defparam n880_s1.INIT=8'h01;
  LUT4 n880_s2 (
    .F(n880_5),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n880_s2.INIT=16'h01FE;
  LUT4 n881_s1 (
    .F(n881_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(n2004_4) 
);
defparam n881_s1.INIT=16'h1E00;
  LUT2 n882_s1 (
    .F(n882_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]) 
);
defparam n882_s1.INIT=4'h6;
  LUT2 n2005_s1 (
    .F(n2005_4),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n960_5) 
);
defparam n2005_s1.INIT=4'h4;
  LUT4 n960_s1 (
    .F(n960_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n960_s1.INIT=16'h0001;
  LUT4 n960_s2 (
    .F(n960_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]),
    .I3(ff_ssg_noise_counter[3]) 
);
defparam n960_s2.INIT=16'h0001;
  LUT4 n961_s1 (
    .F(n961_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n961_s1.INIT=16'h01FE;
  LUT3 n961_s2 (
    .F(n961_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]) 
);
defparam n961_s2.INIT=8'h01;
  LUT4 n962_s1 (
    .F(n962_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(n2005_4) 
);
defparam n962_s1.INIT=16'h1E00;
  LUT2 n963_s1 (
    .F(n963_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]) 
);
defparam n963_s1.INIT=4'h6;
  LUT4 n1113_s1 (
    .F(n1113_4),
    .I0(n1114_5),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1215_8),
    .I3(ff_ssg_envelope_counter[15]) 
);
defparam n1113_s1.INIT=16'hD000;
  LUT4 n1113_s2 (
    .F(n1113_5),
    .I0(ff_ssg_envelope_counter[15]),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1114_5),
    .I3(n1215_8) 
);
defparam n1113_s2.INIT=16'hEF00;
  LUT3 n1113_s3 (
    .F(n1113_6),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[14]),
    .I2(n1115_5) 
);
defparam n1113_s3.INIT=8'h10;
  LUT3 n1114_s1 (
    .F(n1114_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1115_5),
    .I2(ff_ssg_envelope_frequency[14]) 
);
defparam n1114_s1.INIT=8'hB4;
  LUT2 n1114_s2 (
    .F(n1114_5),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1114_6) 
);
defparam n1114_s2.INIT=4'h4;
  LUT2 n1115_s1 (
    .F(n1115_4),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1114_6) 
);
defparam n1115_s1.INIT=4'h6;
  LUT4 n1115_s2 (
    .F(n1115_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1118_5) 
);
defparam n1115_s2.INIT=16'h0100;
  LUT4 n1116_s1 (
    .F(n1116_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(n1118_5),
    .I3(ff_ssg_envelope_frequency[12]) 
);
defparam n1116_s1.INIT=16'h10EF;
  LUT3 n1116_s2 (
    .F(n1116_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(n1116_6) 
);
defparam n1116_s2.INIT=8'h10;
  LUT3 n1117_s1 (
    .F(n1117_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1118_5),
    .I2(ff_ssg_envelope_frequency[11]) 
);
defparam n1117_s1.INIT=8'h4B;
  LUT2 n1117_s2 (
    .F(n1117_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1116_6) 
);
defparam n1117_s2.INIT=4'h4;
  LUT2 n1118_s1 (
    .F(n1118_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1116_6) 
);
defparam n1118_s1.INIT=4'h6;
  LUT4 n1118_s2 (
    .F(n1118_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1121_5) 
);
defparam n1118_s2.INIT=16'h0100;
  LUT4 n1119_s1 (
    .F(n1119_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(n1121_5),
    .I3(ff_ssg_envelope_frequency[9]) 
);
defparam n1119_s1.INIT=16'h10EF;
  LUT3 n1119_s2 (
    .F(n1119_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(n1119_6) 
);
defparam n1119_s2.INIT=8'h10;
  LUT3 n1120_s1 (
    .F(n1120_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1121_5),
    .I2(ff_ssg_envelope_frequency[8]) 
);
defparam n1120_s1.INIT=8'h4B;
  LUT2 n1120_s2 (
    .F(n1120_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1119_6) 
);
defparam n1120_s2.INIT=4'h4;
  LUT2 n1121_s1 (
    .F(n1121_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1119_6) 
);
defparam n1121_s1.INIT=4'h6;
  LUT4 n1121_s2 (
    .F(n1121_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1124_5) 
);
defparam n1121_s2.INIT=16'h0100;
  LUT4 n1122_s1 (
    .F(n1122_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(n1124_5),
    .I3(ff_ssg_envelope_frequency[6]) 
);
defparam n1122_s1.INIT=16'h10EF;
  LUT3 n1122_s2 (
    .F(n1122_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(n1122_6) 
);
defparam n1122_s2.INIT=8'h10;
  LUT3 n1123_s1 (
    .F(n1123_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1124_5),
    .I2(ff_ssg_envelope_frequency[5]) 
);
defparam n1123_s1.INIT=8'h4B;
  LUT2 n1123_s2 (
    .F(n1123_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1122_6) 
);
defparam n1123_s2.INIT=4'h4;
  LUT2 n1124_s1 (
    .F(n1124_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1122_6) 
);
defparam n1124_s1.INIT=4'h6;
  LUT4 n1124_s2 (
    .F(n1124_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1124_s2.INIT=16'h0001;
  LUT4 n1125_s1 (
    .F(n1125_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1125_s1.INIT=16'h01FE;
  LUT3 n1125_s2 (
    .F(n1125_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]) 
);
defparam n1125_s2.INIT=8'h01;
  LUT3 n1126_s1 (
    .F(n1126_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]) 
);
defparam n1126_s1.INIT=8'h1E;
  LUT2 n1126_s2 (
    .F(n1126_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]) 
);
defparam n1126_s2.INIT=4'h1;
  LUT2 n1127_s1 (
    .F(n1127_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]) 
);
defparam n1127_s1.INIT=4'h6;
  LUT2 n1843_s2 (
    .F(n1843_5),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]) 
);
defparam n1843_s2.INIT=4'h1;
  LUT2 n1941_s2 (
    .F(n1941_5),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]) 
);
defparam n1941_s2.INIT=4'h4;
  LUT4 n1993_s2 (
    .F(n1993_5),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n1993_s2.INIT=16'h4000;
  LUT4 ff_ssg_envelope_ptr_5_s3 (
    .F(ff_ssg_envelope_ptr_5_7),
    .I0(ff_continue),
    .I1(ff_hold),
    .I2(ff_ssg_envelope_ptr[5]),
    .I3(n1215_8) 
);
defparam ff_ssg_envelope_ptr_5_s3.INIT=16'h0D00;
  LUT3 w_out_level_9_s4 (
    .F(w_out_level_9_11),
    .I0(w_out_level_9_13),
    .I1(ff_ssg_envelope_volume[2]),
    .I2(w_ssg_ch_level_0_8) 
);
defparam w_out_level_9_s4.INIT=8'hA3;
  LUT3 w_out_level_9_s5 (
    .F(w_out_level_9_12),
    .I0(w_out_level_9_14),
    .I1(ff_ssg_envelope_volume[4]),
    .I2(w_ssg_ch_level_0_8) 
);
defparam w_out_level_9_s5.INIT=8'hA3;
  LUT4 w_ssg_ch_level_0_s3 (
    .F(w_ssg_ch_level_0_8),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(w_ssg_ch_level_0_10),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s3.INIT=16'hC53F;
  LUT4 w_ssg_ch_level_0_s4 (
    .F(w_ssg_ch_level_0_9),
    .I0(w_ssg_ch_level_0_11),
    .I1(w_ssg_ch_level_0_12),
    .I2(w_ssg_ch_level_0_13),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s4.INIT=16'h0A03;
  LUT4 w_ssg_ch_level_1_s3 (
    .F(w_ssg_ch_level_1_8),
    .I0(ff_ssg_ch_c_volume[0]),
    .I1(w_ssg_ch_level_1_9),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_1_s3.INIT=16'hC53F;
  LUT4 w_ssg_ch_level_3_s3 (
    .F(w_ssg_ch_level_3_8),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(w_ssg_ch_level_3_9),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s3.INIT=16'hC53F;
  LUT4 n1279_s3 (
    .F(n1279_8),
    .I0(ff_ssg_envelope_ptr[5]),
    .I1(ff_hold),
    .I2(ff_alternate),
    .I3(ff_attack) 
);
defparam n1279_s3.INIT=16'h14EB;
  LUT2 n1215_s3 (
    .F(n1215_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack) 
);
defparam n1215_s3.INIT=4'h9;
  LUT3 n1212_s2 (
    .F(n1212_7),
    .I0(ff_ssg_envelope_ptr[2]),
    .I1(ff_ssg_envelope_ptr[1]),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1212_s2.INIT=8'h01;
  LUT4 n1211_s2 (
    .F(n1211_7),
    .I0(ff_ssg_envelope_ptr[3]),
    .I1(ff_ssg_envelope_ptr[2]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1211_s2.INIT=16'h0001;
  LUT4 n992_s2 (
    .F(n992_7),
    .I0(n992_8),
    .I1(n992_9),
    .I2(n992_10),
    .I3(n992_11) 
);
defparam n992_s2.INIT=16'h8000;
  LUT4 n1899_s5 (
    .F(n1899_8),
    .I0(bus_address_1),
    .I1(bus_address_0),
    .I2(bus_write),
    .I3(n138_6) 
);
defparam n1899_s5.INIT=16'h4000;
  LUT4 n668_s3 (
    .F(n668_6),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_ch_a_frequency[9]),
    .I3(n670_5) 
);
defparam n668_s3.INIT=16'h0100;
  LUT4 n670_s2 (
    .F(n670_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n673_6) 
);
defparam n670_s2.INIT=16'h0100;
  LUT4 n673_s3 (
    .F(n673_6),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(ff_ssg_ch_a_frequency[3]) 
);
defparam n673_s3.INIT=16'h0001;
  LUT4 n770_s3 (
    .F(n770_6),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_ch_b_frequency[9]),
    .I3(n772_5) 
);
defparam n770_s3.INIT=16'h0100;
  LUT4 n772_s2 (
    .F(n772_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n775_6) 
);
defparam n772_s2.INIT=16'h0100;
  LUT4 n775_s3 (
    .F(n775_6),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(ff_ssg_ch_b_frequency[3]) 
);
defparam n775_s3.INIT=16'h0001;
  LUT4 n872_s3 (
    .F(n872_6),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_ch_c_frequency[9]),
    .I3(n874_5) 
);
defparam n872_s3.INIT=16'h0100;
  LUT4 n874_s2 (
    .F(n874_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n877_6) 
);
defparam n874_s2.INIT=16'h0100;
  LUT4 n877_s3 (
    .F(n877_6),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(ff_ssg_ch_c_frequency[3]) 
);
defparam n877_s3.INIT=16'h0001;
  LUT4 n1114_s3 (
    .F(n1114_6),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(ff_ssg_envelope_counter[12]),
    .I3(n1116_6) 
);
defparam n1114_s3.INIT=16'h0100;
  LUT4 n1116_s3 (
    .F(n1116_6),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1119_6) 
);
defparam n1116_s3.INIT=16'h0100;
  LUT4 n1119_s3 (
    .F(n1119_6),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1122_6) 
);
defparam n1119_s3.INIT=16'h0100;
  LUT4 n1122_s3 (
    .F(n1122_6),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1122_s3.INIT=16'h0001;
  LUT4 w_out_level_9_s6 (
    .F(w_out_level_9_13),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(w_out_level_9_15),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_out_level_9_s6.INIT=16'hC53F;
  LUT4 w_out_level_9_s7 (
    .F(w_out_level_9_14),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(w_out_level_9_16),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_out_level_9_s7.INIT=16'hC53F;
  LUT3 w_ssg_ch_level_0_s5 (
    .F(w_ssg_ch_level_0_10),
    .I0(ff_ssg_ch_b_volume[4]),
    .I1(ff_ssg_ch_a_volume[4]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s5.INIT=8'h3A;
  LUT4 w_ssg_ch_level_0_s6 (
    .F(w_ssg_ch_level_0_11),
    .I0(ff_ssg_ch_select[1]),
    .I1(ff_ssg_ch_b_tone_wave),
    .I2(w_ssg_ch_level_0_14),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s6.INIT=16'h0FEE;
  LUT3 w_ssg_ch_level_0_s7 (
    .F(w_ssg_ch_level_0_12),
    .I0(ff_ssg_ch_c_tone_wave),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s7.INIT=8'h10;
  LUT4 w_ssg_ch_level_0_s8 (
    .F(w_ssg_ch_level_0_13),
    .I0(ff_ssg_ch_select[5]),
    .I1(ff_ssg_state[1]),
    .I2(ff_ssg_noise),
    .I3(w_ssg_ch_level_0_15) 
);
defparam w_ssg_ch_level_0_s8.INIT=16'h0D00;
  LUT3 w_ssg_ch_level_1_s4 (
    .F(w_ssg_ch_level_1_9),
    .I0(ff_ssg_ch_b_volume[0]),
    .I1(ff_ssg_ch_a_volume[0]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_1_s4.INIT=8'h3A;
  LUT3 w_ssg_ch_level_3_s4 (
    .F(w_ssg_ch_level_3_9),
    .I0(ff_ssg_ch_b_volume[2]),
    .I1(ff_ssg_ch_a_volume[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s4.INIT=8'h3A;
  LUT4 n992_s3 (
    .F(n992_8),
    .I0(ff_ssg_noise_generator[4]),
    .I1(ff_ssg_noise_generator[5]),
    .I2(ff_ssg_noise_generator[6]),
    .I3(ff_ssg_noise_generator[7]) 
);
defparam n992_s3.INIT=16'h0001;
  LUT4 n992_s4 (
    .F(n992_9),
    .I0(ff_ssg_noise_generator[12]),
    .I1(ff_ssg_noise_generator[14]),
    .I2(ff_ssg_noise_generator[15]),
    .I3(ff_ssg_noise_generator[17]) 
);
defparam n992_s4.INIT=16'h0001;
  LUT4 n992_s5 (
    .F(n992_10),
    .I0(ff_ssg_noise_generator[8]),
    .I1(ff_ssg_noise_generator[9]),
    .I2(ff_ssg_noise_generator[10]),
    .I3(ff_ssg_noise_generator[11]) 
);
defparam n992_s5.INIT=16'h0001;
  LUT4 n992_s6 (
    .F(n992_11),
    .I0(ff_ssg_noise_generator[0]),
    .I1(ff_ssg_noise_generator[1]),
    .I2(ff_ssg_noise_generator[2]),
    .I3(ff_ssg_noise_generator[3]) 
);
defparam n992_s6.INIT=16'h0001;
  LUT3 w_out_level_9_s8 (
    .F(w_out_level_9_15),
    .I0(ff_ssg_ch_b_volume[1]),
    .I1(ff_ssg_ch_a_volume[1]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_9_s8.INIT=8'h3A;
  LUT3 w_out_level_9_s9 (
    .F(w_out_level_9_16),
    .I0(ff_ssg_ch_b_volume[3]),
    .I1(ff_ssg_ch_a_volume[3]),
    .I2(ff_ssg_state[0]) 
);
defparam w_out_level_9_s9.INIT=8'h3A;
  LUT2 w_ssg_ch_level_0_s9 (
    .F(w_ssg_ch_level_0_14),
    .I0(ff_ssg_ch_select[0]),
    .I1(ff_ssg_ch_a_tone_wave) 
);
defparam w_ssg_ch_level_0_s9.INIT=4'h1;
  LUT4 w_ssg_ch_level_0_s10 (
    .F(w_ssg_ch_level_0_15),
    .I0(ff_ssg_ch_select[3]),
    .I1(ff_ssg_ch_select[4]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s10.INIT=16'h5F30;
  LUT4 w_ssg_ch_level_2_s3 (
    .F(w_ssg_ch_level[2]),
    .I0(w_out_level_9_13),
    .I1(ff_ssg_envelope_volume[2]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_2_s3.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_4_s3 (
    .F(w_ssg_ch_level[4]),
    .I0(w_out_level_9_14),
    .I1(ff_ssg_envelope_volume[4]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_4_s3.INIT=16'h5C00;
  LUT4 n1867_s3 (
    .F(n1867_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n1867_s3.INIT=16'h0008;
  LUT4 n1883_s3 (
    .F(n1883_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n1883_s3.INIT=16'h0004;
  LUT4 ff_ssg_noise_counter_4_s4 (
    .F(ff_ssg_noise_counter_4_9),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(ff_ssg_noise_counter[4]),
    .I2(n960_5),
    .I3(n960_4) 
);
defparam ff_ssg_noise_counter_4_s4.INIT=16'h1000;
  LUT4 n964_s1 (
    .F(n964_5),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n960_5),
    .I2(ff_ssg_noise_frequency[0]),
    .I3(ff_ssg_noise_counter[0]) 
);
defparam n964_s1.INIT=16'h00BF;
  LUT4 n2005_s2 (
    .F(n2005_6),
    .I0(ff_ssg_state[4]),
    .I1(n784_3),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n960_5) 
);
defparam n2005_s2.INIT=16'h0400;
  LUT4 n138_s2 (
    .F(n138_6),
    .I0(bus_address_4),
    .I1(n20_9),
    .I2(w_bus_ssg_ready1),
    .I3(bus_ioreq) 
);
defparam n138_s2.INIT=16'h4000;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(bus_write),
    .I1(bus_address_0),
    .I2(bus_address_1),
    .I3(n138_6) 
);
defparam n138_s3.INIT=16'h0200;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n1977_s3.INIT=16'h0800;
  LUT4 n1931_s4 (
    .F(n1931_9),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n1931_s4.INIT=16'h0100;
  LUT4 n1859_s4 (
    .F(n1859_9),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n1859_s4.INIT=16'h0001;
  LUT4 n1961_s3 (
    .F(n1961_7),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n1961_s3.INIT=16'h0008;
  LUT4 n1899_s6 (
    .F(n1899_10),
    .I0(n1899_5),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n1899_7) 
);
defparam n1899_s6.INIT=16'h0200;
  LUT4 n1211_s3 (
    .F(n1211_9),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1211_7) 
);
defparam n1211_s3.INIT=16'h6FF6;
  LUT4 n1212_s3 (
    .F(n1212_9),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1212_7) 
);
defparam n1212_s3.INIT=16'h6FF6;
  LUT4 n1214_s2 (
    .F(n1214_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1214_s2.INIT=16'hF66F;
  LUT3 n1215_s4 (
    .F(n1215_10),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1215_s4.INIT=8'h6F;
  LUT4 n1919_s3 (
    .F(n1919_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n1919_s3.INIT=16'h0800;
  LUT3 n1993_s3 (
    .F(n1993_7),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1993_5) 
);
defparam n1993_s3.INIT=8'h40;
  LUT3 n1977_s4 (
    .F(n1977_9),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1977_7) 
);
defparam n1977_s4.INIT=8'h40;
  LUT3 n1961_s4 (
    .F(n1961_9),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1961_7) 
);
defparam n1961_s4.INIT=8'h40;
  LUT3 n1931_s5 (
    .F(n1931_11),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1931_9) 
);
defparam n1931_s5.INIT=8'h40;
  LUT3 n1919_s4 (
    .F(n1919_9),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1919_7) 
);
defparam n1919_s4.INIT=8'h40;
  LUT3 n1859_s5 (
    .F(n1859_11),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1859_9) 
);
defparam n1859_s5.INIT=8'h40;
  LUT3 n1867_s4 (
    .F(n1867_9),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1867_7) 
);
defparam n1867_s4.INIT=8'h40;
  LUT3 n1883_s4 (
    .F(n1883_9),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8),
    .I2(n1883_7) 
);
defparam n1883_s4.INIT=8'h40;
  LUT3 n1400_s2 (
    .F(n1400_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1388_1) 
);
defparam n1400_s2.INIT=8'hE0;
  LUT3 n1401_s2 (
    .F(n1401_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1389_1) 
);
defparam n1401_s2.INIT=8'hE0;
  LUT3 n1402_s2 (
    .F(n1402_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1390_1) 
);
defparam n1402_s2.INIT=8'hE0;
  LUT3 n1403_s2 (
    .F(n1403_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1391_1) 
);
defparam n1403_s2.INIT=8'hE0;
  LUT3 n1404_s2 (
    .F(n1404_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1392_1) 
);
defparam n1404_s2.INIT=8'hE0;
  LUT3 n1405_s2 (
    .F(n1405_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1393_1) 
);
defparam n1405_s2.INIT=8'hE0;
  LUT3 n1406_s2 (
    .F(n1406_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1394_1) 
);
defparam n1406_s2.INIT=8'hE0;
  LUT3 n735_s3 (
    .F(n735_7),
    .I0(n784_3),
    .I1(n2002_4),
    .I2(ff_ssg_ch_a_tone_wave) 
);
defparam n735_s3.INIT=8'h78;
  LUT3 n837_s3 (
    .F(n837_7),
    .I0(n784_3),
    .I1(n2003_4),
    .I2(ff_ssg_ch_b_tone_wave) 
);
defparam n837_s3.INIT=8'h78;
  LUT3 n939_s3 (
    .F(n939_7),
    .I0(n784_3),
    .I1(n2004_4),
    .I2(ff_ssg_ch_c_tone_wave) 
);
defparam n939_s3.INIT=8'h78;
  LUT4 n1399_s3 (
    .F(n1399_10),
    .I0(n1399_11),
    .I1(GND),
    .I2(ff_ssg_mixer[11]),
    .I3(n1388_2) 
);
defparam n1399_s3.INIT=16'h4114;
  LUT2 n1399_s4 (
    .F(n1399_11),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n1399_s4.INIT=4'h1;
  DFFRE ff_ssg_state_4_s0 (
    .Q(ff_ssg_state[4]),
    .D(n18_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_state_3_s0 (
    .Q(ff_ssg_state[3]),
    .D(n19_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_state_2_s0 (
    .Q(ff_ssg_state[2]),
    .D(n20_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_state_1_s0 (
    .Q(ff_ssg_state[1]),
    .D(n21_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_state_0_s0 (
    .Q(ff_ssg_state[0]),
    .D(n18_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_register_ptr_4_s0 (
    .Q(ff_ssg_register_ptr[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n138_8) 
);
  DFFRE ff_ssg_register_ptr_3_s0 (
    .Q(ff_ssg_register_ptr[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n138_8) 
);
  DFFRE ff_ssg_register_ptr_2_s0 (
    .Q(ff_ssg_register_ptr[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n138_8) 
);
  DFFRE ff_ssg_register_ptr_1_s0 (
    .Q(ff_ssg_register_ptr[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n138_8) 
);
  DFFRE ff_ssg_register_ptr_0_s0 (
    .Q(ff_ssg_register_ptr[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n138_8) 
);
  DFFSE ff_ssg_ch_a_frequency_11_s0 (
    .Q(ff_ssg_ch_a_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1843_4) 
);
  DFFSE ff_ssg_ch_a_frequency_10_s0 (
    .Q(ff_ssg_ch_a_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1843_4) 
);
  DFFSE ff_ssg_ch_a_frequency_9_s0 (
    .Q(ff_ssg_ch_a_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1843_4) 
);
  DFFSE ff_ssg_ch_a_frequency_8_s0 (
    .Q(ff_ssg_ch_a_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1843_4) 
);
  DFFSE ff_ssg_ch_a_frequency_7_s0 (
    .Q(ff_ssg_ch_a_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_6_s0 (
    .Q(ff_ssg_ch_a_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_5_s0 (
    .Q(ff_ssg_ch_a_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_4_s0 (
    .Q(ff_ssg_ch_a_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_3_s0 (
    .Q(ff_ssg_ch_a_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_2_s0 (
    .Q(ff_ssg_ch_a_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_1_s0 (
    .Q(ff_ssg_ch_a_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_a_frequency_0_s0 (
    .Q(ff_ssg_ch_a_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1859_11) 
);
  DFFSE ff_ssg_ch_b_frequency_11_s0 (
    .Q(ff_ssg_ch_b_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1867_9) 
);
  DFFSE ff_ssg_ch_b_frequency_10_s0 (
    .Q(ff_ssg_ch_b_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1867_9) 
);
  DFFSE ff_ssg_ch_b_frequency_9_s0 (
    .Q(ff_ssg_ch_b_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1867_9) 
);
  DFFSE ff_ssg_ch_b_frequency_8_s0 (
    .Q(ff_ssg_ch_b_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1867_9) 
);
  DFFSE ff_ssg_ch_b_frequency_7_s0 (
    .Q(ff_ssg_ch_b_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_6_s0 (
    .Q(ff_ssg_ch_b_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_5_s0 (
    .Q(ff_ssg_ch_b_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_4_s0 (
    .Q(ff_ssg_ch_b_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_3_s0 (
    .Q(ff_ssg_ch_b_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_2_s0 (
    .Q(ff_ssg_ch_b_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_1_s0 (
    .Q(ff_ssg_ch_b_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_b_frequency_0_s0 (
    .Q(ff_ssg_ch_b_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1883_9) 
);
  DFFSE ff_ssg_ch_c_frequency_11_s0 (
    .Q(ff_ssg_ch_c_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1891_4) 
);
  DFFSE ff_ssg_ch_c_frequency_10_s0 (
    .Q(ff_ssg_ch_c_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1891_4) 
);
  DFFSE ff_ssg_ch_c_frequency_9_s0 (
    .Q(ff_ssg_ch_c_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1891_4) 
);
  DFFSE ff_ssg_ch_c_frequency_8_s0 (
    .Q(ff_ssg_ch_c_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1891_4) 
);
  DFFSE ff_ssg_ch_c_frequency_7_s0 (
    .Q(ff_ssg_ch_c_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_6_s0 (
    .Q(ff_ssg_ch_c_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_5_s0 (
    .Q(ff_ssg_ch_c_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_4_s0 (
    .Q(ff_ssg_ch_c_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_3_s0 (
    .Q(ff_ssg_ch_c_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_2_s0 (
    .Q(ff_ssg_ch_c_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_1_s0 (
    .Q(ff_ssg_ch_c_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFSE ff_ssg_ch_c_frequency_0_s0 (
    .Q(ff_ssg_ch_c_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1899_10) 
);
  DFFRE ff_ssg_noise_frequency_4_s0 (
    .Q(ff_ssg_noise_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1909_4) 
);
  DFFRE ff_ssg_noise_frequency_3_s0 (
    .Q(ff_ssg_noise_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1909_4) 
);
  DFFRE ff_ssg_noise_frequency_2_s0 (
    .Q(ff_ssg_noise_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1909_4) 
);
  DFFRE ff_ssg_noise_frequency_1_s0 (
    .Q(ff_ssg_noise_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1909_4) 
);
  DFFRE ff_ssg_noise_frequency_0_s0 (
    .Q(ff_ssg_noise_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1909_4) 
);
  DFFRE ff_ssg_ch_select_5_s0 (
    .Q(ff_ssg_ch_select[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1919_9) 
);
  DFFRE ff_ssg_ch_select_4_s0 (
    .Q(ff_ssg_ch_select[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1919_9) 
);
  DFFRE ff_ssg_ch_select_3_s0 (
    .Q(ff_ssg_ch_select[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1919_9) 
);
  DFFRE ff_ssg_ch_select_2_s0 (
    .Q(ff_ssg_ch_select[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1919_9) 
);
  DFFRE ff_ssg_ch_select_1_s0 (
    .Q(ff_ssg_ch_select[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1919_9) 
);
  DFFRE ff_ssg_ch_select_0_s0 (
    .Q(ff_ssg_ch_select[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1919_9) 
);
  DFFRE ff_ssg_ch_a_volume_4_s0 (
    .Q(ff_ssg_ch_a_volume[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1931_11) 
);
  DFFRE ff_ssg_ch_a_volume_3_s0 (
    .Q(ff_ssg_ch_a_volume[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1931_11) 
);
  DFFRE ff_ssg_ch_a_volume_2_s0 (
    .Q(ff_ssg_ch_a_volume[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1931_11) 
);
  DFFRE ff_ssg_ch_a_volume_1_s0 (
    .Q(ff_ssg_ch_a_volume[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1931_11) 
);
  DFFRE ff_ssg_ch_a_volume_0_s0 (
    .Q(ff_ssg_ch_a_volume[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1931_11) 
);
  DFFRE ff_ssg_ch_b_volume_4_s0 (
    .Q(ff_ssg_ch_b_volume[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1941_4) 
);
  DFFRE ff_ssg_ch_b_volume_3_s0 (
    .Q(ff_ssg_ch_b_volume[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1941_4) 
);
  DFFRE ff_ssg_ch_b_volume_2_s0 (
    .Q(ff_ssg_ch_b_volume[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1941_4) 
);
  DFFRE ff_ssg_ch_b_volume_1_s0 (
    .Q(ff_ssg_ch_b_volume[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1941_4) 
);
  DFFRE ff_ssg_ch_b_volume_0_s0 (
    .Q(ff_ssg_ch_b_volume[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1941_4) 
);
  DFFRE ff_ssg_ch_c_volume_4_s0 (
    .Q(ff_ssg_ch_c_volume[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1951_4) 
);
  DFFRE ff_ssg_ch_c_volume_3_s0 (
    .Q(ff_ssg_ch_c_volume[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1951_4) 
);
  DFFRE ff_ssg_ch_c_volume_2_s0 (
    .Q(ff_ssg_ch_c_volume[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1951_4) 
);
  DFFRE ff_ssg_ch_c_volume_1_s0 (
    .Q(ff_ssg_ch_c_volume[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1951_4) 
);
  DFFRE ff_ssg_ch_c_volume_0_s0 (
    .Q(ff_ssg_ch_c_volume[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1951_4) 
);
  DFFSE ff_ssg_envelope_frequency_15_s0 (
    .Q(ff_ssg_envelope_frequency[15]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_14_s0 (
    .Q(ff_ssg_envelope_frequency[14]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_13_s0 (
    .Q(ff_ssg_envelope_frequency[13]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_12_s0 (
    .Q(ff_ssg_envelope_frequency[12]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_11_s0 (
    .Q(ff_ssg_envelope_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_10_s0 (
    .Q(ff_ssg_envelope_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_9_s0 (
    .Q(ff_ssg_envelope_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_8_s0 (
    .Q(ff_ssg_envelope_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1961_9) 
);
  DFFSE ff_ssg_envelope_frequency_7_s0 (
    .Q(ff_ssg_envelope_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_6_s0 (
    .Q(ff_ssg_envelope_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_5_s0 (
    .Q(ff_ssg_envelope_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_4_s0 (
    .Q(ff_ssg_envelope_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_3_s0 (
    .Q(ff_ssg_envelope_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_2_s0 (
    .Q(ff_ssg_envelope_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_1_s0 (
    .Q(ff_ssg_envelope_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_ssg_envelope_frequency_0_s0 (
    .Q(ff_ssg_envelope_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1977_9) 
);
  DFFSE ff_hold_s0 (
    .Q(ff_hold),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1993_7) 
);
  DFFSE ff_alternate_s0 (
    .Q(ff_alternate),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1993_7) 
);
  DFFSE ff_attack_s0 (
    .Q(ff_attack),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1993_7) 
);
  DFFSE ff_continue_s0 (
    .Q(ff_continue),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n1993_7) 
);
  DFFRE ff_ssg_envelope_req_s0 (
    .Q(ff_ssg_envelope_req),
    .D(n459_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n1993_7) 
);
  DFFRE ff_ssg_ch_a_counter_11_s0 (
    .Q(ff_ssg_ch_a_counter[11]),
    .D(n668_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_10_s0 (
    .Q(ff_ssg_ch_a_counter[10]),
    .D(n669_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_9_s0 (
    .Q(ff_ssg_ch_a_counter[9]),
    .D(n670_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_8_s0 (
    .Q(ff_ssg_ch_a_counter[8]),
    .D(n671_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_7_s0 (
    .Q(ff_ssg_ch_a_counter[7]),
    .D(n672_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_6_s0 (
    .Q(ff_ssg_ch_a_counter[6]),
    .D(n673_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_5_s0 (
    .Q(ff_ssg_ch_a_counter[5]),
    .D(n674_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_4_s0 (
    .Q(ff_ssg_ch_a_counter[4]),
    .D(n675_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_3_s0 (
    .Q(ff_ssg_ch_a_counter[3]),
    .D(n676_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_2_s0 (
    .Q(ff_ssg_ch_a_counter[2]),
    .D(n677_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_1_s0 (
    .Q(ff_ssg_ch_a_counter[1]),
    .D(n678_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_0_s0 (
    .Q(ff_ssg_ch_a_counter[0]),
    .D(n679_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_11_s0 (
    .Q(ff_ssg_ch_b_counter[11]),
    .D(n770_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_10_s0 (
    .Q(ff_ssg_ch_b_counter[10]),
    .D(n771_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_9_s0 (
    .Q(ff_ssg_ch_b_counter[9]),
    .D(n772_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_8_s0 (
    .Q(ff_ssg_ch_b_counter[8]),
    .D(n773_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_7_s0 (
    .Q(ff_ssg_ch_b_counter[7]),
    .D(n774_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_6_s0 (
    .Q(ff_ssg_ch_b_counter[6]),
    .D(n775_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_5_s0 (
    .Q(ff_ssg_ch_b_counter[5]),
    .D(n776_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_4_s0 (
    .Q(ff_ssg_ch_b_counter[4]),
    .D(n777_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_3_s0 (
    .Q(ff_ssg_ch_b_counter[3]),
    .D(n778_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_2_s0 (
    .Q(ff_ssg_ch_b_counter[2]),
    .D(n779_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_1_s0 (
    .Q(ff_ssg_ch_b_counter[1]),
    .D(n780_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_0_s0 (
    .Q(ff_ssg_ch_b_counter[0]),
    .D(n781_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_11_s0 (
    .Q(ff_ssg_ch_c_counter[11]),
    .D(n872_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_10_s0 (
    .Q(ff_ssg_ch_c_counter[10]),
    .D(n873_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_9_s0 (
    .Q(ff_ssg_ch_c_counter[9]),
    .D(n874_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_8_s0 (
    .Q(ff_ssg_ch_c_counter[8]),
    .D(n875_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_7_s0 (
    .Q(ff_ssg_ch_c_counter[7]),
    .D(n876_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_6_s0 (
    .Q(ff_ssg_ch_c_counter[6]),
    .D(n877_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_5_s0 (
    .Q(ff_ssg_ch_c_counter[5]),
    .D(n878_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_4_s0 (
    .Q(ff_ssg_ch_c_counter[4]),
    .D(n879_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_3_s0 (
    .Q(ff_ssg_ch_c_counter[3]),
    .D(n880_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_2_s0 (
    .Q(ff_ssg_ch_c_counter[2]),
    .D(n881_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_1_s0 (
    .Q(ff_ssg_ch_c_counter[1]),
    .D(n882_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_0_s0 (
    .Q(ff_ssg_ch_c_counter[0]),
    .D(n883_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_noise_counter_4_s0 (
    .Q(ff_ssg_noise_counter[4]),
    .D(n960_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_3_s0 (
    .Q(ff_ssg_noise_counter[3]),
    .D(n961_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_2_s0 (
    .Q(ff_ssg_noise_counter[2]),
    .D(n962_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_1_s0 (
    .Q(ff_ssg_noise_counter[1]),
    .D(n963_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_0_s0 (
    .Q(ff_ssg_noise_counter[0]),
    .D(n964_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_generator_17_s0 (
    .Q(ff_ssg_noise_generator[17]),
    .D(ff_ssg_noise_generator[16]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_16_s0 (
    .Q(ff_ssg_noise_generator[16]),
    .D(ff_ssg_noise_generator[15]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_15_s0 (
    .Q(ff_ssg_noise_generator[15]),
    .D(ff_ssg_noise_generator[14]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_14_s0 (
    .Q(ff_ssg_noise_generator[14]),
    .D(ff_ssg_noise_generator[13]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_13_s0 (
    .Q(ff_ssg_noise_generator[13]),
    .D(ff_ssg_noise_generator[12]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_12_s0 (
    .Q(ff_ssg_noise_generator[12]),
    .D(ff_ssg_noise_generator[11]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_11_s0 (
    .Q(ff_ssg_noise_generator[11]),
    .D(ff_ssg_noise_generator[10]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_10_s0 (
    .Q(ff_ssg_noise_generator[10]),
    .D(ff_ssg_noise_generator[9]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_9_s0 (
    .Q(ff_ssg_noise_generator[9]),
    .D(ff_ssg_noise_generator[8]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_8_s0 (
    .Q(ff_ssg_noise_generator[8]),
    .D(ff_ssg_noise_generator[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_7_s0 (
    .Q(ff_ssg_noise_generator[7]),
    .D(ff_ssg_noise_generator[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_6_s0 (
    .Q(ff_ssg_noise_generator[6]),
    .D(ff_ssg_noise_generator[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_5_s0 (
    .Q(ff_ssg_noise_generator[5]),
    .D(ff_ssg_noise_generator[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_4_s0 (
    .Q(ff_ssg_noise_generator[4]),
    .D(ff_ssg_noise_generator[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_3_s0 (
    .Q(ff_ssg_noise_generator[3]),
    .D(ff_ssg_noise_generator[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_2_s0 (
    .Q(ff_ssg_noise_generator[2]),
    .D(ff_ssg_noise_generator[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_1_s0 (
    .Q(ff_ssg_noise_generator[1]),
    .D(ff_ssg_noise_generator[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_generator_0_s0 (
    .Q(ff_ssg_noise_generator[0]),
    .D(n992_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2005_6) 
);
  DFFRE ff_ssg_noise_s0 (
    .Q(ff_ssg_noise),
    .D(ff_ssg_noise_generator[17]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_envelope_counter_15_s0 (
    .Q(ff_ssg_envelope_counter[15]),
    .D(n1113_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_14_s0 (
    .Q(ff_ssg_envelope_counter[14]),
    .D(n1114_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_13_s0 (
    .Q(ff_ssg_envelope_counter[13]),
    .D(n1115_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_12_s0 (
    .Q(ff_ssg_envelope_counter[12]),
    .D(n1116_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_11_s0 (
    .Q(ff_ssg_envelope_counter[11]),
    .D(n1117_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_10_s0 (
    .Q(ff_ssg_envelope_counter[10]),
    .D(n1118_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_9_s0 (
    .Q(ff_ssg_envelope_counter[9]),
    .D(n1119_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_8_s0 (
    .Q(ff_ssg_envelope_counter[8]),
    .D(n1120_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_7_s0 (
    .Q(ff_ssg_envelope_counter[7]),
    .D(n1121_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_6_s0 (
    .Q(ff_ssg_envelope_counter[6]),
    .D(n1122_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_5_s0 (
    .Q(ff_ssg_envelope_counter[5]),
    .D(n1123_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_4_s0 (
    .Q(ff_ssg_envelope_counter[4]),
    .D(n1124_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_3_s0 (
    .Q(ff_ssg_envelope_counter[3]),
    .D(n1125_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_2_s0 (
    .Q(ff_ssg_envelope_counter[2]),
    .D(n1126_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_1_s0 (
    .Q(ff_ssg_envelope_counter[1]),
    .D(n1127_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_0_s0 (
    .Q(ff_ssg_envelope_counter[0]),
    .D(n1128_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFSE ff_ssg_envelope_ptr_5_s0 (
    .Q(ff_ssg_envelope_ptr[5]),
    .D(n1210_6),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_4_s0 (
    .Q(ff_ssg_envelope_ptr[4]),
    .D(n1211_9),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_3_s0 (
    .Q(ff_ssg_envelope_ptr[3]),
    .D(n1212_9),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_2_s0 (
    .Q(ff_ssg_envelope_ptr[2]),
    .D(n1213_6),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_1_s0 (
    .Q(ff_ssg_envelope_ptr[1]),
    .D(n1214_8),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_0_s0 (
    .Q(ff_ssg_envelope_ptr[0]),
    .D(n1215_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFRE ff_ssg_envelope_volume_4_s0 (
    .Q(ff_ssg_envelope_volume[4]),
    .D(n1275_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_3_s0 (
    .Q(ff_ssg_envelope_volume[3]),
    .D(n1276_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_2_s0 (
    .Q(ff_ssg_envelope_volume[2]),
    .D(n1277_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_1_s0 (
    .Q(ff_ssg_envelope_volume[1]),
    .D(n1278_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_0_s0 (
    .Q(ff_ssg_envelope_volume[0]),
    .D(n1279_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_ack_s0 (
    .Q(ff_ssg_envelope_ack),
    .D(ff_ssg_envelope_req),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_mixer_11_s0 (
    .Q(ff_ssg_mixer[11]),
    .D(n1399_10),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_10_s0 (
    .Q(ff_ssg_mixer[10]),
    .D(n1400_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_9_s0 (
    .Q(ff_ssg_mixer[9]),
    .D(n1401_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_8_s0 (
    .Q(ff_ssg_mixer[8]),
    .D(n1402_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_7_s0 (
    .Q(ff_ssg_mixer[7]),
    .D(n1403_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_6_s0 (
    .Q(ff_ssg_mixer[6]),
    .D(n1404_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_5_s0 (
    .Q(ff_ssg_mixer[5]),
    .D(n1405_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_4_s0 (
    .Q(ff_ssg_mixer[4]),
    .D(n1406_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_3_s0 (
    .Q(ff_ssg_mixer[3]),
    .D(n1395_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_ssg_mixer_2_s0 (
    .Q(ff_ssg_mixer[2]),
    .D(n1396_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_ssg_mixer_1_s0 (
    .Q(ff_ssg_mixer[1]),
    .D(n1397_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_ssg_mixer_0_s0 (
    .Q(ff_ssg_mixer[0]),
    .D(n1398_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_sound_out_11_s0 (
    .Q(w_ssg_out_l[11]),
    .D(ff_ssg_mixer[11]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_10_s0 (
    .Q(w_ssg_out_l[10]),
    .D(ff_ssg_mixer[10]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_9_s0 (
    .Q(w_ssg_out_l[9]),
    .D(ff_ssg_mixer[9]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_8_s0 (
    .Q(w_ssg_out_l[8]),
    .D(ff_ssg_mixer[8]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_7_s0 (
    .Q(w_ssg_out_l[7]),
    .D(ff_ssg_mixer[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_6_s0 (
    .Q(w_ssg_out_l[6]),
    .D(ff_ssg_mixer[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_5_s0 (
    .Q(w_ssg_out_l[5]),
    .D(ff_ssg_mixer[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_4_s0 (
    .Q(w_ssg_out_l[4]),
    .D(ff_ssg_mixer[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_3_s0 (
    .Q(w_ssg_out_l[3]),
    .D(ff_ssg_mixer[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_2_s0 (
    .Q(w_ssg_out_l[2]),
    .D(ff_ssg_mixer[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_1_s0 (
    .Q(w_ssg_out_l[1]),
    .D(ff_ssg_mixer[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_0_s0 (
    .Q(w_ssg_out_l[0]),
    .D(ff_ssg_mixer[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_ssg_ch_a_tone_wave_s2 (
    .Q(ff_ssg_ch_a_tone_wave),
    .D(n735_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_ssg_ch_a_tone_wave_s2.INIT=1'b0;
  DFFRE ff_ssg_ch_b_tone_wave_s2 (
    .Q(ff_ssg_ch_b_tone_wave),
    .D(n837_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_ssg_ch_b_tone_wave_s2.INIT=1'b0;
  DFFRE ff_ssg_ch_c_tone_wave_s2 (
    .Q(ff_ssg_ch_c_tone_wave),
    .D(n939_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_ssg_ch_c_tone_wave_s2.INIT=1'b0;
  ALU n1398_s (
    .SUM(n1398_1),
    .COUT(n1398_2),
    .I0(w_out_level[0]),
    .I1(ff_ssg_mixer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1398_s.ALU_MODE=0;
  ALU n1397_s (
    .SUM(n1397_1),
    .COUT(n1397_2),
    .I0(w_out_level[1]),
    .I1(ff_ssg_mixer[1]),
    .I3(GND),
    .CIN(n1398_2) 
);
defparam n1397_s.ALU_MODE=0;
  ALU n1396_s (
    .SUM(n1396_1),
    .COUT(n1396_2),
    .I0(w_out_level[2]),
    .I1(ff_ssg_mixer[2]),
    .I3(GND),
    .CIN(n1397_2) 
);
defparam n1396_s.ALU_MODE=0;
  ALU n1395_s (
    .SUM(n1395_1),
    .COUT(n1395_2),
    .I0(w_out_level[3]),
    .I1(ff_ssg_mixer[3]),
    .I3(GND),
    .CIN(n1396_2) 
);
defparam n1395_s.ALU_MODE=0;
  ALU n1394_s (
    .SUM(n1394_1),
    .COUT(n1394_2),
    .I0(w_out_level[4]),
    .I1(ff_ssg_mixer[4]),
    .I3(GND),
    .CIN(n1395_2) 
);
defparam n1394_s.ALU_MODE=0;
  ALU n1393_s (
    .SUM(n1393_1),
    .COUT(n1393_2),
    .I0(w_out_level[5]),
    .I1(ff_ssg_mixer[5]),
    .I3(GND),
    .CIN(n1394_2) 
);
defparam n1393_s.ALU_MODE=0;
  ALU n1392_s (
    .SUM(n1392_1),
    .COUT(n1392_2),
    .I0(w_out_level[6]),
    .I1(ff_ssg_mixer[6]),
    .I3(GND),
    .CIN(n1393_2) 
);
defparam n1392_s.ALU_MODE=0;
  ALU n1391_s (
    .SUM(n1391_1),
    .COUT(n1391_2),
    .I0(w_out_level[7]),
    .I1(ff_ssg_mixer[7]),
    .I3(GND),
    .CIN(n1392_2) 
);
defparam n1391_s.ALU_MODE=0;
  ALU n1390_s (
    .SUM(n1390_1),
    .COUT(n1390_2),
    .I0(w_out_level[8]),
    .I1(ff_ssg_mixer[8]),
    .I3(GND),
    .CIN(n1391_2) 
);
defparam n1390_s.ALU_MODE=0;
  ALU n1389_s (
    .SUM(n1389_1),
    .COUT(n1389_2),
    .I0(w_out_level[9]),
    .I1(ff_ssg_mixer[9]),
    .I3(GND),
    .CIN(n1390_2) 
);
defparam n1389_s.ALU_MODE=0;
  ALU n1388_s (
    .SUM(n1388_1),
    .COUT(n1388_2),
    .I0(GND),
    .I1(ff_ssg_mixer[10]),
    .I3(GND),
    .CIN(n1389_2) 
);
defparam n1388_s.ALU_MODE=0;
  MUX2_LUT5 w_out_level_7_s33 (
    .O(w_out_level[7]),
    .I0(w_out_level_7_39),
    .I1(w_out_level_7_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_6_s33 (
    .O(w_out_level[6]),
    .I0(w_out_level_6_39),
    .I1(w_out_level_6_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_5_s33 (
    .O(w_out_level[5]),
    .I0(w_out_level_5_39),
    .I1(w_out_level_5_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_4_s33 (
    .O(w_out_level[4]),
    .I0(w_out_level_4_39),
    .I1(w_out_level_4_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_3_s33 (
    .O(w_out_level[3]),
    .I0(w_out_level_3_39),
    .I1(w_out_level_3_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_2_s33 (
    .O(w_out_level[2]),
    .I0(w_out_level_2_39),
    .I1(w_out_level_2_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_1_s33 (
    .O(w_out_level[1]),
    .I0(w_out_level_1_39),
    .I1(w_out_level_1_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_0_s33 (
    .O(w_out_level[0]),
    .I0(w_out_level_0_39),
    .I1(w_out_level_0_40),
    .S0(w_ssg_ch_level[4]) 
);
  INV n459_s2 (
    .O(n459_5),
    .I(ff_ssg_envelope_ack) 
);
  INV n18_s2 (
    .O(n18_7),
    .I(ff_ssg_state[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg_core */
module ssg_core_0 (
  clk_14m_d,
  n40_5,
  ff_enable,
  n1899_7,
  n1843_5,
  n1941_5,
  n1883_7,
  n1919_7,
  n1899_8,
  n1961_7,
  n1931_9,
  n1859_9,
  n1867_7,
  n1977_7,
  n1899_6,
  bus_write,
  n138_6,
  n313_5,
  n1993_5,
  audio_mclk_d,
  n1399_11,
  dipsw_d,
  bus_wdata,
  ff_ssg_register_ptr,
  ff_ssg_state,
  w_rdata_en1,
  n784_3,
  n21_5,
  n18_5,
  n19_7,
  n20_7,
  ff_ssg_mixer_3_8,
  n2198_6,
  w_rdata1_1,
  w_rdata1_2,
  w_rdata1_5,
  w_rdata1_6,
  w_rdata1_7,
  w_ssg_out_r
)
;
input clk_14m_d;
input n40_5;
input ff_enable;
input n1899_7;
input n1843_5;
input n1941_5;
input n1883_7;
input n1919_7;
input n1899_8;
input n1961_7;
input n1931_9;
input n1859_9;
input n1867_7;
input n1977_7;
input n1899_6;
input bus_write;
input n138_6;
input n313_5;
input n1993_5;
input audio_mclk_d;
input n1399_11;
input [1:1] dipsw_d;
input [7:0] bus_wdata;
input [4:0] ff_ssg_register_ptr;
input [4:0] ff_ssg_state;
output w_rdata_en1;
output n784_3;
output n21_5;
output n18_5;
output n19_7;
output n20_7;
output ff_ssg_mixer_3_8;
output n2198_6;
output w_rdata1_1;
output w_rdata1_2;
output w_rdata1_5;
output w_rdata1_6;
output w_rdata1_7;
output [11:0] w_ssg_out_r;
wire w_out_level_7_39;
wire w_out_level_7_40;
wire w_out_level_6_39;
wire w_out_level_6_40;
wire w_out_level_5_39;
wire w_out_level_5_40;
wire w_out_level_4_39;
wire w_out_level_4_40;
wire w_out_level_3_39;
wire w_out_level_3_40;
wire w_out_level_2_39;
wire w_out_level_2_40;
wire w_out_level_1_39;
wire w_out_level_1_40;
wire w_out_level_0_39;
wire w_out_level_0_40;
wire n2052_4;
wire n813_3;
wire n814_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n823_3;
wire n824_3;
wire n915_3;
wire n916_3;
wire n917_3;
wire n918_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n923_3;
wire n924_3;
wire n925_3;
wire n926_3;
wire n1017_3;
wire n1018_3;
wire n1019_3;
wire n1020_3;
wire n1021_3;
wire n1022_3;
wire n1023_3;
wire n1024_3;
wire n1025_3;
wire n1026_3;
wire n1027_3;
wire n1028_3;
wire n1105_3;
wire n1106_3;
wire n1107_3;
wire n1108_3;
wire n1258_3;
wire n1259_3;
wire n1260_3;
wire n1261_3;
wire n1262_3;
wire n1263_3;
wire n1264_3;
wire n1265_3;
wire n1266_3;
wire n1267_3;
wire n1268_3;
wire n1269_3;
wire n1270_3;
wire n1271_3;
wire n1272_3;
wire n1273_3;
wire n2004_4;
wire n2070_4;
wire n2102_4;
wire n2112_4;
wire ff_ssg_ch_a_counter_11_6;
wire ff_ssg_ch_b_counter_11_6;
wire ff_ssg_ch_c_counter_11_6;
wire ff_ssg_noise_counter_4_6;
wire ff_ssg_envelope_counter_15_6;
wire ff_ssg_envelope_ptr_5_6;
wire n1424_7;
wire n1423_7;
wire n1422_7;
wire n1421_7;
wire n1420_7;
wire n1358_6;
wire n1355_6;
wire n1137_6;
wire n232_7;
wire n231_7;
wire n228_7;
wire n227_7;
wire n226_7;
wire n2060_5;
wire n2163_4;
wire n784_4;
wire n813_4;
wire n813_5;
wire n814_4;
wire n814_5;
wire n815_4;
wire n816_4;
wire n816_5;
wire n817_4;
wire n818_4;
wire n818_5;
wire n819_4;
wire n819_5;
wire n820_4;
wire n821_4;
wire n821_5;
wire n822_4;
wire n823_4;
wire n2164_4;
wire n915_4;
wire n915_5;
wire n916_4;
wire n916_5;
wire n917_4;
wire n918_4;
wire n918_5;
wire n919_4;
wire n920_4;
wire n920_5;
wire n921_4;
wire n921_5;
wire n922_4;
wire n923_4;
wire n923_5;
wire n924_4;
wire n925_4;
wire n2165_4;
wire n1017_4;
wire n1017_5;
wire n1018_4;
wire n1018_5;
wire n1019_4;
wire n1020_4;
wire n1020_5;
wire n1021_4;
wire n1022_4;
wire n1022_5;
wire n1023_4;
wire n1023_5;
wire n1024_4;
wire n1025_4;
wire n1025_5;
wire n1026_4;
wire n1027_4;
wire n2166_4;
wire n1105_4;
wire n1105_5;
wire n1106_4;
wire n1106_5;
wire n1107_4;
wire n1108_4;
wire n1258_4;
wire n1258_5;
wire n1258_6;
wire n1259_4;
wire n1259_5;
wire n1260_4;
wire n1260_5;
wire n1261_4;
wire n1261_5;
wire n1262_4;
wire n1262_5;
wire n1263_4;
wire n1263_5;
wire n1264_4;
wire n1264_5;
wire n1265_4;
wire n1265_5;
wire n1266_4;
wire n1266_5;
wire n1267_4;
wire n1267_5;
wire n1268_4;
wire n1268_5;
wire n1269_4;
wire n1269_5;
wire n1270_4;
wire n1270_5;
wire n1271_4;
wire n1271_5;
wire n1272_4;
wire ff_ssg_envelope_ptr_5_7;
wire w_ssg_ch_level_0_8;
wire w_ssg_ch_level_0_9;
wire w_ssg_ch_level_1_8;
wire w_ssg_ch_level_2_8;
wire w_ssg_ch_level_3_8;
wire w_ssg_ch_level_4_8;
wire n1424_8;
wire n1360_8;
wire n1357_7;
wire n1356_7;
wire n1137_7;
wire n232_8;
wire n232_9;
wire n232_10;
wire n232_11;
wire n231_8;
wire n231_9;
wire n231_10;
wire n231_11;
wire n228_8;
wire n228_9;
wire n227_8;
wire n227_9;
wire n226_8;
wire n226_9;
wire n813_6;
wire n815_5;
wire n818_6;
wire n915_6;
wire n917_5;
wire n920_6;
wire n1017_6;
wire n1019_5;
wire n1022_6;
wire n1259_6;
wire n1261_6;
wire n1264_6;
wire n1267_6;
wire w_ssg_ch_level_0_10;
wire w_ssg_ch_level_0_11;
wire w_ssg_ch_level_0_12;
wire w_ssg_ch_level_0_13;
wire w_ssg_ch_level_1_9;
wire w_ssg_ch_level_2_9;
wire w_ssg_ch_level_3_9;
wire w_ssg_ch_level_4_9;
wire n1137_8;
wire n1137_9;
wire n1137_10;
wire n1137_11;
wire n232_12;
wire n232_13;
wire n232_14;
wire n232_15;
wire n231_12;
wire n231_13;
wire n231_14;
wire n231_15;
wire n228_10;
wire n228_11;
wire n227_10;
wire n226_10;
wire w_ssg_ch_level_0_14;
wire w_ssg_ch_level_0_15;
wire n232_16;
wire n232_17;
wire n231_16;
wire n231_17;
wire n227_11;
wire n232_18;
wire n132_6;
wire ff_ssg_noise_counter_4_9;
wire n1109_5;
wire n2166_6;
wire n2060_7;
wire n1356_9;
wire n1357_9;
wire n1359_8;
wire n1360_10;
wire n2154_6;
wire n2138_6;
wire n2122_6;
wire n2092_6;
wire n2080_6;
wire n2020_6;
wire n2028_6;
wire n2044_6;
wire n1545_8;
wire n1546_8;
wire n1547_8;
wire n1548_8;
wire n1549_8;
wire n1550_8;
wire n1551_8;
wire n880_7;
wire n982_7;
wire n1084_7;
wire n1544_10;
wire ff_hold;
wire ff_alternate;
wire ff_attack;
wire ff_continue;
wire ff_ssg_envelope_req;
wire ff_ssg_noise;
wire ff_ssg_envelope_ack;
wire ff_ssg_ch_a_tone_wave;
wire ff_ssg_ch_b_tone_wave;
wire ff_ssg_ch_c_tone_wave;
wire n1543_1;
wire n1543_2;
wire n1542_1;
wire n1542_2;
wire n1541_1;
wire n1541_2;
wire n1540_1;
wire n1540_2;
wire n1539_1;
wire n1539_2;
wire n1538_1;
wire n1538_2;
wire n1537_1;
wire n1537_2;
wire n1536_1;
wire n1536_2;
wire n1535_1;
wire n1535_2;
wire n1534_1;
wire n1534_2;
wire n1533_1;
wire n1533_2;
wire n604_5;
wire [9:0] w_out_level;
wire [4:0] w_ssg_ch_level;
wire [1:1] ff_port_a;
wire [11:0] ff_ssg_ch_a_frequency;
wire [11:0] ff_ssg_ch_b_frequency;
wire [11:0] ff_ssg_ch_c_frequency;
wire [4:0] ff_ssg_noise_frequency;
wire [5:0] ff_ssg_ch_select;
wire [4:0] ff_ssg_ch_a_volume;
wire [4:0] ff_ssg_ch_b_volume;
wire [4:0] ff_ssg_ch_c_volume;
wire [15:0] ff_ssg_envelope_frequency;
wire [11:0] ff_ssg_ch_a_counter;
wire [11:0] ff_ssg_ch_b_counter;
wire [11:0] ff_ssg_ch_c_counter;
wire [4:0] ff_ssg_noise_counter;
wire [17:0] ff_ssg_noise_generator;
wire [15:0] ff_ssg_envelope_counter;
wire [5:0] ff_ssg_envelope_ptr;
wire [4:0] ff_ssg_envelope_volume;
wire [11:0] ff_ssg_mixer;
wire VCC;
wire GND;
  LUT4 w_out_level_8_s16 (
    .F(w_out_level[8]),
    .I0(w_ssg_ch_level[1]),
    .I1(w_ssg_ch_level[2]),
    .I2(w_ssg_ch_level[3]),
    .I3(w_ssg_ch_level[4]) 
);
defparam w_out_level_8_s16.INIT=16'hB000;
  LUT4 w_out_level_7_s36 (
    .F(w_out_level_7_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s36.INIT=16'h0000;
  LUT4 w_out_level_7_s37 (
    .F(w_out_level_7_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s37.INIT=16'hACF0;
  LUT4 w_out_level_6_s36 (
    .F(w_out_level_6_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s36.INIT=16'h0000;
  LUT4 w_out_level_6_s37 (
    .F(w_out_level_6_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s37.INIT=16'hFACF;
  LUT4 w_out_level_5_s36 (
    .F(w_out_level_5_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s36.INIT=16'hF000;
  LUT4 w_out_level_5_s37 (
    .F(w_out_level_5_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s37.INIT=16'h9FAC;
  LUT4 w_out_level_4_s36 (
    .F(w_out_level_4_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s36.INIT=16'hCF00;
  LUT4 w_out_level_4_s37 (
    .F(w_out_level_4_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s37.INIT=16'hE9FA;
  LUT4 w_out_level_3_s36 (
    .F(w_out_level_3_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s36.INIT=16'hACF0;
  LUT4 w_out_level_3_s37 (
    .F(w_out_level_3_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s37.INIT=16'hCE9F;
  LUT4 w_out_level_2_s36 (
    .F(w_out_level_2_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s36.INIT=16'hFAC8;
  LUT4 w_out_level_2_s37 (
    .F(w_out_level_2_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s37.INIT=16'hCCE9;
  LUT4 w_out_level_1_s36 (
    .F(w_out_level_1_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s36.INIT=16'h9FAC;
  LUT4 w_out_level_1_s37 (
    .F(w_out_level_1_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s37.INIT=16'hACCE;
  LUT4 w_out_level_0_s36 (
    .F(w_out_level_0_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s36.INIT=16'hE9F0;
  LUT4 w_out_level_0_s37 (
    .F(w_out_level_0_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s37.INIT=16'hAACC;
  LUT4 n2052_s1 (
    .F(n2052_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n1899_7),
    .I3(n2060_5) 
);
defparam n2052_s1.INIT=16'h4000;
  LUT4 n784_s0 (
    .F(n784_3),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[3]),
    .I2(ff_enable),
    .I3(n784_4) 
);
defparam n784_s0.INIT=16'h1000;
  LUT4 n813_s0 (
    .F(n813_3),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n813_4),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n813_5) 
);
defparam n813_s0.INIT=16'h06F0;
  LUT4 n814_s0 (
    .F(n814_3),
    .I0(n814_4),
    .I1(ff_ssg_ch_a_counter[9]),
    .I2(n814_5),
    .I3(ff_ssg_ch_a_counter[10]) 
);
defparam n814_s0.INIT=16'hCF10;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(n815_4),
    .I1(n2163_4),
    .I2(n814_5),
    .I3(ff_ssg_ch_a_counter[9]) 
);
defparam n815_s0.INIT=16'h0BB0;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(n816_4),
    .I2(n816_5),
    .I3(ff_ssg_ch_a_counter[8]) 
);
defparam n816_s0.INIT=16'h0B04;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(n817_4),
    .I1(n2163_4),
    .I2(n816_4),
    .I3(ff_ssg_ch_a_counter[7]) 
);
defparam n817_s0.INIT=16'h0BB0;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(n2163_4),
    .I1(n818_4),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n818_5) 
);
defparam n818_s0.INIT=16'h007D;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(n819_4),
    .I2(n819_5),
    .I3(ff_ssg_ch_a_counter[5]) 
);
defparam n819_s0.INIT=16'h0B04;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(n820_4),
    .I1(n2163_4),
    .I2(n819_4),
    .I3(ff_ssg_ch_a_counter[4]) 
);
defparam n820_s0.INIT=16'h0BB0;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(n2163_4),
    .I1(n821_4),
    .I2(ff_ssg_ch_a_frequency[3]),
    .I3(n821_5) 
);
defparam n821_s0.INIT=16'h007D;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(n822_4),
    .I3(ff_ssg_ch_a_counter[2]) 
);
defparam n822_s0.INIT=16'h0E01;
  LUT4 n823_s0 (
    .F(n823_3),
    .I0(n823_4),
    .I1(n2163_4),
    .I2(ff_ssg_ch_a_counter[0]),
    .I3(ff_ssg_ch_a_counter[1]) 
);
defparam n823_s0.INIT=16'h7007;
  LUT3 n824_s0 (
    .F(n824_3),
    .I0(n2163_4),
    .I1(ff_ssg_ch_a_frequency[0]),
    .I2(ff_ssg_ch_a_counter[0]) 
);
defparam n824_s0.INIT=8'h07;
  LUT4 n915_s0 (
    .F(n915_3),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n915_4),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n915_5) 
);
defparam n915_s0.INIT=16'h06F0;
  LUT4 n916_s0 (
    .F(n916_3),
    .I0(n916_4),
    .I1(ff_ssg_ch_b_counter[9]),
    .I2(n916_5),
    .I3(ff_ssg_ch_b_counter[10]) 
);
defparam n916_s0.INIT=16'hCF10;
  LUT4 n917_s0 (
    .F(n917_3),
    .I0(n917_4),
    .I1(n2164_4),
    .I2(n916_5),
    .I3(ff_ssg_ch_b_counter[9]) 
);
defparam n917_s0.INIT=16'h0BB0;
  LUT4 n918_s0 (
    .F(n918_3),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(n918_4),
    .I2(n918_5),
    .I3(ff_ssg_ch_b_counter[8]) 
);
defparam n918_s0.INIT=16'h0B04;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(n919_4),
    .I1(n2164_4),
    .I2(n918_4),
    .I3(ff_ssg_ch_b_counter[7]) 
);
defparam n919_s0.INIT=16'h0BB0;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(n2164_4),
    .I1(n920_4),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n920_5) 
);
defparam n920_s0.INIT=16'h007D;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(n921_4),
    .I2(n921_5),
    .I3(ff_ssg_ch_b_counter[5]) 
);
defparam n921_s0.INIT=16'h0B04;
  LUT4 n922_s0 (
    .F(n922_3),
    .I0(n922_4),
    .I1(n2164_4),
    .I2(n921_4),
    .I3(ff_ssg_ch_b_counter[4]) 
);
defparam n922_s0.INIT=16'h0BB0;
  LUT4 n923_s0 (
    .F(n923_3),
    .I0(n2164_4),
    .I1(n923_4),
    .I2(ff_ssg_ch_b_frequency[3]),
    .I3(n923_5) 
);
defparam n923_s0.INIT=16'h007D;
  LUT4 n924_s0 (
    .F(n924_3),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(n924_4),
    .I3(ff_ssg_ch_b_counter[2]) 
);
defparam n924_s0.INIT=16'h0E01;
  LUT4 n925_s0 (
    .F(n925_3),
    .I0(n925_4),
    .I1(n2164_4),
    .I2(ff_ssg_ch_b_counter[0]),
    .I3(ff_ssg_ch_b_counter[1]) 
);
defparam n925_s0.INIT=16'h7007;
  LUT3 n926_s0 (
    .F(n926_3),
    .I0(n2164_4),
    .I1(ff_ssg_ch_b_frequency[0]),
    .I2(ff_ssg_ch_b_counter[0]) 
);
defparam n926_s0.INIT=8'h07;
  LUT4 n1017_s0 (
    .F(n1017_3),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n1017_4),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n1017_5) 
);
defparam n1017_s0.INIT=16'h06F0;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_4),
    .I1(ff_ssg_ch_c_counter[9]),
    .I2(n1018_5),
    .I3(ff_ssg_ch_c_counter[10]) 
);
defparam n1018_s0.INIT=16'hCF10;
  LUT4 n1019_s0 (
    .F(n1019_3),
    .I0(n1019_4),
    .I1(n2165_4),
    .I2(n1018_5),
    .I3(ff_ssg_ch_c_counter[9]) 
);
defparam n1019_s0.INIT=16'h0BB0;
  LUT4 n1020_s0 (
    .F(n1020_3),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(n1020_4),
    .I2(n1020_5),
    .I3(ff_ssg_ch_c_counter[8]) 
);
defparam n1020_s0.INIT=16'h0B04;
  LUT4 n1021_s0 (
    .F(n1021_3),
    .I0(n1021_4),
    .I1(n2165_4),
    .I2(n1020_4),
    .I3(ff_ssg_ch_c_counter[7]) 
);
defparam n1021_s0.INIT=16'h0BB0;
  LUT4 n1022_s0 (
    .F(n1022_3),
    .I0(n2165_4),
    .I1(n1022_4),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n1022_5) 
);
defparam n1022_s0.INIT=16'h007D;
  LUT4 n1023_s0 (
    .F(n1023_3),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(n1023_4),
    .I2(n1023_5),
    .I3(ff_ssg_ch_c_counter[5]) 
);
defparam n1023_s0.INIT=16'h0B04;
  LUT4 n1024_s0 (
    .F(n1024_3),
    .I0(n1024_4),
    .I1(n2165_4),
    .I2(n1023_4),
    .I3(ff_ssg_ch_c_counter[4]) 
);
defparam n1024_s0.INIT=16'h0BB0;
  LUT4 n1025_s0 (
    .F(n1025_3),
    .I0(n2165_4),
    .I1(n1025_4),
    .I2(ff_ssg_ch_c_frequency[3]),
    .I3(n1025_5) 
);
defparam n1025_s0.INIT=16'h007D;
  LUT4 n1026_s0 (
    .F(n1026_3),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(n1026_4),
    .I3(ff_ssg_ch_c_counter[2]) 
);
defparam n1026_s0.INIT=16'h0E01;
  LUT4 n1027_s0 (
    .F(n1027_3),
    .I0(n1027_4),
    .I1(n2165_4),
    .I2(ff_ssg_ch_c_counter[0]),
    .I3(ff_ssg_ch_c_counter[1]) 
);
defparam n1027_s0.INIT=16'h7007;
  LUT3 n1028_s0 (
    .F(n1028_3),
    .I0(n2165_4),
    .I1(ff_ssg_ch_c_frequency[0]),
    .I2(ff_ssg_ch_c_counter[0]) 
);
defparam n1028_s0.INIT=8'h07;
  LUT4 n1105_s0 (
    .F(n1105_3),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n1105_4),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1105_5) 
);
defparam n1105_s0.INIT=16'h06F0;
  LUT4 n1106_s0 (
    .F(n1106_3),
    .I0(n1106_4),
    .I1(ff_ssg_noise_counter[4]),
    .I2(ff_ssg_noise_counter[3]),
    .I3(n1106_5) 
);
defparam n1106_s0.INIT=16'h0DF0;
  LUT4 n1107_s0 (
    .F(n1107_3),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(n1107_4),
    .I3(ff_ssg_noise_counter[2]) 
);
defparam n1107_s0.INIT=16'h0E01;
  LUT4 n1108_s0 (
    .F(n1108_3),
    .I0(n1108_4),
    .I1(n2166_4),
    .I2(ff_ssg_noise_counter[0]),
    .I3(ff_ssg_noise_counter[1]) 
);
defparam n1108_s0.INIT=16'h7007;
  LUT4 n1258_s0 (
    .F(n1258_3),
    .I0(n1258_4),
    .I1(n1258_5),
    .I2(ff_ssg_envelope_frequency[15]),
    .I3(n1258_6) 
);
defparam n1258_s0.INIT=16'hABBA;
  LUT4 n1259_s0 (
    .F(n1259_3),
    .I0(n1259_4),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1259_5),
    .I3(n1258_5) 
);
defparam n1259_s0.INIT=16'h3CAA;
  LUT4 n1260_s0 (
    .F(n1260_3),
    .I0(n1260_4),
    .I1(ff_ssg_envelope_frequency[13]),
    .I2(n1260_5),
    .I3(n1258_5) 
);
defparam n1260_s0.INIT=16'hAA3C;
  LUT4 n1261_s0 (
    .F(n1261_3),
    .I0(n1261_4),
    .I1(n1261_5),
    .I2(ff_ssg_envelope_counter[12]),
    .I3(n1258_5) 
);
defparam n1261_s0.INIT=16'h3C55;
  LUT4 n1262_s0 (
    .F(n1262_3),
    .I0(n1262_4),
    .I1(n1262_5),
    .I2(ff_ssg_envelope_counter[11]),
    .I3(n1258_5) 
);
defparam n1262_s0.INIT=16'h3C55;
  LUT4 n1263_s0 (
    .F(n1263_3),
    .I0(n1263_4),
    .I1(ff_ssg_envelope_frequency[10]),
    .I2(n1263_5),
    .I3(n1258_5) 
);
defparam n1263_s0.INIT=16'hAA3C;
  LUT4 n1264_s0 (
    .F(n1264_3),
    .I0(n1264_4),
    .I1(n1264_5),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1258_5) 
);
defparam n1264_s0.INIT=16'h3C55;
  LUT4 n1265_s0 (
    .F(n1265_3),
    .I0(n1265_4),
    .I1(n1265_5),
    .I2(ff_ssg_envelope_counter[8]),
    .I3(n1258_5) 
);
defparam n1265_s0.INIT=16'h3C55;
  LUT4 n1266_s0 (
    .F(n1266_3),
    .I0(n1266_4),
    .I1(ff_ssg_envelope_frequency[7]),
    .I2(n1266_5),
    .I3(n1258_5) 
);
defparam n1266_s0.INIT=16'hAA3C;
  LUT4 n1267_s0 (
    .F(n1267_3),
    .I0(n1267_4),
    .I1(n1267_5),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1258_5) 
);
defparam n1267_s0.INIT=16'h3C55;
  LUT4 n1268_s0 (
    .F(n1268_3),
    .I0(n1268_4),
    .I1(n1268_5),
    .I2(ff_ssg_envelope_counter[5]),
    .I3(n1258_5) 
);
defparam n1268_s0.INIT=16'h3C55;
  LUT4 n1269_s0 (
    .F(n1269_3),
    .I0(n1269_4),
    .I1(ff_ssg_envelope_frequency[4]),
    .I2(n1269_5),
    .I3(n1258_5) 
);
defparam n1269_s0.INIT=16'hAA3C;
  LUT4 n1270_s0 (
    .F(n1270_3),
    .I0(n1270_4),
    .I1(n1270_5),
    .I2(ff_ssg_envelope_counter[3]),
    .I3(n1258_5) 
);
defparam n1270_s0.INIT=16'h3C55;
  LUT4 n1271_s0 (
    .F(n1271_3),
    .I0(n1271_4),
    .I1(n1271_5),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(n1258_5) 
);
defparam n1271_s0.INIT=16'h3C55;
  LUT4 n1272_s0 (
    .F(n1272_3),
    .I0(n1272_4),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_envelope_frequency[1]),
    .I3(n1258_5) 
);
defparam n1272_s0.INIT=16'h55C3;
  LUT3 n1273_s0 (
    .F(n1273_3),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_counter[0]),
    .I2(n1258_5) 
);
defparam n1273_s0.INIT=8'h35;
  LUT4 n2004_s1 (
    .F(n2004_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n1843_5),
    .I3(n2060_5) 
);
defparam n2004_s1.INIT=16'h4000;
  LUT4 n2070_s1 (
    .F(n2070_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n1899_7),
    .I3(n2060_5) 
);
defparam n2070_s1.INIT=16'h4000;
  LUT4 n2102_s1 (
    .F(n2102_4),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n1941_5),
    .I3(n2060_5) 
);
defparam n2102_s1.INIT=16'h4000;
  LUT4 n2112_s1 (
    .F(n2112_4),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n1941_5),
    .I3(n2060_5) 
);
defparam n2112_s1.INIT=16'h4000;
  LUT4 ff_ssg_ch_a_counter_11_s2 (
    .F(ff_ssg_ch_a_counter_11_6),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n2163_4),
    .I2(n813_4),
    .I3(n784_3) 
);
defparam ff_ssg_ch_a_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_b_counter_11_s2 (
    .F(ff_ssg_ch_b_counter_11_6),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n2164_4),
    .I2(n915_4),
    .I3(n784_3) 
);
defparam ff_ssg_ch_b_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_c_counter_11_s2 (
    .F(ff_ssg_ch_c_counter_11_6),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n2165_4),
    .I2(n1017_4),
    .I3(n784_3) 
);
defparam ff_ssg_ch_c_counter_11_s2.INIT=16'hBF00;
  LUT3 ff_ssg_noise_counter_4_s2 (
    .F(ff_ssg_noise_counter_4_6),
    .I0(ff_ssg_noise_counter_4_9),
    .I1(ff_ssg_state[4]),
    .I2(n784_3) 
);
defparam ff_ssg_noise_counter_4_s2.INIT=8'h10;
  LUT4 ff_ssg_envelope_counter_15_s2 (
    .F(ff_ssg_envelope_counter_15_6),
    .I0(ff_ssg_envelope_frequency[15]),
    .I1(n1258_5),
    .I2(n1258_6),
    .I3(n784_3) 
);
defparam ff_ssg_envelope_counter_15_s2.INIT=16'hEF00;
  LUT3 ff_ssg_envelope_ptr_5_s2 (
    .F(ff_ssg_envelope_ptr_5_6),
    .I0(ff_ssg_envelope_ptr_5_7),
    .I1(n1258_5),
    .I2(n784_3) 
);
defparam ff_ssg_envelope_ptr_5_s2.INIT=8'h10;
  LUT3 w_out_level_9_s3 (
    .F(w_out_level[9]),
    .I0(w_ssg_ch_level[3]),
    .I1(w_ssg_ch_level[2]),
    .I2(w_ssg_ch_level[4]) 
);
defparam w_out_level_9_s3.INIT=8'h80;
  LUT3 w_ssg_ch_level_0_s2 (
    .F(w_ssg_ch_level[0]),
    .I0(w_ssg_ch_level_0_8),
    .I1(ff_ssg_envelope_volume[0]),
    .I2(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_0_s2.INIT=8'hE0;
  LUT4 w_ssg_ch_level_1_s2 (
    .F(w_ssg_ch_level[1]),
    .I0(w_ssg_ch_level_1_8),
    .I1(ff_ssg_envelope_volume[1]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_1_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_2_s2 (
    .F(w_ssg_ch_level[2]),
    .I0(w_ssg_ch_level_2_8),
    .I1(ff_ssg_envelope_volume[2]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_2_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_3_s2 (
    .F(w_ssg_ch_level[3]),
    .I0(w_ssg_ch_level_3_8),
    .I1(ff_ssg_envelope_volume[3]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_3_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_4_s2 (
    .F(w_ssg_ch_level[4]),
    .I0(w_ssg_ch_level_4_8),
    .I1(ff_ssg_envelope_volume[4]),
    .I2(w_ssg_ch_level_0_8),
    .I3(w_ssg_ch_level_0_9) 
);
defparam w_ssg_ch_level_4_s2.INIT=16'h5C00;
  LUT4 n1424_s2 (
    .F(n1424_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[0]),
    .I3(n1424_8) 
);
defparam n1424_s2.INIT=16'hE00E;
  LUT4 n1423_s2 (
    .F(n1423_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(n1424_8) 
);
defparam n1423_s2.INIT=16'hE00E;
  LUT4 n1422_s2 (
    .F(n1422_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[2]),
    .I3(n1424_8) 
);
defparam n1422_s2.INIT=16'hE00E;
  LUT4 n1421_s2 (
    .F(n1421_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1424_8) 
);
defparam n1421_s2.INIT=16'hE00E;
  LUT4 n1420_s2 (
    .F(n1420_7),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1424_8) 
);
defparam n1420_s2.INIT=16'hE00E;
  LUT4 n1358_s1 (
    .F(n1358_6),
    .I0(ff_ssg_envelope_ptr[1]),
    .I1(ff_ssg_envelope_ptr[0]),
    .I2(n1360_8),
    .I3(ff_ssg_envelope_ptr[2]) 
);
defparam n1358_s1.INIT=16'hEF1F;
  LUT4 n1355_s1 (
    .F(n1355_6),
    .I0(ff_ssg_envelope_ptr[4]),
    .I1(n1356_7),
    .I2(n1360_8),
    .I3(ff_ssg_envelope_ptr[5]) 
);
defparam n1355_s1.INIT=16'hBF4F;
  LUT3 n1137_s1 (
    .F(n1137_6),
    .I0(n1137_7),
    .I1(ff_ssg_noise_generator[16]),
    .I2(ff_ssg_noise_generator[13]) 
);
defparam n1137_s1.INIT=8'h3E;
  LUT4 n232_s2 (
    .F(n232_7),
    .I0(n232_8),
    .I1(n232_9),
    .I2(n232_10),
    .I3(n232_11) 
);
defparam n232_s2.INIT=16'h7FFF;
  LUT4 n231_s2 (
    .F(n231_7),
    .I0(n231_8),
    .I1(n231_9),
    .I2(n231_10),
    .I3(n231_11) 
);
defparam n231_s2.INIT=16'h7FFF;
  LUT4 n228_s2 (
    .F(n228_7),
    .I0(n1883_7),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(n228_8),
    .I3(n228_9) 
);
defparam n228_s2.INIT=16'hF8FF;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(n1883_7),
    .I1(ff_ssg_ch_b_frequency[6]),
    .I2(n227_8),
    .I3(n227_9) 
);
defparam n227_s2.INIT=16'h8FFF;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n1919_7),
    .I1(n226_8),
    .I2(n227_9),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'hBFFF;
  LUT2 n21_s0 (
    .F(n21_5),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n21_s0.INIT=4'h9;
  LUT4 n18_s0 (
    .F(n18_5),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[3]),
    .I2(n784_4),
    .I3(ff_ssg_state[4]) 
);
defparam n18_s0.INIT=16'hEF10;
  LUT2 n2060_s2 (
    .F(n2060_5),
    .I0(ff_ssg_register_ptr[4]),
    .I1(n1899_8) 
);
defparam n2060_s2.INIT=4'h8;
  LUT4 n2163_s1 (
    .F(n2163_4),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n814_5) 
);
defparam n2163_s1.INIT=16'h0100;
  LUT2 n784_s1 (
    .F(n784_4),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n784_s1.INIT=4'h1;
  LUT2 n813_s1 (
    .F(n813_4),
    .I0(ff_ssg_ch_a_frequency[10]),
    .I1(n813_6) 
);
defparam n813_s1.INIT=4'h4;
  LUT3 n813_s2 (
    .F(n813_5),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(n814_5) 
);
defparam n813_s2.INIT=8'h10;
  LUT3 n814_s1 (
    .F(n814_4),
    .I0(ff_ssg_ch_a_counter[11]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(n813_6) 
);
defparam n814_s1.INIT=8'h41;
  LUT3 n814_s2 (
    .F(n814_5),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(ff_ssg_ch_a_counter[8]),
    .I2(n816_4) 
);
defparam n814_s2.INIT=8'h10;
  LUT4 n815_s1 (
    .F(n815_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(n815_5),
    .I3(ff_ssg_ch_a_frequency[9]) 
);
defparam n815_s1.INIT=16'hEF10;
  LUT4 n816_s1 (
    .F(n816_4),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(ff_ssg_ch_a_counter[6]),
    .I3(n819_4) 
);
defparam n816_s1.INIT=16'h0100;
  LUT4 n816_s2 (
    .F(n816_5),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n815_5),
    .I2(ff_ssg_ch_a_frequency[8]),
    .I3(n2163_4) 
);
defparam n816_s2.INIT=16'h4B00;
  LUT2 n817_s1 (
    .F(n817_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n815_5) 
);
defparam n817_s1.INIT=4'h6;
  LUT3 n818_s1 (
    .F(n818_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(n818_6) 
);
defparam n818_s1.INIT=8'h10;
  LUT4 n818_s2 (
    .F(n818_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(n819_4),
    .I3(ff_ssg_ch_a_counter[6]) 
);
defparam n818_s2.INIT=16'h10EF;
  LUT4 n819_s1 (
    .F(n819_4),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n819_s1.INIT=16'h0001;
  LUT4 n819_s2 (
    .F(n819_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n818_6),
    .I2(ff_ssg_ch_a_frequency[5]),
    .I3(n2163_4) 
);
defparam n819_s2.INIT=16'h4B00;
  LUT2 n820_s1 (
    .F(n820_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n818_6) 
);
defparam n820_s1.INIT=4'h6;
  LUT3 n821_s1 (
    .F(n821_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]) 
);
defparam n821_s1.INIT=8'h01;
  LUT4 n821_s2 (
    .F(n821_5),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n821_s2.INIT=16'h01FE;
  LUT4 n822_s1 (
    .F(n822_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(n2163_4) 
);
defparam n822_s1.INIT=16'h1E00;
  LUT2 n823_s1 (
    .F(n823_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]) 
);
defparam n823_s1.INIT=4'h6;
  LUT4 n2164_s1 (
    .F(n2164_4),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n916_5) 
);
defparam n2164_s1.INIT=16'h0100;
  LUT2 n915_s1 (
    .F(n915_4),
    .I0(ff_ssg_ch_b_frequency[10]),
    .I1(n915_6) 
);
defparam n915_s1.INIT=4'h4;
  LUT3 n915_s2 (
    .F(n915_5),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(n916_5) 
);
defparam n915_s2.INIT=8'h10;
  LUT3 n916_s1 (
    .F(n916_4),
    .I0(ff_ssg_ch_b_counter[11]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(n915_6) 
);
defparam n916_s1.INIT=8'h41;
  LUT3 n916_s2 (
    .F(n916_5),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(ff_ssg_ch_b_counter[8]),
    .I2(n918_4) 
);
defparam n916_s2.INIT=8'h10;
  LUT4 n917_s1 (
    .F(n917_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(n917_5),
    .I3(ff_ssg_ch_b_frequency[9]) 
);
defparam n917_s1.INIT=16'hEF10;
  LUT4 n918_s1 (
    .F(n918_4),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(ff_ssg_ch_b_counter[6]),
    .I3(n921_4) 
);
defparam n918_s1.INIT=16'h0100;
  LUT4 n918_s2 (
    .F(n918_5),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n917_5),
    .I2(ff_ssg_ch_b_frequency[8]),
    .I3(n2164_4) 
);
defparam n918_s2.INIT=16'h4B00;
  LUT2 n919_s1 (
    .F(n919_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n917_5) 
);
defparam n919_s1.INIT=4'h6;
  LUT3 n920_s1 (
    .F(n920_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(n920_6) 
);
defparam n920_s1.INIT=8'h10;
  LUT4 n920_s2 (
    .F(n920_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(n921_4),
    .I3(ff_ssg_ch_b_counter[6]) 
);
defparam n920_s2.INIT=16'h10EF;
  LUT4 n921_s1 (
    .F(n921_4),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n921_s1.INIT=16'h0001;
  LUT4 n921_s2 (
    .F(n921_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n920_6),
    .I2(ff_ssg_ch_b_frequency[5]),
    .I3(n2164_4) 
);
defparam n921_s2.INIT=16'h4B00;
  LUT2 n922_s1 (
    .F(n922_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n920_6) 
);
defparam n922_s1.INIT=4'h6;
  LUT3 n923_s1 (
    .F(n923_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]) 
);
defparam n923_s1.INIT=8'h01;
  LUT4 n923_s2 (
    .F(n923_5),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n923_s2.INIT=16'h01FE;
  LUT4 n924_s1 (
    .F(n924_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(n2164_4) 
);
defparam n924_s1.INIT=16'h1E00;
  LUT2 n925_s1 (
    .F(n925_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]) 
);
defparam n925_s1.INIT=4'h6;
  LUT4 n2165_s1 (
    .F(n2165_4),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n1018_5) 
);
defparam n2165_s1.INIT=16'h0100;
  LUT2 n1017_s1 (
    .F(n1017_4),
    .I0(ff_ssg_ch_c_frequency[10]),
    .I1(n1017_6) 
);
defparam n1017_s1.INIT=4'h4;
  LUT3 n1017_s2 (
    .F(n1017_5),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(n1018_5) 
);
defparam n1017_s2.INIT=8'h10;
  LUT3 n1018_s1 (
    .F(n1018_4),
    .I0(ff_ssg_ch_c_counter[11]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(n1017_6) 
);
defparam n1018_s1.INIT=8'h41;
  LUT3 n1018_s2 (
    .F(n1018_5),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(ff_ssg_ch_c_counter[8]),
    .I2(n1020_4) 
);
defparam n1018_s2.INIT=8'h10;
  LUT4 n1019_s1 (
    .F(n1019_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(n1019_5),
    .I3(ff_ssg_ch_c_frequency[9]) 
);
defparam n1019_s1.INIT=16'hEF10;
  LUT4 n1020_s1 (
    .F(n1020_4),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(ff_ssg_ch_c_counter[6]),
    .I3(n1023_4) 
);
defparam n1020_s1.INIT=16'h0100;
  LUT4 n1020_s2 (
    .F(n1020_5),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n1019_5),
    .I2(ff_ssg_ch_c_frequency[8]),
    .I3(n2165_4) 
);
defparam n1020_s2.INIT=16'h4B00;
  LUT2 n1021_s1 (
    .F(n1021_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n1019_5) 
);
defparam n1021_s1.INIT=4'h6;
  LUT3 n1022_s1 (
    .F(n1022_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(n1022_6) 
);
defparam n1022_s1.INIT=8'h10;
  LUT4 n1022_s2 (
    .F(n1022_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(n1023_4),
    .I3(ff_ssg_ch_c_counter[6]) 
);
defparam n1022_s2.INIT=16'h10EF;
  LUT4 n1023_s1 (
    .F(n1023_4),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n1023_s1.INIT=16'h0001;
  LUT4 n1023_s2 (
    .F(n1023_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n1022_6),
    .I2(ff_ssg_ch_c_frequency[5]),
    .I3(n2165_4) 
);
defparam n1023_s2.INIT=16'h4B00;
  LUT2 n1024_s1 (
    .F(n1024_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n1022_6) 
);
defparam n1024_s1.INIT=4'h6;
  LUT3 n1025_s1 (
    .F(n1025_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]) 
);
defparam n1025_s1.INIT=8'h01;
  LUT4 n1025_s2 (
    .F(n1025_5),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n1025_s2.INIT=16'h01FE;
  LUT4 n1026_s1 (
    .F(n1026_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(n2165_4) 
);
defparam n1026_s1.INIT=16'h1E00;
  LUT2 n1027_s1 (
    .F(n1027_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]) 
);
defparam n1027_s1.INIT=4'h6;
  LUT2 n2166_s1 (
    .F(n2166_4),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1105_5) 
);
defparam n2166_s1.INIT=4'h4;
  LUT4 n1105_s1 (
    .F(n1105_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1105_s1.INIT=16'h0001;
  LUT4 n1105_s2 (
    .F(n1105_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]),
    .I3(ff_ssg_noise_counter[3]) 
);
defparam n1105_s2.INIT=16'h0001;
  LUT4 n1106_s1 (
    .F(n1106_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1106_s1.INIT=16'h01FE;
  LUT3 n1106_s2 (
    .F(n1106_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]) 
);
defparam n1106_s2.INIT=8'h01;
  LUT4 n1107_s1 (
    .F(n1107_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(n2166_4) 
);
defparam n1107_s1.INIT=16'h1E00;
  LUT2 n1108_s1 (
    .F(n1108_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]) 
);
defparam n1108_s1.INIT=4'h6;
  LUT4 n1258_s1 (
    .F(n1258_4),
    .I0(n1259_5),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1360_8),
    .I3(ff_ssg_envelope_counter[15]) 
);
defparam n1258_s1.INIT=16'hD000;
  LUT4 n1258_s2 (
    .F(n1258_5),
    .I0(ff_ssg_envelope_counter[15]),
    .I1(ff_ssg_envelope_counter[14]),
    .I2(n1259_5),
    .I3(n1360_8) 
);
defparam n1258_s2.INIT=16'hEF00;
  LUT3 n1258_s3 (
    .F(n1258_6),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[14]),
    .I2(n1260_5) 
);
defparam n1258_s3.INIT=8'h10;
  LUT3 n1259_s1 (
    .F(n1259_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1260_5),
    .I2(ff_ssg_envelope_frequency[14]) 
);
defparam n1259_s1.INIT=8'hB4;
  LUT2 n1259_s2 (
    .F(n1259_5),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1259_6) 
);
defparam n1259_s2.INIT=4'h4;
  LUT2 n1260_s1 (
    .F(n1260_4),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1259_6) 
);
defparam n1260_s1.INIT=4'h6;
  LUT4 n1260_s2 (
    .F(n1260_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1263_5) 
);
defparam n1260_s2.INIT=16'h0100;
  LUT4 n1261_s1 (
    .F(n1261_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(n1263_5),
    .I3(ff_ssg_envelope_frequency[12]) 
);
defparam n1261_s1.INIT=16'h10EF;
  LUT3 n1261_s2 (
    .F(n1261_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(n1261_6) 
);
defparam n1261_s2.INIT=8'h10;
  LUT3 n1262_s1 (
    .F(n1262_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1263_5),
    .I2(ff_ssg_envelope_frequency[11]) 
);
defparam n1262_s1.INIT=8'h4B;
  LUT2 n1262_s2 (
    .F(n1262_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1261_6) 
);
defparam n1262_s2.INIT=4'h4;
  LUT2 n1263_s1 (
    .F(n1263_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1261_6) 
);
defparam n1263_s1.INIT=4'h6;
  LUT4 n1263_s2 (
    .F(n1263_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1266_5) 
);
defparam n1263_s2.INIT=16'h0100;
  LUT4 n1264_s1 (
    .F(n1264_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(n1266_5),
    .I3(ff_ssg_envelope_frequency[9]) 
);
defparam n1264_s1.INIT=16'h10EF;
  LUT3 n1264_s2 (
    .F(n1264_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(n1264_6) 
);
defparam n1264_s2.INIT=8'h10;
  LUT3 n1265_s1 (
    .F(n1265_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1266_5),
    .I2(ff_ssg_envelope_frequency[8]) 
);
defparam n1265_s1.INIT=8'h4B;
  LUT2 n1265_s2 (
    .F(n1265_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1264_6) 
);
defparam n1265_s2.INIT=4'h4;
  LUT2 n1266_s1 (
    .F(n1266_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1264_6) 
);
defparam n1266_s1.INIT=4'h6;
  LUT4 n1266_s2 (
    .F(n1266_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1269_5) 
);
defparam n1266_s2.INIT=16'h0100;
  LUT4 n1267_s1 (
    .F(n1267_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(n1269_5),
    .I3(ff_ssg_envelope_frequency[6]) 
);
defparam n1267_s1.INIT=16'h10EF;
  LUT3 n1267_s2 (
    .F(n1267_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(n1267_6) 
);
defparam n1267_s2.INIT=8'h10;
  LUT3 n1268_s1 (
    .F(n1268_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1269_5),
    .I2(ff_ssg_envelope_frequency[5]) 
);
defparam n1268_s1.INIT=8'h4B;
  LUT2 n1268_s2 (
    .F(n1268_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1267_6) 
);
defparam n1268_s2.INIT=4'h4;
  LUT2 n1269_s1 (
    .F(n1269_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1267_6) 
);
defparam n1269_s1.INIT=4'h6;
  LUT4 n1269_s2 (
    .F(n1269_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1269_s2.INIT=16'h0001;
  LUT4 n1270_s1 (
    .F(n1270_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1270_s1.INIT=16'h01FE;
  LUT3 n1270_s2 (
    .F(n1270_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]) 
);
defparam n1270_s2.INIT=8'h01;
  LUT3 n1271_s1 (
    .F(n1271_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]) 
);
defparam n1271_s1.INIT=8'h1E;
  LUT2 n1271_s2 (
    .F(n1271_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]) 
);
defparam n1271_s2.INIT=4'h1;
  LUT2 n1272_s1 (
    .F(n1272_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]) 
);
defparam n1272_s1.INIT=4'h6;
  LUT4 ff_ssg_envelope_ptr_5_s3 (
    .F(ff_ssg_envelope_ptr_5_7),
    .I0(ff_continue),
    .I1(ff_hold),
    .I2(ff_ssg_envelope_ptr[5]),
    .I3(n1360_8) 
);
defparam ff_ssg_envelope_ptr_5_s3.INIT=16'h0D00;
  LUT4 w_ssg_ch_level_0_s3 (
    .F(w_ssg_ch_level_0_8),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(w_ssg_ch_level_0_10),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s3.INIT=16'hC53F;
  LUT4 w_ssg_ch_level_0_s4 (
    .F(w_ssg_ch_level_0_9),
    .I0(w_ssg_ch_level_0_11),
    .I1(w_ssg_ch_level_0_12),
    .I2(w_ssg_ch_level_0_13),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s4.INIT=16'h0A03;
  LUT4 w_ssg_ch_level_1_s3 (
    .F(w_ssg_ch_level_1_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_ch_c_volume[0]),
    .I2(w_ssg_ch_level_1_9),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_1_s3.INIT=16'h0F77;
  LUT4 w_ssg_ch_level_2_s3 (
    .F(w_ssg_ch_level_2_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_ch_c_volume[1]),
    .I2(w_ssg_ch_level_2_9),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_2_s3.INIT=16'h0F77;
  LUT4 w_ssg_ch_level_3_s3 (
    .F(w_ssg_ch_level_3_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_ch_c_volume[2]),
    .I2(w_ssg_ch_level_3_9),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_3_s3.INIT=16'h0F77;
  LUT4 w_ssg_ch_level_4_s3 (
    .F(w_ssg_ch_level_4_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_ch_c_volume[3]),
    .I2(w_ssg_ch_level_4_9),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_4_s3.INIT=16'h0F77;
  LUT4 n1424_s3 (
    .F(n1424_8),
    .I0(ff_ssg_envelope_ptr[5]),
    .I1(ff_hold),
    .I2(ff_alternate),
    .I3(ff_attack) 
);
defparam n1424_s3.INIT=16'h14EB;
  LUT2 n1360_s3 (
    .F(n1360_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack) 
);
defparam n1360_s3.INIT=4'h9;
  LUT3 n1357_s2 (
    .F(n1357_7),
    .I0(ff_ssg_envelope_ptr[2]),
    .I1(ff_ssg_envelope_ptr[1]),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1357_s2.INIT=8'h01;
  LUT4 n1356_s2 (
    .F(n1356_7),
    .I0(ff_ssg_envelope_ptr[3]),
    .I1(ff_ssg_envelope_ptr[2]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1356_s2.INIT=16'h0001;
  LUT4 n1137_s2 (
    .F(n1137_7),
    .I0(n1137_8),
    .I1(n1137_9),
    .I2(n1137_10),
    .I3(n1137_11) 
);
defparam n1137_s2.INIT=16'h8000;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(n1919_7),
    .I1(ff_ssg_ch_select[1]),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1961_7) 
);
defparam n232_s3.INIT=16'h0777;
  LUT4 n232_s4 (
    .F(n232_9),
    .I0(ff_ssg_ch_a_volume[1]),
    .I1(n1931_9),
    .I2(ff_ssg_ch_a_frequency[1]),
    .I3(n1859_9) 
);
defparam n232_s4.INIT=16'h0777;
  LUT4 n232_s5 (
    .F(n232_10),
    .I0(ff_ssg_register_ptr[1]),
    .I1(n232_12),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n232_13) 
);
defparam n232_s5.INIT=16'hEF00;
  LUT4 n232_s6 (
    .F(n232_11),
    .I0(ff_ssg_register_ptr[3]),
    .I1(n232_14),
    .I2(n232_15),
    .I3(n227_9) 
);
defparam n232_s6.INIT=16'h0700;
  LUT4 n231_s3 (
    .F(n231_8),
    .I0(n1867_7),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(n1859_9) 
);
defparam n231_s3.INIT=16'h0777;
  LUT4 n231_s4 (
    .F(n231_9),
    .I0(ff_ssg_envelope_frequency[2]),
    .I1(n1977_7),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(n1883_7) 
);
defparam n231_s4.INIT=16'h0777;
  LUT4 n231_s5 (
    .F(n231_10),
    .I0(ff_ssg_register_ptr[1]),
    .I1(n1899_7),
    .I2(n231_12),
    .I3(n227_9) 
);
defparam n231_s5.INIT=16'hF700;
  LUT4 n231_s6 (
    .F(n231_11),
    .I0(n1941_5),
    .I1(n231_13),
    .I2(n231_14),
    .I3(n231_15) 
);
defparam n231_s6.INIT=16'h0D00;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n228_10),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n1899_6) 
);
defparam n228_s3.INIT=16'h8300;
  LUT4 n228_s4 (
    .F(n228_9),
    .I0(n1919_7),
    .I1(ff_ssg_ch_select[5]),
    .I2(n228_11),
    .I3(n227_9) 
);
defparam n228_s4.INIT=16'h0700;
  LUT3 n227_s3 (
    .F(n227_8),
    .I0(n1977_7),
    .I1(ff_ssg_envelope_frequency[6]),
    .I2(n227_10) 
);
defparam n227_s3.INIT=8'h07;
  LUT4 n227_s4 (
    .F(n227_9),
    .I0(bus_write),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n138_6),
    .I3(n313_5) 
);
defparam n227_s4.INIT=16'h4000;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(n1883_7),
    .I1(ff_ssg_ch_b_frequency[7]),
    .I2(ff_ssg_ch_a_frequency[7]),
    .I3(n1859_9) 
);
defparam n226_s3.INIT=16'h0777;
  LUT4 n226_s4 (
    .F(n226_9),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1977_7),
    .I2(n226_10),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n226_s4.INIT=16'h0777;
  LUT4 n813_s3 (
    .F(n813_6),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_ch_a_frequency[9]),
    .I3(n815_5) 
);
defparam n813_s3.INIT=16'h0100;
  LUT4 n815_s2 (
    .F(n815_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n818_6) 
);
defparam n815_s2.INIT=16'h0100;
  LUT4 n818_s3 (
    .F(n818_6),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(ff_ssg_ch_a_frequency[3]) 
);
defparam n818_s3.INIT=16'h0001;
  LUT4 n915_s3 (
    .F(n915_6),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_ch_b_frequency[9]),
    .I3(n917_5) 
);
defparam n915_s3.INIT=16'h0100;
  LUT4 n917_s2 (
    .F(n917_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n920_6) 
);
defparam n917_s2.INIT=16'h0100;
  LUT4 n920_s3 (
    .F(n920_6),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(ff_ssg_ch_b_frequency[3]) 
);
defparam n920_s3.INIT=16'h0001;
  LUT4 n1017_s3 (
    .F(n1017_6),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_ch_c_frequency[9]),
    .I3(n1019_5) 
);
defparam n1017_s3.INIT=16'h0100;
  LUT4 n1019_s2 (
    .F(n1019_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n1022_6) 
);
defparam n1019_s2.INIT=16'h0100;
  LUT4 n1022_s3 (
    .F(n1022_6),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(ff_ssg_ch_c_frequency[3]) 
);
defparam n1022_s3.INIT=16'h0001;
  LUT4 n1259_s3 (
    .F(n1259_6),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(ff_ssg_envelope_counter[12]),
    .I3(n1261_6) 
);
defparam n1259_s3.INIT=16'h0100;
  LUT4 n1261_s3 (
    .F(n1261_6),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1264_6) 
);
defparam n1261_s3.INIT=16'h0100;
  LUT4 n1264_s3 (
    .F(n1264_6),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1267_6) 
);
defparam n1264_s3.INIT=16'h0100;
  LUT4 n1267_s3 (
    .F(n1267_6),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1267_s3.INIT=16'h0001;
  LUT3 w_ssg_ch_level_0_s5 (
    .F(w_ssg_ch_level_0_10),
    .I0(ff_ssg_ch_b_volume[4]),
    .I1(ff_ssg_ch_a_volume[4]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s5.INIT=8'h3A;
  LUT4 w_ssg_ch_level_0_s6 (
    .F(w_ssg_ch_level_0_11),
    .I0(ff_ssg_ch_c_tone_wave),
    .I1(ff_ssg_ch_select[2]),
    .I2(w_ssg_ch_level_0_14),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s6.INIT=16'h0FEE;
  LUT3 w_ssg_ch_level_0_s7 (
    .F(w_ssg_ch_level_0_12),
    .I0(ff_ssg_ch_select[1]),
    .I1(ff_ssg_ch_b_tone_wave),
    .I2(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s7.INIT=8'h10;
  LUT4 w_ssg_ch_level_0_s8 (
    .F(w_ssg_ch_level_0_13),
    .I0(ff_ssg_ch_select[5]),
    .I1(ff_ssg_state[1]),
    .I2(ff_ssg_noise),
    .I3(w_ssg_ch_level_0_15) 
);
defparam w_ssg_ch_level_0_s8.INIT=16'h0D00;
  LUT3 w_ssg_ch_level_1_s4 (
    .F(w_ssg_ch_level_1_9),
    .I0(ff_ssg_ch_b_volume[0]),
    .I1(ff_ssg_ch_a_volume[0]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_1_s4.INIT=8'hCA;
  LUT3 w_ssg_ch_level_2_s4 (
    .F(w_ssg_ch_level_2_9),
    .I0(ff_ssg_ch_b_volume[1]),
    .I1(ff_ssg_ch_a_volume[1]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_2_s4.INIT=8'hCA;
  LUT3 w_ssg_ch_level_3_s4 (
    .F(w_ssg_ch_level_3_9),
    .I0(ff_ssg_ch_b_volume[2]),
    .I1(ff_ssg_ch_a_volume[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s4.INIT=8'hCA;
  LUT3 w_ssg_ch_level_4_s4 (
    .F(w_ssg_ch_level_4_9),
    .I0(ff_ssg_ch_b_volume[3]),
    .I1(ff_ssg_ch_a_volume[3]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_4_s4.INIT=8'hCA;
  LUT4 n1137_s3 (
    .F(n1137_8),
    .I0(ff_ssg_noise_generator[4]),
    .I1(ff_ssg_noise_generator[5]),
    .I2(ff_ssg_noise_generator[6]),
    .I3(ff_ssg_noise_generator[7]) 
);
defparam n1137_s3.INIT=16'h0001;
  LUT4 n1137_s4 (
    .F(n1137_9),
    .I0(ff_ssg_noise_generator[12]),
    .I1(ff_ssg_noise_generator[14]),
    .I2(ff_ssg_noise_generator[15]),
    .I3(ff_ssg_noise_generator[17]) 
);
defparam n1137_s4.INIT=16'h0001;
  LUT4 n1137_s5 (
    .F(n1137_10),
    .I0(ff_ssg_noise_generator[8]),
    .I1(ff_ssg_noise_generator[9]),
    .I2(ff_ssg_noise_generator[10]),
    .I3(ff_ssg_noise_generator[11]) 
);
defparam n1137_s5.INIT=16'h0001;
  LUT4 n1137_s6 (
    .F(n1137_11),
    .I0(ff_ssg_noise_generator[0]),
    .I1(ff_ssg_noise_generator[1]),
    .I2(ff_ssg_noise_generator[2]),
    .I3(ff_ssg_noise_generator[3]) 
);
defparam n1137_s6.INIT=16'h0001;
  LUT4 n232_s7 (
    .F(n232_12),
    .I0(ff_ssg_ch_a_frequency[9]),
    .I1(ff_alternate),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n232_s7.INIT=16'h3FF5;
  LUT4 n232_s8 (
    .F(n232_13),
    .I0(ff_ssg_ch_b_frequency[9]),
    .I1(n1867_7),
    .I2(ff_ssg_ch_b_frequency[1]),
    .I3(n1883_7) 
);
defparam n232_s8.INIT=16'h0777;
  LUT4 n232_s9 (
    .F(n232_14),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_ch_b_volume[1]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n232_16) 
);
defparam n232_s9.INIT=16'h00F8;
  LUT4 n232_s10 (
    .F(n232_15),
    .I0(ff_ssg_noise_frequency[1]),
    .I1(n232_17),
    .I2(ff_ssg_register_ptr[1]),
    .I3(n1899_7) 
);
defparam n232_s10.INIT=16'h8300;
  LUT3 n231_s7 (
    .F(n231_12),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n231_s7.INIT=8'h35;
  LUT4 n231_s8 (
    .F(n231_13),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(ff_ssg_ch_b_volume[2]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n231_s8.INIT=16'hF53F;
  LUT4 n231_s9 (
    .F(n231_14),
    .I0(n231_16),
    .I1(n231_17),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n231_s9.INIT=16'h0A03;
  LUT4 n231_s10 (
    .F(n231_15),
    .I0(ff_attack),
    .I1(n1993_5),
    .I2(ff_ssg_envelope_frequency[10]),
    .I3(n1961_7) 
);
defparam n231_s10.INIT=16'h0777;
  LUT4 n228_s5 (
    .F(n228_10),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n228_s5.INIT=16'hF503;
  LUT2 n228_s6 (
    .F(n228_11),
    .I0(ff_ssg_envelope_frequency[5]),
    .I1(n1977_7) 
);
defparam n228_s6.INIT=4'h8;
  LUT4 n227_s5 (
    .F(n227_10),
    .I0(ff_ssg_envelope_frequency[14]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(n227_11),
    .I3(n1899_6) 
);
defparam n227_s5.INIT=16'h0B00;
  LUT4 n226_s5 (
    .F(n226_10),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_envelope_frequency[15]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n1899_6) 
);
defparam n226_s5.INIT=16'hCA00;
  LUT2 w_ssg_ch_level_0_s9 (
    .F(w_ssg_ch_level_0_14),
    .I0(ff_ssg_ch_select[0]),
    .I1(ff_ssg_ch_a_tone_wave) 
);
defparam w_ssg_ch_level_0_s9.INIT=4'h1;
  LUT4 w_ssg_ch_level_0_s10 (
    .F(w_ssg_ch_level_0_15),
    .I0(ff_ssg_ch_select[3]),
    .I1(ff_ssg_ch_select[4]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s10.INIT=16'h5F30;
  LUT4 n232_s11 (
    .F(n232_16),
    .I0(ff_port_a[1]),
    .I1(n232_18),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n232_s11.INIT=16'hF53C;
  LUT4 n232_s12 (
    .F(n232_17),
    .I0(ff_ssg_ch_c_frequency[1]),
    .I1(ff_ssg_ch_c_frequency[9]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n232_s12.INIT=16'h03F5;
  LUT4 n231_s11 (
    .F(n231_16),
    .I0(ff_ssg_ch_c_frequency[2]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n231_s11.INIT=16'h0C0A;
  LUT4 n231_s12 (
    .F(n231_17),
    .I0(ff_ssg_ch_a_volume[2]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n231_s12.INIT=16'hF53F;
  LUT4 n227_s6 (
    .F(n227_11),
    .I0(ff_ssg_ch_a_frequency[6]),
    .I1(ff_ssg_ch_c_frequency[6]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n227_s6.INIT=16'h03F5;
  LUT4 n232_s13 (
    .F(n232_18),
    .I0(ff_ssg_envelope_frequency[1]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_ch_c_volume[1]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n232_s13.INIT=16'hBB0F;
  LUT3 n132_s2 (
    .F(n132_6),
    .I0(bus_write),
    .I1(audio_mclk_d),
    .I2(n138_6) 
);
defparam n132_s2.INIT=8'hBF;
  LUT4 ff_ssg_noise_counter_4_s4 (
    .F(ff_ssg_noise_counter_4_9),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(ff_ssg_noise_counter[4]),
    .I2(n1105_5),
    .I3(n1105_4) 
);
defparam ff_ssg_noise_counter_4_s4.INIT=16'h1000;
  LUT4 n1109_s1 (
    .F(n1109_5),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1105_5),
    .I2(ff_ssg_noise_frequency[0]),
    .I3(ff_ssg_noise_counter[0]) 
);
defparam n1109_s1.INIT=16'h00BF;
  LUT4 n2166_s2 (
    .F(n2166_6),
    .I0(ff_ssg_state[4]),
    .I1(n784_3),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1105_5) 
);
defparam n2166_s2.INIT=16'h0400;
  LUT4 n2060_s3 (
    .F(n2060_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n1899_7),
    .I3(n2060_5) 
);
defparam n2060_s3.INIT=16'h1000;
  LUT4 n1356_s3 (
    .F(n1356_9),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1356_7) 
);
defparam n1356_s3.INIT=16'h6FF6;
  LUT4 n1357_s3 (
    .F(n1357_9),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1357_7) 
);
defparam n1357_s3.INIT=16'h6FF6;
  LUT4 n1359_s2 (
    .F(n1359_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1359_s2.INIT=16'hF66F;
  LUT3 n1360_s4 (
    .F(n1360_10),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1360_s4.INIT=8'h6F;
  LUT3 n2154_s2 (
    .F(n2154_6),
    .I0(n1993_5),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2154_s2.INIT=8'h80;
  LUT3 n2138_s2 (
    .F(n2138_6),
    .I0(n1977_7),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2138_s2.INIT=8'h80;
  LUT3 n2122_s2 (
    .F(n2122_6),
    .I0(n1961_7),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2122_s2.INIT=8'h80;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(n1931_9),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2092_s2.INIT=8'h80;
  LUT3 n2080_s2 (
    .F(n2080_6),
    .I0(n1919_7),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2080_s2.INIT=8'h80;
  LUT3 n2020_s2 (
    .F(n2020_6),
    .I0(n1859_9),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2020_s2.INIT=8'h80;
  LUT3 n2028_s2 (
    .F(n2028_6),
    .I0(n1867_7),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2028_s2.INIT=8'h80;
  LUT3 n2044_s2 (
    .F(n2044_6),
    .I0(n1883_7),
    .I1(ff_ssg_register_ptr[4]),
    .I2(n1899_8) 
);
defparam n2044_s2.INIT=8'h80;
  LUT4 n19_s1 (
    .F(n19_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[3]) 
);
defparam n19_s1.INIT=16'hFE01;
  LUT3 n20_s1 (
    .F(n20_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n20_s1.INIT=8'hA9;
  LUT3 n1545_s2 (
    .F(n1545_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1533_1) 
);
defparam n1545_s2.INIT=8'hE0;
  LUT3 n1546_s2 (
    .F(n1546_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1534_1) 
);
defparam n1546_s2.INIT=8'hE0;
  LUT3 n1547_s2 (
    .F(n1547_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1535_1) 
);
defparam n1547_s2.INIT=8'hE0;
  LUT3 n1548_s2 (
    .F(n1548_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1536_1) 
);
defparam n1548_s2.INIT=8'hE0;
  LUT3 n1549_s2 (
    .F(n1549_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1537_1) 
);
defparam n1549_s2.INIT=8'hE0;
  LUT3 n1550_s2 (
    .F(n1550_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1538_1) 
);
defparam n1550_s2.INIT=8'hE0;
  LUT3 n1551_s2 (
    .F(n1551_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1539_1) 
);
defparam n1551_s2.INIT=8'hE0;
  LUT3 ff_ssg_mixer_3_s3 (
    .F(ff_ssg_mixer_3_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(ff_enable) 
);
defparam ff_ssg_mixer_3_s3.INIT=8'hE0;
  LUT3 n2198_s2 (
    .F(n2198_6),
    .I0(ff_enable),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n2198_s2.INIT=8'h02;
  LUT3 n880_s3 (
    .F(n880_7),
    .I0(n784_3),
    .I1(n2163_4),
    .I2(ff_ssg_ch_a_tone_wave) 
);
defparam n880_s3.INIT=8'h78;
  LUT3 n982_s3 (
    .F(n982_7),
    .I0(n784_3),
    .I1(n2164_4),
    .I2(ff_ssg_ch_b_tone_wave) 
);
defparam n982_s3.INIT=8'h78;
  LUT3 n1084_s3 (
    .F(n1084_7),
    .I0(n784_3),
    .I1(n2165_4),
    .I2(ff_ssg_ch_c_tone_wave) 
);
defparam n1084_s3.INIT=8'h78;
  LUT4 n1544_s3 (
    .F(n1544_10),
    .I0(n1399_11),
    .I1(GND),
    .I2(ff_ssg_mixer[11]),
    .I3(n1533_2) 
);
defparam n1544_s3.INIT=16'h4114;
  DFFRE ff_port_a_1_s0 (
    .Q(ff_port_a[1]),
    .D(dipsw_d[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
  DFFSE ff_rdata_7_s0 (
    .Q(w_rdata1_7),
    .D(n226_7),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_enable) 
);
  DFFSE ff_rdata_6_s0 (
    .Q(w_rdata1_6),
    .D(n227_7),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_enable) 
);
  DFFSE ff_rdata_5_s0 (
    .Q(w_rdata1_5),
    .D(n228_7),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_enable) 
);
  DFFSE ff_rdata_2_s0 (
    .Q(w_rdata1_2),
    .D(n231_7),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_enable) 
);
  DFFSE ff_rdata_1_s0 (
    .Q(w_rdata1_1),
    .D(n232_7),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_enable) 
);
  DFFSE ff_ssg_ch_a_frequency_11_s0 (
    .Q(ff_ssg_ch_a_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2004_4) 
);
  DFFSE ff_ssg_ch_a_frequency_10_s0 (
    .Q(ff_ssg_ch_a_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2004_4) 
);
  DFFSE ff_ssg_ch_a_frequency_9_s0 (
    .Q(ff_ssg_ch_a_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2004_4) 
);
  DFFSE ff_ssg_ch_a_frequency_8_s0 (
    .Q(ff_ssg_ch_a_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2004_4) 
);
  DFFSE ff_ssg_ch_a_frequency_7_s0 (
    .Q(ff_ssg_ch_a_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_6_s0 (
    .Q(ff_ssg_ch_a_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_5_s0 (
    .Q(ff_ssg_ch_a_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_4_s0 (
    .Q(ff_ssg_ch_a_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_3_s0 (
    .Q(ff_ssg_ch_a_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_2_s0 (
    .Q(ff_ssg_ch_a_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_1_s0 (
    .Q(ff_ssg_ch_a_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_a_frequency_0_s0 (
    .Q(ff_ssg_ch_a_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2020_6) 
);
  DFFSE ff_ssg_ch_b_frequency_11_s0 (
    .Q(ff_ssg_ch_b_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2028_6) 
);
  DFFSE ff_ssg_ch_b_frequency_10_s0 (
    .Q(ff_ssg_ch_b_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2028_6) 
);
  DFFSE ff_ssg_ch_b_frequency_9_s0 (
    .Q(ff_ssg_ch_b_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2028_6) 
);
  DFFSE ff_ssg_ch_b_frequency_8_s0 (
    .Q(ff_ssg_ch_b_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2028_6) 
);
  DFFSE ff_ssg_ch_b_frequency_7_s0 (
    .Q(ff_ssg_ch_b_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_6_s0 (
    .Q(ff_ssg_ch_b_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_5_s0 (
    .Q(ff_ssg_ch_b_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_4_s0 (
    .Q(ff_ssg_ch_b_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_3_s0 (
    .Q(ff_ssg_ch_b_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_2_s0 (
    .Q(ff_ssg_ch_b_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_1_s0 (
    .Q(ff_ssg_ch_b_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_b_frequency_0_s0 (
    .Q(ff_ssg_ch_b_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2044_6) 
);
  DFFSE ff_ssg_ch_c_frequency_11_s0 (
    .Q(ff_ssg_ch_c_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2052_4) 
);
  DFFSE ff_ssg_ch_c_frequency_10_s0 (
    .Q(ff_ssg_ch_c_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2052_4) 
);
  DFFSE ff_ssg_ch_c_frequency_9_s0 (
    .Q(ff_ssg_ch_c_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2052_4) 
);
  DFFSE ff_ssg_ch_c_frequency_8_s0 (
    .Q(ff_ssg_ch_c_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2052_4) 
);
  DFFSE ff_ssg_ch_c_frequency_7_s0 (
    .Q(ff_ssg_ch_c_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_6_s0 (
    .Q(ff_ssg_ch_c_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_5_s0 (
    .Q(ff_ssg_ch_c_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_4_s0 (
    .Q(ff_ssg_ch_c_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_3_s0 (
    .Q(ff_ssg_ch_c_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_2_s0 (
    .Q(ff_ssg_ch_c_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_1_s0 (
    .Q(ff_ssg_ch_c_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFSE ff_ssg_ch_c_frequency_0_s0 (
    .Q(ff_ssg_ch_c_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2060_7) 
);
  DFFRE ff_ssg_noise_frequency_4_s0 (
    .Q(ff_ssg_noise_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2070_4) 
);
  DFFRE ff_ssg_noise_frequency_3_s0 (
    .Q(ff_ssg_noise_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2070_4) 
);
  DFFRE ff_ssg_noise_frequency_2_s0 (
    .Q(ff_ssg_noise_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2070_4) 
);
  DFFRE ff_ssg_noise_frequency_1_s0 (
    .Q(ff_ssg_noise_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2070_4) 
);
  DFFRE ff_ssg_noise_frequency_0_s0 (
    .Q(ff_ssg_noise_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2070_4) 
);
  DFFRE ff_ssg_ch_select_5_s0 (
    .Q(ff_ssg_ch_select[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2080_6) 
);
  DFFRE ff_ssg_ch_select_4_s0 (
    .Q(ff_ssg_ch_select[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2080_6) 
);
  DFFRE ff_ssg_ch_select_3_s0 (
    .Q(ff_ssg_ch_select[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2080_6) 
);
  DFFRE ff_ssg_ch_select_2_s0 (
    .Q(ff_ssg_ch_select[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2080_6) 
);
  DFFRE ff_ssg_ch_select_1_s0 (
    .Q(ff_ssg_ch_select[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2080_6) 
);
  DFFRE ff_ssg_ch_select_0_s0 (
    .Q(ff_ssg_ch_select[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2080_6) 
);
  DFFRE ff_ssg_ch_a_volume_4_s0 (
    .Q(ff_ssg_ch_a_volume[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2092_6) 
);
  DFFRE ff_ssg_ch_a_volume_3_s0 (
    .Q(ff_ssg_ch_a_volume[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2092_6) 
);
  DFFRE ff_ssg_ch_a_volume_2_s0 (
    .Q(ff_ssg_ch_a_volume[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2092_6) 
);
  DFFRE ff_ssg_ch_a_volume_1_s0 (
    .Q(ff_ssg_ch_a_volume[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2092_6) 
);
  DFFRE ff_ssg_ch_a_volume_0_s0 (
    .Q(ff_ssg_ch_a_volume[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2092_6) 
);
  DFFRE ff_ssg_ch_b_volume_4_s0 (
    .Q(ff_ssg_ch_b_volume[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2102_4) 
);
  DFFRE ff_ssg_ch_b_volume_3_s0 (
    .Q(ff_ssg_ch_b_volume[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2102_4) 
);
  DFFRE ff_ssg_ch_b_volume_2_s0 (
    .Q(ff_ssg_ch_b_volume[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2102_4) 
);
  DFFRE ff_ssg_ch_b_volume_1_s0 (
    .Q(ff_ssg_ch_b_volume[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2102_4) 
);
  DFFRE ff_ssg_ch_b_volume_0_s0 (
    .Q(ff_ssg_ch_b_volume[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2102_4) 
);
  DFFRE ff_ssg_ch_c_volume_4_s0 (
    .Q(ff_ssg_ch_c_volume[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2112_4) 
);
  DFFRE ff_ssg_ch_c_volume_3_s0 (
    .Q(ff_ssg_ch_c_volume[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2112_4) 
);
  DFFRE ff_ssg_ch_c_volume_2_s0 (
    .Q(ff_ssg_ch_c_volume[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2112_4) 
);
  DFFRE ff_ssg_ch_c_volume_1_s0 (
    .Q(ff_ssg_ch_c_volume[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2112_4) 
);
  DFFRE ff_ssg_ch_c_volume_0_s0 (
    .Q(ff_ssg_ch_c_volume[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2112_4) 
);
  DFFSE ff_ssg_envelope_frequency_15_s0 (
    .Q(ff_ssg_envelope_frequency[15]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_14_s0 (
    .Q(ff_ssg_envelope_frequency[14]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_13_s0 (
    .Q(ff_ssg_envelope_frequency[13]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_12_s0 (
    .Q(ff_ssg_envelope_frequency[12]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_11_s0 (
    .Q(ff_ssg_envelope_frequency[11]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_10_s0 (
    .Q(ff_ssg_envelope_frequency[10]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_9_s0 (
    .Q(ff_ssg_envelope_frequency[9]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_8_s0 (
    .Q(ff_ssg_envelope_frequency[8]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2122_6) 
);
  DFFSE ff_ssg_envelope_frequency_7_s0 (
    .Q(ff_ssg_envelope_frequency[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_6_s0 (
    .Q(ff_ssg_envelope_frequency[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_5_s0 (
    .Q(ff_ssg_envelope_frequency[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_4_s0 (
    .Q(ff_ssg_envelope_frequency[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_3_s0 (
    .Q(ff_ssg_envelope_frequency[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_2_s0 (
    .Q(ff_ssg_envelope_frequency[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_1_s0 (
    .Q(ff_ssg_envelope_frequency[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_ssg_envelope_frequency_0_s0 (
    .Q(ff_ssg_envelope_frequency[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2138_6) 
);
  DFFSE ff_hold_s0 (
    .Q(ff_hold),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2154_6) 
);
  DFFSE ff_alternate_s0 (
    .Q(ff_alternate),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2154_6) 
);
  DFFSE ff_attack_s0 (
    .Q(ff_attack),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2154_6) 
);
  DFFSE ff_continue_s0 (
    .Q(ff_continue),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n2154_6) 
);
  DFFRE ff_ssg_envelope_req_s0 (
    .Q(ff_ssg_envelope_req),
    .D(n604_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2154_6) 
);
  DFFRE ff_ssg_ch_a_counter_11_s0 (
    .Q(ff_ssg_ch_a_counter[11]),
    .D(n813_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_10_s0 (
    .Q(ff_ssg_ch_a_counter[10]),
    .D(n814_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_9_s0 (
    .Q(ff_ssg_ch_a_counter[9]),
    .D(n815_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_8_s0 (
    .Q(ff_ssg_ch_a_counter[8]),
    .D(n816_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_7_s0 (
    .Q(ff_ssg_ch_a_counter[7]),
    .D(n817_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_6_s0 (
    .Q(ff_ssg_ch_a_counter[6]),
    .D(n818_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_5_s0 (
    .Q(ff_ssg_ch_a_counter[5]),
    .D(n819_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_4_s0 (
    .Q(ff_ssg_ch_a_counter[4]),
    .D(n820_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_3_s0 (
    .Q(ff_ssg_ch_a_counter[3]),
    .D(n821_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_2_s0 (
    .Q(ff_ssg_ch_a_counter[2]),
    .D(n822_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_1_s0 (
    .Q(ff_ssg_ch_a_counter[1]),
    .D(n823_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_a_counter_0_s0 (
    .Q(ff_ssg_ch_a_counter[0]),
    .D(n824_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_a_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_11_s0 (
    .Q(ff_ssg_ch_b_counter[11]),
    .D(n915_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_10_s0 (
    .Q(ff_ssg_ch_b_counter[10]),
    .D(n916_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_9_s0 (
    .Q(ff_ssg_ch_b_counter[9]),
    .D(n917_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_8_s0 (
    .Q(ff_ssg_ch_b_counter[8]),
    .D(n918_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_7_s0 (
    .Q(ff_ssg_ch_b_counter[7]),
    .D(n919_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_6_s0 (
    .Q(ff_ssg_ch_b_counter[6]),
    .D(n920_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_5_s0 (
    .Q(ff_ssg_ch_b_counter[5]),
    .D(n921_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_4_s0 (
    .Q(ff_ssg_ch_b_counter[4]),
    .D(n922_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_3_s0 (
    .Q(ff_ssg_ch_b_counter[3]),
    .D(n923_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_2_s0 (
    .Q(ff_ssg_ch_b_counter[2]),
    .D(n924_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_1_s0 (
    .Q(ff_ssg_ch_b_counter[1]),
    .D(n925_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_b_counter_0_s0 (
    .Q(ff_ssg_ch_b_counter[0]),
    .D(n926_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_b_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_11_s0 (
    .Q(ff_ssg_ch_c_counter[11]),
    .D(n1017_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_10_s0 (
    .Q(ff_ssg_ch_c_counter[10]),
    .D(n1018_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_9_s0 (
    .Q(ff_ssg_ch_c_counter[9]),
    .D(n1019_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_8_s0 (
    .Q(ff_ssg_ch_c_counter[8]),
    .D(n1020_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_7_s0 (
    .Q(ff_ssg_ch_c_counter[7]),
    .D(n1021_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_6_s0 (
    .Q(ff_ssg_ch_c_counter[6]),
    .D(n1022_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_5_s0 (
    .Q(ff_ssg_ch_c_counter[5]),
    .D(n1023_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_4_s0 (
    .Q(ff_ssg_ch_c_counter[4]),
    .D(n1024_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_3_s0 (
    .Q(ff_ssg_ch_c_counter[3]),
    .D(n1025_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_2_s0 (
    .Q(ff_ssg_ch_c_counter[2]),
    .D(n1026_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_1_s0 (
    .Q(ff_ssg_ch_c_counter[1]),
    .D(n1027_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_ch_c_counter_0_s0 (
    .Q(ff_ssg_ch_c_counter[0]),
    .D(n1028_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_ch_c_counter_11_6) 
);
  DFFRE ff_ssg_noise_counter_4_s0 (
    .Q(ff_ssg_noise_counter[4]),
    .D(n1105_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_3_s0 (
    .Q(ff_ssg_noise_counter[3]),
    .D(n1106_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_2_s0 (
    .Q(ff_ssg_noise_counter[2]),
    .D(n1107_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_1_s0 (
    .Q(ff_ssg_noise_counter[1]),
    .D(n1108_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_counter_0_s0 (
    .Q(ff_ssg_noise_counter[0]),
    .D(n1109_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_noise_counter_4_6) 
);
  DFFRE ff_ssg_noise_generator_17_s0 (
    .Q(ff_ssg_noise_generator[17]),
    .D(ff_ssg_noise_generator[16]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_16_s0 (
    .Q(ff_ssg_noise_generator[16]),
    .D(ff_ssg_noise_generator[15]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_15_s0 (
    .Q(ff_ssg_noise_generator[15]),
    .D(ff_ssg_noise_generator[14]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_14_s0 (
    .Q(ff_ssg_noise_generator[14]),
    .D(ff_ssg_noise_generator[13]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_13_s0 (
    .Q(ff_ssg_noise_generator[13]),
    .D(ff_ssg_noise_generator[12]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_12_s0 (
    .Q(ff_ssg_noise_generator[12]),
    .D(ff_ssg_noise_generator[11]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_11_s0 (
    .Q(ff_ssg_noise_generator[11]),
    .D(ff_ssg_noise_generator[10]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_10_s0 (
    .Q(ff_ssg_noise_generator[10]),
    .D(ff_ssg_noise_generator[9]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_9_s0 (
    .Q(ff_ssg_noise_generator[9]),
    .D(ff_ssg_noise_generator[8]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_8_s0 (
    .Q(ff_ssg_noise_generator[8]),
    .D(ff_ssg_noise_generator[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_7_s0 (
    .Q(ff_ssg_noise_generator[7]),
    .D(ff_ssg_noise_generator[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_6_s0 (
    .Q(ff_ssg_noise_generator[6]),
    .D(ff_ssg_noise_generator[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_5_s0 (
    .Q(ff_ssg_noise_generator[5]),
    .D(ff_ssg_noise_generator[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_4_s0 (
    .Q(ff_ssg_noise_generator[4]),
    .D(ff_ssg_noise_generator[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_3_s0 (
    .Q(ff_ssg_noise_generator[3]),
    .D(ff_ssg_noise_generator[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_2_s0 (
    .Q(ff_ssg_noise_generator[2]),
    .D(ff_ssg_noise_generator[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_1_s0 (
    .Q(ff_ssg_noise_generator[1]),
    .D(ff_ssg_noise_generator[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_generator_0_s0 (
    .Q(ff_ssg_noise_generator[0]),
    .D(n1137_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2166_6) 
);
  DFFRE ff_ssg_noise_s0 (
    .Q(ff_ssg_noise),
    .D(ff_ssg_noise_generator[17]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_envelope_counter_15_s0 (
    .Q(ff_ssg_envelope_counter[15]),
    .D(n1258_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_14_s0 (
    .Q(ff_ssg_envelope_counter[14]),
    .D(n1259_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_13_s0 (
    .Q(ff_ssg_envelope_counter[13]),
    .D(n1260_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_12_s0 (
    .Q(ff_ssg_envelope_counter[12]),
    .D(n1261_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_11_s0 (
    .Q(ff_ssg_envelope_counter[11]),
    .D(n1262_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_10_s0 (
    .Q(ff_ssg_envelope_counter[10]),
    .D(n1263_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_9_s0 (
    .Q(ff_ssg_envelope_counter[9]),
    .D(n1264_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_8_s0 (
    .Q(ff_ssg_envelope_counter[8]),
    .D(n1265_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_7_s0 (
    .Q(ff_ssg_envelope_counter[7]),
    .D(n1266_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_6_s0 (
    .Q(ff_ssg_envelope_counter[6]),
    .D(n1267_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_5_s0 (
    .Q(ff_ssg_envelope_counter[5]),
    .D(n1268_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_4_s0 (
    .Q(ff_ssg_envelope_counter[4]),
    .D(n1269_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_3_s0 (
    .Q(ff_ssg_envelope_counter[3]),
    .D(n1270_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_2_s0 (
    .Q(ff_ssg_envelope_counter[2]),
    .D(n1271_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_1_s0 (
    .Q(ff_ssg_envelope_counter[1]),
    .D(n1272_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFRE ff_ssg_envelope_counter_0_s0 (
    .Q(ff_ssg_envelope_counter[0]),
    .D(n1273_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_envelope_counter_15_6) 
);
  DFFSE ff_ssg_envelope_ptr_5_s0 (
    .Q(ff_ssg_envelope_ptr[5]),
    .D(n1355_6),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_4_s0 (
    .Q(ff_ssg_envelope_ptr[4]),
    .D(n1356_9),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_3_s0 (
    .Q(ff_ssg_envelope_ptr[3]),
    .D(n1357_9),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_2_s0 (
    .Q(ff_ssg_envelope_ptr[2]),
    .D(n1358_6),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_1_s0 (
    .Q(ff_ssg_envelope_ptr[1]),
    .D(n1359_8),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFSE ff_ssg_envelope_ptr_0_s0 (
    .Q(ff_ssg_envelope_ptr[0]),
    .D(n1360_10),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(ff_ssg_envelope_ptr_5_6) 
);
  DFFRE ff_ssg_envelope_volume_4_s0 (
    .Q(ff_ssg_envelope_volume[4]),
    .D(n1420_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_3_s0 (
    .Q(ff_ssg_envelope_volume[3]),
    .D(n1421_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_2_s0 (
    .Q(ff_ssg_envelope_volume[2]),
    .D(n1422_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_1_s0 (
    .Q(ff_ssg_envelope_volume[1]),
    .D(n1423_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_volume_0_s0 (
    .Q(ff_ssg_envelope_volume[0]),
    .D(n1424_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_envelope_ack_s0 (
    .Q(ff_ssg_envelope_ack),
    .D(ff_ssg_envelope_req),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n784_3) 
);
  DFFRE ff_ssg_mixer_11_s0 (
    .Q(ff_ssg_mixer[11]),
    .D(n1544_10),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_10_s0 (
    .Q(ff_ssg_mixer[10]),
    .D(n1545_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_9_s0 (
    .Q(ff_ssg_mixer[9]),
    .D(n1546_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_8_s0 (
    .Q(ff_ssg_mixer[8]),
    .D(n1547_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_7_s0 (
    .Q(ff_ssg_mixer[7]),
    .D(n1548_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_6_s0 (
    .Q(ff_ssg_mixer[6]),
    .D(n1549_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_5_s0 (
    .Q(ff_ssg_mixer[5]),
    .D(n1550_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_4_s0 (
    .Q(ff_ssg_mixer[4]),
    .D(n1551_8),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_enable) 
);
  DFFRE ff_ssg_mixer_3_s0 (
    .Q(ff_ssg_mixer[3]),
    .D(n1540_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_ssg_mixer_2_s0 (
    .Q(ff_ssg_mixer[2]),
    .D(n1541_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_ssg_mixer_1_s0 (
    .Q(ff_ssg_mixer[1]),
    .D(n1542_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_ssg_mixer_0_s0 (
    .Q(ff_ssg_mixer[0]),
    .D(n1543_1),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(ff_ssg_mixer_3_8) 
);
  DFFRE ff_sound_out_11_s0 (
    .Q(w_ssg_out_r[11]),
    .D(ff_ssg_mixer[11]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_10_s0 (
    .Q(w_ssg_out_r[10]),
    .D(ff_ssg_mixer[10]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_9_s0 (
    .Q(w_ssg_out_r[9]),
    .D(ff_ssg_mixer[9]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_8_s0 (
    .Q(w_ssg_out_r[8]),
    .D(ff_ssg_mixer[8]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_7_s0 (
    .Q(w_ssg_out_r[7]),
    .D(ff_ssg_mixer[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_6_s0 (
    .Q(w_ssg_out_r[6]),
    .D(ff_ssg_mixer[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_5_s0 (
    .Q(w_ssg_out_r[5]),
    .D(ff_ssg_mixer[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_4_s0 (
    .Q(w_ssg_out_r[4]),
    .D(ff_ssg_mixer[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_3_s0 (
    .Q(w_ssg_out_r[3]),
    .D(ff_ssg_mixer[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_2_s0 (
    .Q(w_ssg_out_r[2]),
    .D(ff_ssg_mixer[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_1_s0 (
    .Q(w_ssg_out_r[1]),
    .D(ff_ssg_mixer[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_sound_out_0_s0 (
    .Q(w_ssg_out_r[0]),
    .D(ff_ssg_mixer[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n2198_6) 
);
  DFFRE ff_rdata_en_s1 (
    .Q(w_rdata_en1),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n132_6),
    .CE(ff_enable) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFRE ff_ssg_ch_a_tone_wave_s2 (
    .Q(ff_ssg_ch_a_tone_wave),
    .D(n880_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_ssg_ch_a_tone_wave_s2.INIT=1'b0;
  DFFRE ff_ssg_ch_b_tone_wave_s2 (
    .Q(ff_ssg_ch_b_tone_wave),
    .D(n982_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_ssg_ch_b_tone_wave_s2.INIT=1'b0;
  DFFRE ff_ssg_ch_c_tone_wave_s2 (
    .Q(ff_ssg_ch_c_tone_wave),
    .D(n1084_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_ssg_ch_c_tone_wave_s2.INIT=1'b0;
  ALU n1543_s (
    .SUM(n1543_1),
    .COUT(n1543_2),
    .I0(w_out_level[0]),
    .I1(ff_ssg_mixer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1543_s.ALU_MODE=0;
  ALU n1542_s (
    .SUM(n1542_1),
    .COUT(n1542_2),
    .I0(w_out_level[1]),
    .I1(ff_ssg_mixer[1]),
    .I3(GND),
    .CIN(n1543_2) 
);
defparam n1542_s.ALU_MODE=0;
  ALU n1541_s (
    .SUM(n1541_1),
    .COUT(n1541_2),
    .I0(w_out_level[2]),
    .I1(ff_ssg_mixer[2]),
    .I3(GND),
    .CIN(n1542_2) 
);
defparam n1541_s.ALU_MODE=0;
  ALU n1540_s (
    .SUM(n1540_1),
    .COUT(n1540_2),
    .I0(w_out_level[3]),
    .I1(ff_ssg_mixer[3]),
    .I3(GND),
    .CIN(n1541_2) 
);
defparam n1540_s.ALU_MODE=0;
  ALU n1539_s (
    .SUM(n1539_1),
    .COUT(n1539_2),
    .I0(w_out_level[4]),
    .I1(ff_ssg_mixer[4]),
    .I3(GND),
    .CIN(n1540_2) 
);
defparam n1539_s.ALU_MODE=0;
  ALU n1538_s (
    .SUM(n1538_1),
    .COUT(n1538_2),
    .I0(w_out_level[5]),
    .I1(ff_ssg_mixer[5]),
    .I3(GND),
    .CIN(n1539_2) 
);
defparam n1538_s.ALU_MODE=0;
  ALU n1537_s (
    .SUM(n1537_1),
    .COUT(n1537_2),
    .I0(w_out_level[6]),
    .I1(ff_ssg_mixer[6]),
    .I3(GND),
    .CIN(n1538_2) 
);
defparam n1537_s.ALU_MODE=0;
  ALU n1536_s (
    .SUM(n1536_1),
    .COUT(n1536_2),
    .I0(w_out_level[7]),
    .I1(ff_ssg_mixer[7]),
    .I3(GND),
    .CIN(n1537_2) 
);
defparam n1536_s.ALU_MODE=0;
  ALU n1535_s (
    .SUM(n1535_1),
    .COUT(n1535_2),
    .I0(w_out_level[8]),
    .I1(ff_ssg_mixer[8]),
    .I3(GND),
    .CIN(n1536_2) 
);
defparam n1535_s.ALU_MODE=0;
  ALU n1534_s (
    .SUM(n1534_1),
    .COUT(n1534_2),
    .I0(w_out_level[9]),
    .I1(ff_ssg_mixer[9]),
    .I3(GND),
    .CIN(n1535_2) 
);
defparam n1534_s.ALU_MODE=0;
  ALU n1533_s (
    .SUM(n1533_1),
    .COUT(n1533_2),
    .I0(GND),
    .I1(ff_ssg_mixer[10]),
    .I3(GND),
    .CIN(n1534_2) 
);
defparam n1533_s.ALU_MODE=0;
  MUX2_LUT5 w_out_level_7_s33 (
    .O(w_out_level[7]),
    .I0(w_out_level_7_39),
    .I1(w_out_level_7_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_6_s33 (
    .O(w_out_level[6]),
    .I0(w_out_level_6_39),
    .I1(w_out_level_6_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_5_s33 (
    .O(w_out_level[5]),
    .I0(w_out_level_5_39),
    .I1(w_out_level_5_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_4_s33 (
    .O(w_out_level[4]),
    .I0(w_out_level_4_39),
    .I1(w_out_level_4_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_3_s33 (
    .O(w_out_level[3]),
    .I0(w_out_level_3_39),
    .I1(w_out_level_3_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_2_s33 (
    .O(w_out_level[2]),
    .I0(w_out_level_2_39),
    .I1(w_out_level_2_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_1_s33 (
    .O(w_out_level[1]),
    .I0(w_out_level_1_39),
    .I1(w_out_level_1_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_0_s33 (
    .O(w_out_level[0]),
    .I0(w_out_level_0_39),
    .I1(w_out_level_0_40),
    .S0(w_ssg_ch_level[4]) 
);
  INV n604_s2 (
    .O(n604_5),
    .I(ff_ssg_envelope_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg_core_0 */
module dual_ssg (
  clk_14m_d,
  n40_5,
  ff_enable,
  bus_write,
  n20_9,
  w_bus_ssg_ready1,
  bus_ioreq,
  n313_5,
  audio_mclk_d,
  bus_wdata,
  bus_address_0,
  bus_address_1,
  bus_address_4,
  dipsw_d,
  w_rdata_en1,
  w_ssg_out_l,
  w_rdata1_1,
  w_rdata1_2,
  w_rdata1_5,
  w_rdata1_6,
  w_rdata1_7,
  w_ssg_out_r
)
;
input clk_14m_d;
input n40_5;
input ff_enable;
input bus_write;
input n20_9;
input w_bus_ssg_ready1;
input bus_ioreq;
input n313_5;
input audio_mclk_d;
input [7:0] bus_wdata;
input bus_address_0;
input bus_address_1;
input bus_address_4;
input [1:1] dipsw_d;
output w_rdata_en1;
output [11:0] w_ssg_out_l;
output w_rdata1_1;
output w_rdata1_2;
output w_rdata1_5;
output w_rdata1_6;
output w_rdata1_7;
output [11:0] w_ssg_out_r;
wire n1899_6;
wire n1899_7;
wire n1843_5;
wire n1941_5;
wire n1993_5;
wire n1899_8;
wire n1867_7;
wire n1883_7;
wire n138_6;
wire n1977_7;
wire n1931_9;
wire n1859_9;
wire n1961_7;
wire n1919_7;
wire n1399_11;
wire n784_3;
wire n21_5;
wire n18_5;
wire n19_7;
wire n20_7;
wire ff_ssg_mixer_3_8;
wire n2198_6;
wire [4:0] ff_ssg_state;
wire [4:0] ff_ssg_register_ptr;
wire VCC;
wire GND;
  ssg_core ssg_core0 (
    .n18_5(n18_5),
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .ff_enable(ff_enable),
    .n19_7(n19_7),
    .n20_7(n20_7),
    .n21_5(n21_5),
    .n784_3(n784_3),
    .ff_ssg_mixer_3_8(ff_ssg_mixer_3_8),
    .n2198_6(n2198_6),
    .bus_write(bus_write),
    .n20_9(n20_9),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_ioreq(bus_ioreq),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address_0(bus_address_0),
    .bus_address_1(bus_address_1),
    .bus_address_4(bus_address_4),
    .n1899_6(n1899_6),
    .n1899_7(n1899_7),
    .n1843_5(n1843_5),
    .n1941_5(n1941_5),
    .n1993_5(n1993_5),
    .n1899_8(n1899_8),
    .n1867_7(n1867_7),
    .n1883_7(n1883_7),
    .n138_6(n138_6),
    .n1977_7(n1977_7),
    .n1931_9(n1931_9),
    .n1859_9(n1859_9),
    .n1961_7(n1961_7),
    .n1919_7(n1919_7),
    .n1399_11(n1399_11),
    .ff_ssg_state(ff_ssg_state[4:0]),
    .ff_ssg_register_ptr(ff_ssg_register_ptr[4:0]),
    .w_ssg_out_l(w_ssg_out_l[11:0])
);
  ssg_core_0 ssg_core1 (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .ff_enable(ff_enable),
    .n1899_7(n1899_7),
    .n1843_5(n1843_5),
    .n1941_5(n1941_5),
    .n1883_7(n1883_7),
    .n1919_7(n1919_7),
    .n1899_8(n1899_8),
    .n1961_7(n1961_7),
    .n1931_9(n1931_9),
    .n1859_9(n1859_9),
    .n1867_7(n1867_7),
    .n1977_7(n1977_7),
    .n1899_6(n1899_6),
    .bus_write(bus_write),
    .n138_6(n138_6),
    .n313_5(n313_5),
    .n1993_5(n1993_5),
    .audio_mclk_d(audio_mclk_d),
    .n1399_11(n1399_11),
    .dipsw_d(dipsw_d[1]),
    .bus_wdata(bus_wdata[7:0]),
    .ff_ssg_register_ptr(ff_ssg_register_ptr[4:0]),
    .ff_ssg_state(ff_ssg_state[4:0]),
    .w_rdata_en1(w_rdata_en1),
    .n784_3(n784_3),
    .n21_5(n21_5),
    .n18_5(n18_5),
    .n19_7(n19_7),
    .n20_7(n20_7),
    .ff_ssg_mixer_3_8(ff_ssg_mixer_3_8),
    .n2198_6(n2198_6),
    .w_rdata1_1(w_rdata1_1),
    .w_rdata1_2(w_rdata1_2),
    .w_rdata1_5(w_rdata1_5),
    .w_rdata1_6(w_rdata1_6),
    .w_rdata1_7(w_rdata1_7),
    .w_ssg_out_r(w_ssg_out_r[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_ssg */
module IKASCC_vrc_s (
  clk_14m_d,
  cenop_29,
  n40_5,
  ff_enable,
  bus_wdata,
  bus_address,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  n271_6,
  db_z,
  bankreg2
)
;
input clk_14m_d;
input cenop_29;
input n40_5;
input ff_enable;
input [5:0] bus_wdata;
input [15:11] bus_address;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
output n271_6;
output [5:0] db_z;
output [5:0] bankreg2;
wire n271_4;
wire n271_5;
wire [4:0] abhi_z;
wire VCC;
wire GND;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(abhi_z[2]),
    .I1(abhi_z[3]),
    .I2(n271_5),
    .I3(n271_6) 
);
defparam n271_s1.INIT=16'h1000;
  LUT3 n271_s2 (
    .F(n271_5),
    .I0(abhi_z[0]),
    .I1(abhi_z[4]),
    .I2(abhi_z[1]) 
);
defparam n271_s2.INIT=8'h40;
  LUT3 n271_s3 (
    .F(n271_6),
    .I0(ff_enable),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I2(\IKASCC_SYNC_MODE.wr_syncchain [1]) 
);
defparam n271_s3.INIT=8'h10;
  DFFRE db_z_5_s0 (
    .Q(db_z[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE db_z_4_s0 (
    .Q(db_z[4]),
    .D(bus_wdata[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE db_z_3_s0 (
    .Q(db_z[3]),
    .D(bus_wdata[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE db_z_2_s0 (
    .Q(db_z[2]),
    .D(bus_wdata[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE db_z_1_s0 (
    .Q(db_z[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE db_z_0_s0 (
    .Q(db_z[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE abhi_z_4_s0 (
    .Q(abhi_z[4]),
    .D(bus_address[15]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE abhi_z_3_s0 (
    .Q(abhi_z[3]),
    .D(bus_address[14]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE abhi_z_2_s0 (
    .Q(abhi_z[2]),
    .D(bus_address[13]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE abhi_z_1_s0 (
    .Q(abhi_z[1]),
    .D(bus_address[12]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE abhi_z_0_s0 (
    .Q(abhi_z[0]),
    .D(bus_address[11]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE bankreg2_5_s0 (
    .Q(bankreg2[5]),
    .D(db_z[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n271_4) 
);
  DFFRE bankreg2_4_s0 (
    .Q(bankreg2[4]),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n271_4) 
);
  DFFRE bankreg2_3_s0 (
    .Q(bankreg2[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n271_4) 
);
  DFFRE bankreg2_2_s0 (
    .Q(bankreg2[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n271_4) 
);
  DFFSE bankreg2_1_s0 (
    .Q(bankreg2[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n271_4) 
);
  DFFRE bankreg2_0_s0 (
    .Q(bankreg2[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n271_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_vrc_s */
module IKASCC_player_memory_s (
  n163_7,
  bus_rdata_5_4,
  bus_write,
  clk_14m_d,
  bus_wdata,
  ch1_ram_addr,
  bus_address_0,
  bus_address_2,
  bus_address_3,
  bus_address_4,
  cyccntr,
  intcntr,
  test,
  wavetable_ram_502,
  wavetable_ram_507,
  wavetable_ram_508,
  wavetable_ram_509,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n14_6,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu 
)
;
input n163_7;
input bus_rdata_5_4;
input bus_write;
input clk_14m_d;
input [7:0] bus_wdata;
input [4:0] ch1_ram_addr;
input bus_address_0;
input bus_address_2;
input bus_address_3;
input bus_address_4;
input [0:0] cyccntr;
input [0:0] intcntr;
input [6:6] test;
output wavetable_ram_502;
output wavetable_ram_507;
output wavetable_ram_508;
output wavetable_ram_509;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output o_RAM_Q_7_51;
output n14_6;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_RAMOUT_15_G[4]_65 ;
wire \wavetable_ram_RAMOUT_15_G[4]_66 ;
wire \wavetable_ram_RAMOUT_15_G[4]_67 ;
wire \wavetable_ram_RAMOUT_15_G[4]_68 ;
wire \wavetable_ram_RAMOUT_15_G[4]_69 ;
wire \wavetable_ram_RAMOUT_15_G[4]_70 ;
wire \wavetable_ram_RAMOUT_15_G[4]_71 ;
wire \wavetable_ram_RAMOUT_15_G[4]_72 ;
wire \wavetable_ram_RAMOUT_15_G[4]_73 ;
wire \wavetable_ram_RAMOUT_15_G[4]_74 ;
wire \wavetable_ram_RAMOUT_15_G[4]_75 ;
wire \wavetable_ram_RAMOUT_15_G[4]_76 ;
wire \wavetable_ram_RAMOUT_15_G[4]_77 ;
wire \wavetable_ram_RAMOUT_15_G[4]_78 ;
wire \wavetable_ram_RAMOUT_15_G[4]_79 ;
wire \wavetable_ram_RAMOUT_15_G[4]_80 ;
wire \wavetable_ram_RAMOUT_46_G[4]_65 ;
wire \wavetable_ram_RAMOUT_46_G[4]_66 ;
wire \wavetable_ram_RAMOUT_46_G[4]_67 ;
wire \wavetable_ram_RAMOUT_46_G[4]_68 ;
wire \wavetable_ram_RAMOUT_46_G[4]_69 ;
wire \wavetable_ram_RAMOUT_46_G[4]_70 ;
wire \wavetable_ram_RAMOUT_46_G[4]_71 ;
wire \wavetable_ram_RAMOUT_46_G[4]_72 ;
wire \wavetable_ram_RAMOUT_46_G[4]_73 ;
wire \wavetable_ram_RAMOUT_46_G[4]_74 ;
wire \wavetable_ram_RAMOUT_46_G[4]_75 ;
wire \wavetable_ram_RAMOUT_46_G[4]_76 ;
wire \wavetable_ram_RAMOUT_46_G[4]_77 ;
wire \wavetable_ram_RAMOUT_46_G[4]_78 ;
wire \wavetable_ram_RAMOUT_46_G[4]_79 ;
wire \wavetable_ram_RAMOUT_46_G[4]_80 ;
wire \wavetable_ram_RAMOUT_77_G[4]_65 ;
wire \wavetable_ram_RAMOUT_77_G[4]_66 ;
wire \wavetable_ram_RAMOUT_77_G[4]_67 ;
wire \wavetable_ram_RAMOUT_77_G[4]_68 ;
wire \wavetable_ram_RAMOUT_77_G[4]_69 ;
wire \wavetable_ram_RAMOUT_77_G[4]_70 ;
wire \wavetable_ram_RAMOUT_77_G[4]_71 ;
wire \wavetable_ram_RAMOUT_77_G[4]_72 ;
wire \wavetable_ram_RAMOUT_77_G[4]_73 ;
wire \wavetable_ram_RAMOUT_77_G[4]_74 ;
wire \wavetable_ram_RAMOUT_77_G[4]_75 ;
wire \wavetable_ram_RAMOUT_77_G[4]_76 ;
wire \wavetable_ram_RAMOUT_77_G[4]_77 ;
wire \wavetable_ram_RAMOUT_77_G[4]_78 ;
wire \wavetable_ram_RAMOUT_77_G[4]_79 ;
wire \wavetable_ram_RAMOUT_77_G[4]_80 ;
wire \wavetable_ram_RAMOUT_108_G[4]_65 ;
wire \wavetable_ram_RAMOUT_108_G[4]_66 ;
wire \wavetable_ram_RAMOUT_108_G[4]_67 ;
wire \wavetable_ram_RAMOUT_108_G[4]_68 ;
wire \wavetable_ram_RAMOUT_108_G[4]_69 ;
wire \wavetable_ram_RAMOUT_108_G[4]_70 ;
wire \wavetable_ram_RAMOUT_108_G[4]_71 ;
wire \wavetable_ram_RAMOUT_108_G[4]_72 ;
wire \wavetable_ram_RAMOUT_108_G[4]_73 ;
wire \wavetable_ram_RAMOUT_108_G[4]_74 ;
wire \wavetable_ram_RAMOUT_108_G[4]_75 ;
wire \wavetable_ram_RAMOUT_108_G[4]_76 ;
wire \wavetable_ram_RAMOUT_108_G[4]_77 ;
wire \wavetable_ram_RAMOUT_108_G[4]_78 ;
wire \wavetable_ram_RAMOUT_108_G[4]_79 ;
wire \wavetable_ram_RAMOUT_108_G[4]_80 ;
wire \wavetable_ram_RAMOUT_139_G[4]_65 ;
wire \wavetable_ram_RAMOUT_139_G[4]_66 ;
wire \wavetable_ram_RAMOUT_139_G[4]_67 ;
wire \wavetable_ram_RAMOUT_139_G[4]_68 ;
wire \wavetable_ram_RAMOUT_139_G[4]_69 ;
wire \wavetable_ram_RAMOUT_139_G[4]_70 ;
wire \wavetable_ram_RAMOUT_139_G[4]_71 ;
wire \wavetable_ram_RAMOUT_139_G[4]_72 ;
wire \wavetable_ram_RAMOUT_139_G[4]_73 ;
wire \wavetable_ram_RAMOUT_139_G[4]_74 ;
wire \wavetable_ram_RAMOUT_139_G[4]_75 ;
wire \wavetable_ram_RAMOUT_139_G[4]_76 ;
wire \wavetable_ram_RAMOUT_139_G[4]_77 ;
wire \wavetable_ram_RAMOUT_139_G[4]_78 ;
wire \wavetable_ram_RAMOUT_139_G[4]_79 ;
wire \wavetable_ram_RAMOUT_139_G[4]_80 ;
wire \wavetable_ram_RAMOUT_170_G[4]_65 ;
wire \wavetable_ram_RAMOUT_170_G[4]_66 ;
wire \wavetable_ram_RAMOUT_170_G[4]_67 ;
wire \wavetable_ram_RAMOUT_170_G[4]_68 ;
wire \wavetable_ram_RAMOUT_170_G[4]_69 ;
wire \wavetable_ram_RAMOUT_170_G[4]_70 ;
wire \wavetable_ram_RAMOUT_170_G[4]_71 ;
wire \wavetable_ram_RAMOUT_170_G[4]_72 ;
wire \wavetable_ram_RAMOUT_170_G[4]_73 ;
wire \wavetable_ram_RAMOUT_170_G[4]_74 ;
wire \wavetable_ram_RAMOUT_170_G[4]_75 ;
wire \wavetable_ram_RAMOUT_170_G[4]_76 ;
wire \wavetable_ram_RAMOUT_170_G[4]_77 ;
wire \wavetable_ram_RAMOUT_170_G[4]_78 ;
wire \wavetable_ram_RAMOUT_170_G[4]_79 ;
wire \wavetable_ram_RAMOUT_170_G[4]_80 ;
wire \wavetable_ram_RAMOUT_201_G[4]_65 ;
wire \wavetable_ram_RAMOUT_201_G[4]_66 ;
wire \wavetable_ram_RAMOUT_201_G[4]_67 ;
wire \wavetable_ram_RAMOUT_201_G[4]_68 ;
wire \wavetable_ram_RAMOUT_201_G[4]_69 ;
wire \wavetable_ram_RAMOUT_201_G[4]_70 ;
wire \wavetable_ram_RAMOUT_201_G[4]_71 ;
wire \wavetable_ram_RAMOUT_201_G[4]_72 ;
wire \wavetable_ram_RAMOUT_201_G[4]_73 ;
wire \wavetable_ram_RAMOUT_201_G[4]_74 ;
wire \wavetable_ram_RAMOUT_201_G[4]_75 ;
wire \wavetable_ram_RAMOUT_201_G[4]_76 ;
wire \wavetable_ram_RAMOUT_201_G[4]_77 ;
wire \wavetable_ram_RAMOUT_201_G[4]_78 ;
wire \wavetable_ram_RAMOUT_201_G[4]_79 ;
wire \wavetable_ram_RAMOUT_201_G[4]_80 ;
wire \wavetable_ram_RAMOUT_232_G[4]_65 ;
wire \wavetable_ram_RAMOUT_232_G[4]_66 ;
wire \wavetable_ram_RAMOUT_232_G[4]_67 ;
wire \wavetable_ram_RAMOUT_232_G[4]_68 ;
wire \wavetable_ram_RAMOUT_232_G[4]_69 ;
wire \wavetable_ram_RAMOUT_232_G[4]_70 ;
wire \wavetable_ram_RAMOUT_232_G[4]_71 ;
wire \wavetable_ram_RAMOUT_232_G[4]_72 ;
wire \wavetable_ram_RAMOUT_232_G[4]_73 ;
wire \wavetable_ram_RAMOUT_232_G[4]_74 ;
wire \wavetable_ram_RAMOUT_232_G[4]_75 ;
wire \wavetable_ram_RAMOUT_232_G[4]_76 ;
wire \wavetable_ram_RAMOUT_232_G[4]_77 ;
wire \wavetable_ram_RAMOUT_232_G[4]_78 ;
wire \wavetable_ram_RAMOUT_232_G[4]_79 ;
wire \wavetable_ram_RAMOUT_232_G[4]_80 ;
wire wavetable_ram_439;
wire wavetable_ram_441;
wire wavetable_ram_443;
wire wavetable_ram_445;
wire wavetable_ram_447;
wire wavetable_ram_449;
wire wavetable_ram_451;
wire wavetable_ram_453;
wire wavetable_ram_455;
wire wavetable_ram_457;
wire wavetable_ram_459;
wire wavetable_ram_461;
wire wavetable_ram_463;
wire wavetable_ram_465;
wire wavetable_ram_467;
wire wavetable_ram_469;
wire wavetable_ram_471;
wire wavetable_ram_473;
wire wavetable_ram_475;
wire wavetable_ram_477;
wire wavetable_ram_479;
wire wavetable_ram_481;
wire wavetable_ram_483;
wire wavetable_ram_485;
wire wavetable_ram_487;
wire wavetable_ram_489;
wire wavetable_ram_491;
wire wavetable_ram_493;
wire wavetable_ram_495;
wire wavetable_ram_497;
wire wavetable_ram_499;
wire wavetable_ram_501;
wire wavetable_ram_511;
wire wavetable_ram_513;
wire wavetable_ram_515;
wire wavetable_ram_517;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ;
wire \wavetable_ram_RAMOUT_15_G[4]_82 ;
wire \wavetable_ram_RAMOUT_15_G[4]_84 ;
wire \wavetable_ram_RAMOUT_15_G[4]_86 ;
wire \wavetable_ram_RAMOUT_15_G[4]_88 ;
wire \wavetable_ram_RAMOUT_15_G[4]_90 ;
wire \wavetable_ram_RAMOUT_15_G[4]_92 ;
wire \wavetable_ram_RAMOUT_15_G[4]_94 ;
wire \wavetable_ram_RAMOUT_15_G[4]_96 ;
wire \wavetable_ram_RAMOUT_46_G[4]_82 ;
wire \wavetable_ram_RAMOUT_46_G[4]_84 ;
wire \wavetable_ram_RAMOUT_46_G[4]_86 ;
wire \wavetable_ram_RAMOUT_46_G[4]_88 ;
wire \wavetable_ram_RAMOUT_46_G[4]_90 ;
wire \wavetable_ram_RAMOUT_46_G[4]_92 ;
wire \wavetable_ram_RAMOUT_46_G[4]_94 ;
wire \wavetable_ram_RAMOUT_46_G[4]_96 ;
wire \wavetable_ram_RAMOUT_77_G[4]_82 ;
wire \wavetable_ram_RAMOUT_77_G[4]_84 ;
wire \wavetable_ram_RAMOUT_77_G[4]_86 ;
wire \wavetable_ram_RAMOUT_77_G[4]_88 ;
wire \wavetable_ram_RAMOUT_77_G[4]_90 ;
wire \wavetable_ram_RAMOUT_77_G[4]_92 ;
wire \wavetable_ram_RAMOUT_77_G[4]_94 ;
wire \wavetable_ram_RAMOUT_77_G[4]_96 ;
wire \wavetable_ram_RAMOUT_108_G[4]_82 ;
wire \wavetable_ram_RAMOUT_108_G[4]_84 ;
wire \wavetable_ram_RAMOUT_108_G[4]_86 ;
wire \wavetable_ram_RAMOUT_108_G[4]_88 ;
wire \wavetable_ram_RAMOUT_108_G[4]_90 ;
wire \wavetable_ram_RAMOUT_108_G[4]_92 ;
wire \wavetable_ram_RAMOUT_108_G[4]_94 ;
wire \wavetable_ram_RAMOUT_108_G[4]_96 ;
wire \wavetable_ram_RAMOUT_139_G[4]_82 ;
wire \wavetable_ram_RAMOUT_139_G[4]_84 ;
wire \wavetable_ram_RAMOUT_139_G[4]_86 ;
wire \wavetable_ram_RAMOUT_139_G[4]_88 ;
wire \wavetable_ram_RAMOUT_139_G[4]_90 ;
wire \wavetable_ram_RAMOUT_139_G[4]_92 ;
wire \wavetable_ram_RAMOUT_139_G[4]_94 ;
wire \wavetable_ram_RAMOUT_139_G[4]_96 ;
wire \wavetable_ram_RAMOUT_170_G[4]_82 ;
wire \wavetable_ram_RAMOUT_170_G[4]_84 ;
wire \wavetable_ram_RAMOUT_170_G[4]_86 ;
wire \wavetable_ram_RAMOUT_170_G[4]_88 ;
wire \wavetable_ram_RAMOUT_170_G[4]_90 ;
wire \wavetable_ram_RAMOUT_170_G[4]_92 ;
wire \wavetable_ram_RAMOUT_170_G[4]_94 ;
wire \wavetable_ram_RAMOUT_170_G[4]_96 ;
wire \wavetable_ram_RAMOUT_201_G[4]_82 ;
wire \wavetable_ram_RAMOUT_201_G[4]_84 ;
wire \wavetable_ram_RAMOUT_201_G[4]_86 ;
wire \wavetable_ram_RAMOUT_201_G[4]_88 ;
wire \wavetable_ram_RAMOUT_201_G[4]_90 ;
wire \wavetable_ram_RAMOUT_201_G[4]_92 ;
wire \wavetable_ram_RAMOUT_201_G[4]_94 ;
wire \wavetable_ram_RAMOUT_201_G[4]_96 ;
wire \wavetable_ram_RAMOUT_232_G[4]_82 ;
wire \wavetable_ram_RAMOUT_232_G[4]_84 ;
wire \wavetable_ram_RAMOUT_232_G[4]_86 ;
wire \wavetable_ram_RAMOUT_232_G[4]_88 ;
wire \wavetable_ram_RAMOUT_232_G[4]_90 ;
wire \wavetable_ram_RAMOUT_232_G[4]_92 ;
wire \wavetable_ram_RAMOUT_232_G[4]_94 ;
wire \wavetable_ram_RAMOUT_232_G[4]_96 ;
wire \wavetable_ram_RAMOUT_15_G[4]_98 ;
wire \wavetable_ram_RAMOUT_15_G[4]_100 ;
wire \wavetable_ram_RAMOUT_15_G[4]_102 ;
wire \wavetable_ram_RAMOUT_15_G[4]_104 ;
wire \wavetable_ram_RAMOUT_46_G[4]_98 ;
wire \wavetable_ram_RAMOUT_46_G[4]_100 ;
wire \wavetable_ram_RAMOUT_46_G[4]_102 ;
wire \wavetable_ram_RAMOUT_46_G[4]_104 ;
wire \wavetable_ram_RAMOUT_77_G[4]_98 ;
wire \wavetable_ram_RAMOUT_77_G[4]_100 ;
wire \wavetable_ram_RAMOUT_77_G[4]_102 ;
wire \wavetable_ram_RAMOUT_77_G[4]_104 ;
wire \wavetable_ram_RAMOUT_108_G[4]_98 ;
wire \wavetable_ram_RAMOUT_108_G[4]_100 ;
wire \wavetable_ram_RAMOUT_108_G[4]_102 ;
wire \wavetable_ram_RAMOUT_108_G[4]_104 ;
wire \wavetable_ram_RAMOUT_139_G[4]_98 ;
wire \wavetable_ram_RAMOUT_139_G[4]_100 ;
wire \wavetable_ram_RAMOUT_139_G[4]_102 ;
wire \wavetable_ram_RAMOUT_139_G[4]_104 ;
wire \wavetable_ram_RAMOUT_170_G[4]_98 ;
wire \wavetable_ram_RAMOUT_170_G[4]_100 ;
wire \wavetable_ram_RAMOUT_170_G[4]_102 ;
wire \wavetable_ram_RAMOUT_170_G[4]_104 ;
wire \wavetable_ram_RAMOUT_201_G[4]_98 ;
wire \wavetable_ram_RAMOUT_201_G[4]_100 ;
wire \wavetable_ram_RAMOUT_201_G[4]_102 ;
wire \wavetable_ram_RAMOUT_201_G[4]_104 ;
wire \wavetable_ram_RAMOUT_232_G[4]_98 ;
wire \wavetable_ram_RAMOUT_232_G[4]_100 ;
wire \wavetable_ram_RAMOUT_232_G[4]_102 ;
wire \wavetable_ram_RAMOUT_232_G[4]_104 ;
wire \wavetable_ram_RAMOUT_15_G[4]_106 ;
wire \wavetable_ram_RAMOUT_15_G[4]_108 ;
wire \wavetable_ram_RAMOUT_46_G[4]_106 ;
wire \wavetable_ram_RAMOUT_46_G[4]_108 ;
wire \wavetable_ram_RAMOUT_77_G[4]_106 ;
wire \wavetable_ram_RAMOUT_77_G[4]_108 ;
wire \wavetable_ram_RAMOUT_108_G[4]_106 ;
wire \wavetable_ram_RAMOUT_108_G[4]_108 ;
wire \wavetable_ram_RAMOUT_139_G[4]_106 ;
wire \wavetable_ram_RAMOUT_139_G[4]_108 ;
wire \wavetable_ram_RAMOUT_170_G[4]_106 ;
wire \wavetable_ram_RAMOUT_170_G[4]_108 ;
wire \wavetable_ram_RAMOUT_201_G[4]_106 ;
wire \wavetable_ram_RAMOUT_201_G[4]_108 ;
wire \wavetable_ram_RAMOUT_232_G[4]_106 ;
wire \wavetable_ram_RAMOUT_232_G[4]_108 ;
wire \wavetable_ram_RAMOUT_0_G[0]_6 ;
wire \wavetable_ram_RAMOUT_31_G[0]_6 ;
wire \wavetable_ram_RAMOUT_62_G[0]_6 ;
wire \wavetable_ram_RAMOUT_93_G[0]_6 ;
wire \wavetable_ram_RAMOUT_124_G[0]_6 ;
wire \wavetable_ram_RAMOUT_155_G[0]_6 ;
wire \wavetable_ram_RAMOUT_186_G[0]_6 ;
wire \wavetable_ram_RAMOUT_217_G[0]_6 ;
wire [4:0] \ramstyle_block.wavedata_ram_0 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .I2(ch1_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s30 .INIT=8'hCA;
  LUT4 wavetable_ram_s437 (
    .F(wavetable_ram_439),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_517) 
);
defparam wavetable_ram_s437.INIT=16'h4000;
  LUT4 wavetable_ram_s438 (
    .F(wavetable_ram_441),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_515) 
);
defparam wavetable_ram_s438.INIT=16'h4000;
  LUT4 wavetable_ram_s439 (
    .F(wavetable_ram_443),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s439.INIT=16'h4000;
  LUT4 wavetable_ram_s440 (
    .F(wavetable_ram_445),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s440.INIT=16'h4000;
  LUT4 wavetable_ram_s441 (
    .F(wavetable_ram_447),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_517) 
);
defparam wavetable_ram_s441.INIT=16'h8000;
  LUT4 wavetable_ram_s442 (
    .F(wavetable_ram_449),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_515) 
);
defparam wavetable_ram_s442.INIT=16'h8000;
  LUT4 wavetable_ram_s443 (
    .F(wavetable_ram_451),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s443.INIT=16'h8000;
  LUT4 wavetable_ram_s444 (
    .F(wavetable_ram_453),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s444.INIT=16'h8000;
  LUT4 wavetable_ram_s445 (
    .F(wavetable_ram_455),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_517),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s445.INIT=16'h4000;
  LUT4 wavetable_ram_s446 (
    .F(wavetable_ram_457),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_515),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s446.INIT=16'h4000;
  LUT4 wavetable_ram_s447 (
    .F(wavetable_ram_459),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_513),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s447.INIT=16'h4000;
  LUT4 wavetable_ram_s448 (
    .F(wavetable_ram_461),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_511),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s448.INIT=16'h4000;
  LUT4 wavetable_ram_s449 (
    .F(wavetable_ram_463),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_517),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s449.INIT=16'h8000;
  LUT4 wavetable_ram_s450 (
    .F(wavetable_ram_465),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_515),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s450.INIT=16'h8000;
  LUT4 wavetable_ram_s451 (
    .F(wavetable_ram_467),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_513),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s451.INIT=16'h8000;
  LUT4 wavetable_ram_s452 (
    .F(wavetable_ram_469),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_511),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s452.INIT=16'h8000;
  LUT4 wavetable_ram_s453 (
    .F(wavetable_ram_471),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_517),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s453.INIT=16'h4000;
  LUT4 wavetable_ram_s454 (
    .F(wavetable_ram_473),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_515),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s454.INIT=16'h4000;
  LUT4 wavetable_ram_s455 (
    .F(wavetable_ram_475),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_513),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s455.INIT=16'h4000;
  LUT4 wavetable_ram_s456 (
    .F(wavetable_ram_477),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_511),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s456.INIT=16'h4000;
  LUT4 wavetable_ram_s457 (
    .F(wavetable_ram_479),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_517),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s457.INIT=16'h8000;
  LUT4 wavetable_ram_s458 (
    .F(wavetable_ram_481),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_515),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s458.INIT=16'h8000;
  LUT4 wavetable_ram_s459 (
    .F(wavetable_ram_483),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_513),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s459.INIT=16'h8000;
  LUT4 wavetable_ram_s460 (
    .F(wavetable_ram_485),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_511),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s460.INIT=16'h8000;
  LUT4 wavetable_ram_s461 (
    .F(wavetable_ram_487),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_517),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s461.INIT=16'h4000;
  LUT4 wavetable_ram_s462 (
    .F(wavetable_ram_489),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_515),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s462.INIT=16'h4000;
  LUT4 wavetable_ram_s463 (
    .F(wavetable_ram_491),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_513),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s463.INIT=16'h4000;
  LUT4 wavetable_ram_s464 (
    .F(wavetable_ram_493),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_511),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s464.INIT=16'h4000;
  LUT4 wavetable_ram_s465 (
    .F(wavetable_ram_495),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_517),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s465.INIT=16'h8000;
  LUT4 wavetable_ram_s466 (
    .F(wavetable_ram_497),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_515),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s466.INIT=16'h8000;
  LUT4 wavetable_ram_s467 (
    .F(wavetable_ram_499),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_513),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s467.INIT=16'h8000;
  LUT4 wavetable_ram_s468 (
    .F(wavetable_ram_501),
    .I0(bus_address_2),
    .I1(n163_7),
    .I2(wavetable_ram_511),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s468.INIT=16'h8000;
  LUT2 wavetable_ram_s469 (
    .F(wavetable_ram_502),
    .I0(bus_address_3),
    .I1(bus_address_4) 
);
defparam wavetable_ram_s469.INIT=4'h1;
  LUT2 wavetable_ram_s474 (
    .F(wavetable_ram_507),
    .I0(bus_address_4),
    .I1(bus_address_3) 
);
defparam wavetable_ram_s474.INIT=4'h4;
  LUT2 wavetable_ram_s475 (
    .F(wavetable_ram_508),
    .I0(bus_address_3),
    .I1(bus_address_4) 
);
defparam wavetable_ram_s475.INIT=4'h4;
  LUT2 wavetable_ram_s476 (
    .F(wavetable_ram_509),
    .I0(bus_address_3),
    .I1(bus_address_4) 
);
defparam wavetable_ram_s476.INIT=4'h8;
  LUT4 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_ram_6 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n163_7),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s41.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(\ramstyle_block.wavedata_ram_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n163_7),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s42.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_ram_2 ),
    .I1(\ramstyle_block.wavedata_ram_0 [3]),
    .I2(n163_7),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s43.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(\ramstyle_block.wavedata_ram_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n163_7),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s44.INIT=16'hF503;
  LUT4 wavetable_ram_s477 (
    .F(wavetable_ram_511),
    .I0(ch1_ram_addr[1]),
    .I1(intcntr[0]),
    .I2(bus_address_0),
    .I3(bus_rdata_5_4) 
);
defparam wavetable_ram_s477.INIT=16'hA022;
  LUT4 wavetable_ram_s478 (
    .F(wavetable_ram_513),
    .I0(intcntr[0]),
    .I1(bus_address_0),
    .I2(bus_rdata_5_4),
    .I3(ch1_ram_addr[1]) 
);
defparam wavetable_ram_s478.INIT=16'h3A00;
  LUT4 wavetable_ram_s479 (
    .F(wavetable_ram_515),
    .I0(ch1_ram_addr[1]),
    .I1(intcntr[0]),
    .I2(bus_address_0),
    .I3(bus_rdata_5_4) 
);
defparam wavetable_ram_s479.INIT=16'h5011;
  LUT4 wavetable_ram_s480 (
    .F(wavetable_ram_517),
    .I0(ch1_ram_addr[1]),
    .I1(intcntr[0]),
    .I2(bus_address_0),
    .I3(bus_rdata_5_4) 
);
defparam wavetable_ram_s480.INIT=16'h0544;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(test[6]),
    .I1(bus_write),
    .I2(bus_rdata_5_4) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hBF;
  DFFRE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [4]),
    .D(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [3]),
    .D(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 ),
    .D(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [0]),
    .D(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n163_7) 
);
  DFFRE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .S0(ch1_ram_addr[3]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .S0(ch1_ram_addr[2]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .S0(ch1_ram_addr[1]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_0_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_31_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_62_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_93_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_124_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_155_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_186_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_217_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .S0(ch1_ram_addr[0]) 
);
  INV n14_s2 (
    .O(n14_6),
    .I(clk_14m_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s */
module IKASCC_primitive_dncntr (
  clk_14m_d,
  n319_7,
  cenop_29,
  ff_enable,
  cyccntr
)
;
input clk_14m_d;
input n319_7;
input cenop_29;
input ff_enable;
output [3:0] cyccntr;
wire n12_6;
wire n13_9;
wire n14_9;
wire n15_10;
wire VCC;
wire GND;
  LUT4 n12_s1 (
    .F(n12_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n13_s3 (
    .F(n13_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(cyccntr[2]) 
);
defparam n13_s3.INIT=16'hFE01;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]) 
);
defparam n14_s3.INIT=8'hE1;
  LUT2 n15_s4 (
    .F(n15_10),
    .I0(ff_enable),
    .I1(cyccntr[0]) 
);
defparam n15_s4.INIT=4'h9;
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_6),
    .CLK(clk_14m_d),
    .SET(n319_7),
    .CE(cenop_29) 
);
  DFFSE cntr_2_s1 (
    .Q(cyccntr[2]),
    .D(n13_9),
    .CLK(clk_14m_d),
    .SET(n319_7),
    .CE(VCC) 
);
defparam cntr_2_s1.INIT=1'b1;
  DFFSE cntr_1_s1 (
    .Q(cyccntr[1]),
    .D(n14_9),
    .CLK(clk_14m_d),
    .SET(n319_7),
    .CE(VCC) 
);
defparam cntr_1_s1.INIT=1'b1;
  DFFSE cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_10),
    .CLK(clk_14m_d),
    .SET(n319_7),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr */
module IKASCC_primitive_dncntr_0 (
  clk_14m_d,
  cenop_29,
  fraccntr_ld,
  audio_mclk_d,
  ff_enable,
  n502_6,
  db_z,
  freq,
  bus_address,
  n25_6,
  n20_5,
  n20_8,
  cntr
)
;
input clk_14m_d;
input cenop_29;
input fraccntr_ld;
input audio_mclk_d;
input ff_enable;
input n502_6;
input [3:0] db_z;
input [3:0] freq;
input [3:1] bus_address;
output n25_6;
output n20_5;
output n20_8;
output [3:3] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n20_4;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n23_7;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(cntr[3]),
    .I2(n20_5),
    .I3(fraccntr_ld) 
);
defparam n20_s0.INIT=16'hAA3C;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'h553C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT2 n25_s3 (
    .F(n25_6),
    .I0(audio_mclk_d),
    .I1(ff_enable) 
);
defparam n25_s3.INIT=4'h1;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(db_z[3]),
    .I1(freq[3]),
    .I2(n20_8) 
);
defparam n20_s1.INIT=8'hAC;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n20_s2.INIT=8'h01;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(db_z[2]),
    .I1(freq[2]),
    .I2(n20_8) 
);
defparam n21_s1.INIT=8'h53;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(db_z[1]),
    .I1(freq[1]),
    .I2(n20_8) 
);
defparam n22_s1.INIT=8'hAC;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(db_z[0]),
    .I1(freq[0]),
    .I2(n20_8) 
);
defparam n23_s1.INIT=8'hAC;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(bus_address[3]),
    .I3(n502_6) 
);
defparam n20_s4.INIT=16'h0100;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(n23_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam n23_s3.INIT=16'hCCA3;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n21_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n22_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_0_s1 (
    .Q(cntr_0[0]),
    .D(n23_7),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_0 */
module IKASCC_primitive_dncntr_1 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  n20_5,
  ff_enable,
  n20_8,
  cntr,
  i_DB_Z,
  freq,
  db_z,
  n16_5,
  cntr_19
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input n20_5;
input ff_enable;
input n20_8;
input [3:3] cntr;
input [7:6] i_DB_Z;
input [7:4] freq;
input [5:4] db_z;
output n16_5;
output [3:3] cntr_19;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_19[3]),
    .I2(n16_5),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_0[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n20_5),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00F4;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(i_DB_Z[7]),
    .I1(freq[7]),
    .I2(n20_8) 
);
defparam n16_s1.INIT=8'hAC;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n16_s2.INIT=8'h01;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(i_DB_Z[6]),
    .I1(freq[6]),
    .I2(n20_8) 
);
defparam n17_s1.INIT=8'h53;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(db_z[5]),
    .I1(freq[5]),
    .I2(n20_8) 
);
defparam n18_s1.INIT=8'hAC;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(db_z[4]),
    .I1(freq[4]),
    .I2(n20_8) 
);
defparam n19_s1.INIT=8'hAC;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_19[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_1 */
module IKASCC_primitive_dncntr_2 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  ff_enable,
  n20_5,
  n16_5,
  n518_6,
  test,
  freq,
  db_z,
  cntr,
  cntr_20,
  bus_address,
  cntr_2_8,
  cntr_21
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input ff_enable;
input n20_5;
input n16_5;
input n518_6;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [3:3] cntr_20;
input [3:1] bus_address;
output cntr_2_8;
output [3:0] cntr_21;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n16_5_22;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5_22),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hC5;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_21[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_21[0]),
    .I2(cntr_21[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_21[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(test[0]),
    .I1(cntr_2_8),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00FE;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_21[0]),
    .I1(cntr_21[1]),
    .I2(cntr_21[2]),
    .I3(cntr_21[3]) 
);
defparam n16_s1.INIT=16'h01FE;
  LUT3 n16_s2 (
    .F(n16_5_22),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_8) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_21[0]),
    .I1(cntr_21[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_8) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[3]),
    .I1(cntr_20[3]),
    .I2(n20_5),
    .I3(n16_5) 
);
defparam cntr_2_s4.INIT=16'h1000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(bus_address[3]),
    .I3(n518_6) 
);
defparam n16_s4.INIT=16'h0100;
  DFFSE cntr_2_s0 (
    .Q(cntr_21[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_21[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_21[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_21[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_2 */
module IKASCC_primitive_dncntr_3 (
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  freq_changed_z,
  freq_changed,
  fraccntr_ld_4,
  test,
  intcntr
)
;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input freq_changed_z;
input freq_changed;
input fraccntr_ld_4;
input [5:5] test;
output [4:0] intcntr;
wire n29_5;
wire n15_6;
wire n14_6;
wire n29_6;
wire n13_7;
wire n16_9;
wire cntr_3_10;
wire n17_10;
wire n13_10;
wire VCC;
wire GND;
  LUT4 n29_s2 (
    .F(n29_5),
    .I0(n29_6),
    .I1(test[5]),
    .I2(audio_mclk_d),
    .I3(ff_enable) 
);
defparam n29_s2.INIT=16'h004F;
  LUT3 n15_s1 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]),
    .I2(intcntr[2]) 
);
defparam n15_s1.INIT=8'hE1;
  LUT4 n14_s1 (
    .F(n14_6),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT2 n29_s3 (
    .F(n29_6),
    .I0(freq_changed_z),
    .I1(freq_changed) 
);
defparam n29_s3.INIT=4'h1;
  LUT4 n13_s2 (
    .F(n13_7),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(intcntr[1]),
    .I3(intcntr[0]) 
);
defparam n13_s2.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_9),
    .I0(ff_enable),
    .I1(intcntr[0]),
    .I2(fraccntr_ld_4),
    .I3(intcntr[1]) 
);
defparam n16_s3.INIT=16'hEF10;
  LUT2 cntr_3_s4 (
    .F(cntr_3_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4) 
);
defparam cntr_3_s4.INIT=4'h4;
  LUT3 n17_s4 (
    .F(n17_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(intcntr[0]) 
);
defparam n17_s4.INIT=8'hB4;
  LUT4 n13_s4 (
    .F(n13_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(n13_7),
    .I3(intcntr[4]) 
);
defparam n13_s4.INIT=16'hBF40;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_1_s2 (
    .Q(intcntr[1]),
    .D(n16_9),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_1_s2.INIT=1'b1;
  DFFSE cntr_0_s2 (
    .Q(intcntr[0]),
    .D(n17_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_0_s2.INIT=1'b1;
  DFFSE cntr_4_s2 (
    .Q(intcntr[4]),
    .D(n13_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_4_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_3 */
module IKASCC_player_control_s (
  clk_14m_d,
  cenop_29,
  n40_5,
  write_4,
  ff_enable,
  n163_7,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n544_6,
  bus_rdata_5_9,
  bus_write,
  n271_6,
  audio_mclk_d,
  bus_wdata,
  db_z,
  bus_address_0,
  bus_address_1,
  bus_address_2,
  bus_address_3,
  bus_address_5,
  bus_address_6,
  bus_address_7,
  \ramstyle_block.wavedata_cpu ,
  test_0,
  test_1,
  test_5,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  n527_3,
  n502_5,
  n518_5,
  n502_6,
  n518_6,
  freq_changed_6,
  n490_9,
  n25_6,
  i_DB_Z,
  ch1_sound,
  cyccntr,
  intcntr
)
;
input clk_14m_d;
input cenop_29;
input n40_5;
input write_4;
input ff_enable;
input n163_7;
input o_RAM_Q_7_48;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input o_RAM_Q_7_51;
input n544_6;
input bus_rdata_5_9;
input bus_write;
input n271_6;
input audio_mclk_d;
input [7:6] bus_wdata;
input [5:0] db_z;
input bus_address_0;
input bus_address_1;
input bus_address_2;
input bus_address_3;
input bus_address_5;
input bus_address_6;
input bus_address_7;
input [7:0] \ramstyle_block.wavedata_cpu ;
input test_0;
input test_1;
input test_5;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
output n527_3;
output n502_5;
output n518_5;
output n502_6;
output n518_6;
output freq_changed_6;
output n490_9;
output n25_6;
output [7:6] i_DB_Z;
output [7:0] ch1_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n490_4;
wire n493_4;
wire n502_4;
wire fraccntr_ld;
wire n294_5;
wire n390_5;
wire accshft_en_7;
wire accshft_7_7;
wire final_sound_7_6;
wire o_RAM_Q_7_41;
wire o_RAM_Q_7_43;
wire o_RAM_Q_7_45;
wire o_RAM_Q_7_47;
wire fraccntr_ld_4;
wire accshft_en_8;
wire final_sound_7_7;
wire n490_6;
wire fraccntr_ld_5;
wire n490_7;
wire n518_7;
wire n506_6;
wire freq_changed;
wire n319_7;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n288_15;
wire o_RAM_Q_7_37;
wire o_RAM_Q_7_39;
wire n20_5;
wire n20_8;
wire n16_5;
wire cntr_2_8;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:3] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n490_s1 (
    .F(n490_4),
    .I0(bus_address_0),
    .I1(write_4),
    .I2(n490_9) 
);
defparam n490_s1.INIT=8'h80;
  LUT3 n493_s1 (
    .F(n493_4),
    .I0(bus_address_0),
    .I1(write_4),
    .I2(n490_9) 
);
defparam n493_s1.INIT=8'h40;
  LUT3 n502_s1 (
    .F(n502_4),
    .I0(bus_address_2),
    .I1(bus_address_1),
    .I2(n502_5) 
);
defparam n502_s1.INIT=8'h40;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n518_s1 (
    .F(n527_3),
    .I0(bus_address_1),
    .I1(bus_address_2),
    .I2(n518_5) 
);
defparam n518_s1.INIT=8'h80;
  LUT3 n294_s2 (
    .F(n294_5),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(ff_enable) 
);
defparam n294_s2.INIT=8'h0E;
  LUT4 n390_s2 (
    .F(n390_5),
    .I0(db_z[0]),
    .I1(n527_3),
    .I2(ff_enable),
    .I3(mute) 
);
defparam n390_s2.INIT=16'h444F;
  LUT4 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr_0[1]),
    .I3(accshft_en_8) 
);
defparam accshft_en_s3.INIT=16'h0100;
  LUT2 accshft_7_s3 (
    .F(accshft_7_7),
    .I0(ff_enable),
    .I1(accshft_en_z) 
);
defparam accshft_7_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(final_sound_7_7),
    .I1(cyccntr[0]),
    .I2(cyccntr_0[1]),
    .I3(accshft_7_7) 
);
defparam final_sound_7_s3.INIT=16'h8000;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n288_s10 (
    .F(o_RAM_Q_7_41),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_cpu [7]),
    .I2(n163_7),
    .I3(o_RAM_Q_7_48) 
);
defparam n288_s10.INIT=16'hA0CF;
  LUT4 n288_s11 (
    .F(o_RAM_Q_7_43),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_cpu [5]),
    .I2(n163_7),
    .I3(o_RAM_Q_7_49) 
);
defparam n288_s11.INIT=16'hA0CF;
  LUT4 n288_s12 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_cpu [3]),
    .I2(n163_7),
    .I3(o_RAM_Q_7_50) 
);
defparam n288_s12.INIT=16'hA0CF;
  LUT4 n288_s13 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_cpu [1]),
    .I2(n163_7),
    .I3(o_RAM_Q_7_51) 
);
defparam n288_s13.INIT=16'hA0CF;
  LUT3 n502_s2 (
    .F(n502_5),
    .I0(ff_enable),
    .I1(bus_address_3),
    .I2(n502_6) 
);
defparam n502_s2.INIT=8'h40;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_8),
    .I2(test_1),
    .I3(fraccntr_ld_5) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT3 n518_s2 (
    .F(n518_5),
    .I0(ff_enable),
    .I1(bus_address_3),
    .I2(n518_6) 
);
defparam n518_s2.INIT=8'h40;
  LUT2 accshft_en_s4 (
    .F(accshft_en_8),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s4.INIT=4'h4;
  LUT2 final_sound_7_s4 (
    .F(final_sound_7_7),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[2]) 
);
defparam final_sound_7_s4.INIT=4'h4;
  LUT2 n490_s3 (
    .F(n490_6),
    .I0(n544_6),
    .I1(n490_7) 
);
defparam n490_s3.INIT=4'h8;
  LUT4 n502_s3 (
    .F(n502_6),
    .I0(bus_address_0),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I2(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .I3(n490_6) 
);
defparam n502_s3.INIT=16'h1000;
  LUT4 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s2.INIT=16'h0001;
  LUT4 n518_s3 (
    .F(n518_6),
    .I0(n518_7),
    .I1(bus_address_0),
    .I2(n544_6),
    .I3(n490_7) 
);
defparam n518_s3.INIT=16'h8000;
  LUT4 n490_s4 (
    .F(n490_7),
    .I0(bus_address_5),
    .I1(bus_address_6),
    .I2(bus_address_7),
    .I3(bus_rdata_5_9) 
);
defparam n490_s4.INIT=16'h1000;
  LUT2 n518_s4 (
    .F(n518_7),
    .I0(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .I1(\IKASCC_SYNC_MODE.wr_syncchain [1]) 
);
defparam n518_s4.INIT=4'h4;
  LUT3 freq_changed_s2 (
    .F(freq_changed_6),
    .I0(bus_write),
    .I1(n544_6),
    .I2(n490_7) 
);
defparam freq_changed_s2.INIT=8'h80;
  LUT3 n490_s5 (
    .F(n490_9),
    .I0(n271_6),
    .I1(n544_6),
    .I2(n490_7) 
);
defparam n490_s5.INIT=8'h80;
  LUT4 n506_s2 (
    .F(n506_6),
    .I0(n490_9),
    .I1(write_4),
    .I2(ff_enable),
    .I3(fraccntr_ld_4) 
);
defparam n506_s2.INIT=16'h8F88;
  LUT4 freq_changed_s3 (
    .F(freq_changed),
    .I0(bus_address_1),
    .I1(bus_address_2),
    .I2(bus_address_3),
    .I3(freq_changed_6) 
);
defparam freq_changed_s3.INIT=16'h0100;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(ff_enable),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n319_s3.INIT=16'h5554;
  DFFRE i_DB_Z_7_s0 (
    .Q(i_DB_Z[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE i_DB_Z_6_s0 (
    .Q(i_DB_Z[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n490_4) 
);
  DFFRE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n490_4) 
);
  DFFRE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n490_4) 
);
  DFFRE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n490_4) 
);
  DFFRE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n493_4) 
);
  DFFRE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n527_3) 
);
  DFFRE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n506_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n506_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n506_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n506_6) 
);
  DFFRE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n288_15),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk_14m_d),
    .RESET(n294_5),
    .CE(cenop_29) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk_14m_d),
    .SET(n319_7),
    .CE(accshft_en_7) 
);
  DFFRE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n319_7),
    .CE(accshft_7_7) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch1_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch1_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch1_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch1_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch1_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch1_sound[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch1_sound[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch1_sound[0]),
    .D(accshft[1]),
    .CLK(clk_14m_d),
    .RESET(n390_5),
    .CE(final_sound_7_6) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n288_s7 (
    .O(n288_15),
    .I0(o_RAM_Q_7_37),
    .I1(o_RAM_Q_7_39),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n288_s8 (
    .O(o_RAM_Q_7_37),
    .I0(o_RAM_Q_7_41),
    .I1(o_RAM_Q_7_43),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n288_s9 (
    .O(o_RAM_Q_7_39),
    .I0(o_RAM_Q_7_45),
    .I1(o_RAM_Q_7_47),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr u_cyccntr (
    .clk_14m_d(clk_14m_d),
    .n319_7(n319_7),
    .cenop_29(cenop_29),
    .ff_enable(ff_enable),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_0 u_fraccntr_a (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .fraccntr_ld(fraccntr_ld),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .n502_6(n502_6),
    .db_z(db_z[3:0]),
    .freq(freq[3:0]),
    .bus_address({bus_address_3,bus_address_2,bus_address_1}),
    .n25_6(n25_6),
    .n20_5(n20_5),
    .n20_8(n20_8),
    .cntr(cntr[3])
);
  IKASCC_primitive_dncntr_1 u_fraccntr_b (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .n20_5(n20_5),
    .ff_enable(ff_enable),
    .n20_8(n20_8),
    .cntr(cntr[3]),
    .i_DB_Z(i_DB_Z[7:6]),
    .freq(freq[7:4]),
    .db_z(db_z[5:4]),
    .n16_5(n16_5),
    .cntr_19(cntr_0[3])
);
  IKASCC_primitive_dncntr_2 u_fraccntr_c (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .ff_enable(ff_enable),
    .n20_5(n20_5),
    .n16_5(n16_5),
    .n518_6(n518_6),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3]),
    .cntr_20(cntr_0[3]),
    .bus_address({bus_address_3,bus_address_2,bus_address_1}),
    .cntr_2_8(cntr_2_8),
    .cntr_21(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_3 u_intcntr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .freq_changed_z(freq_changed_z),
    .freq_changed(freq_changed),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s */
module IKASCC_player_memory_s_0 (
  n14_6,
  n207_6,
  wavetable_ram_502,
  wavetable_ram_507,
  wavetable_ram_508,
  wavetable_ram_509,
  ch2_ram_addr_4_5,
  bus_write,
  bus_wdata,
  ch2_ram_addr,
  bus_address_0,
  bus_address_2,
  cyccntr,
  intcntr,
  test,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu 
)
;
input n14_6;
input n207_6;
input wavetable_ram_502;
input wavetable_ram_507;
input wavetable_ram_508;
input wavetable_ram_509;
input ch2_ram_addr_4_5;
input bus_write;
input [7:0] bus_wdata;
input [4:0] ch2_ram_addr;
input bus_address_0;
input bus_address_2;
input [0:0] cyccntr;
input [0:0] intcntr;
input [6:6] test;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output o_RAM_Q_7_51;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_RAMOUT_15_G[4]_65 ;
wire \wavetable_ram_RAMOUT_15_G[4]_66 ;
wire \wavetable_ram_RAMOUT_15_G[4]_67 ;
wire \wavetable_ram_RAMOUT_15_G[4]_68 ;
wire \wavetable_ram_RAMOUT_15_G[4]_69 ;
wire \wavetable_ram_RAMOUT_15_G[4]_70 ;
wire \wavetable_ram_RAMOUT_15_G[4]_71 ;
wire \wavetable_ram_RAMOUT_15_G[4]_72 ;
wire \wavetable_ram_RAMOUT_15_G[4]_73 ;
wire \wavetable_ram_RAMOUT_15_G[4]_74 ;
wire \wavetable_ram_RAMOUT_15_G[4]_75 ;
wire \wavetable_ram_RAMOUT_15_G[4]_76 ;
wire \wavetable_ram_RAMOUT_15_G[4]_77 ;
wire \wavetable_ram_RAMOUT_15_G[4]_78 ;
wire \wavetable_ram_RAMOUT_15_G[4]_79 ;
wire \wavetable_ram_RAMOUT_15_G[4]_80 ;
wire \wavetable_ram_RAMOUT_46_G[4]_65 ;
wire \wavetable_ram_RAMOUT_46_G[4]_66 ;
wire \wavetable_ram_RAMOUT_46_G[4]_67 ;
wire \wavetable_ram_RAMOUT_46_G[4]_68 ;
wire \wavetable_ram_RAMOUT_46_G[4]_69 ;
wire \wavetable_ram_RAMOUT_46_G[4]_70 ;
wire \wavetable_ram_RAMOUT_46_G[4]_71 ;
wire \wavetable_ram_RAMOUT_46_G[4]_72 ;
wire \wavetable_ram_RAMOUT_46_G[4]_73 ;
wire \wavetable_ram_RAMOUT_46_G[4]_74 ;
wire \wavetable_ram_RAMOUT_46_G[4]_75 ;
wire \wavetable_ram_RAMOUT_46_G[4]_76 ;
wire \wavetable_ram_RAMOUT_46_G[4]_77 ;
wire \wavetable_ram_RAMOUT_46_G[4]_78 ;
wire \wavetable_ram_RAMOUT_46_G[4]_79 ;
wire \wavetable_ram_RAMOUT_46_G[4]_80 ;
wire \wavetable_ram_RAMOUT_77_G[4]_65 ;
wire \wavetable_ram_RAMOUT_77_G[4]_66 ;
wire \wavetable_ram_RAMOUT_77_G[4]_67 ;
wire \wavetable_ram_RAMOUT_77_G[4]_68 ;
wire \wavetable_ram_RAMOUT_77_G[4]_69 ;
wire \wavetable_ram_RAMOUT_77_G[4]_70 ;
wire \wavetable_ram_RAMOUT_77_G[4]_71 ;
wire \wavetable_ram_RAMOUT_77_G[4]_72 ;
wire \wavetable_ram_RAMOUT_77_G[4]_73 ;
wire \wavetable_ram_RAMOUT_77_G[4]_74 ;
wire \wavetable_ram_RAMOUT_77_G[4]_75 ;
wire \wavetable_ram_RAMOUT_77_G[4]_76 ;
wire \wavetable_ram_RAMOUT_77_G[4]_77 ;
wire \wavetable_ram_RAMOUT_77_G[4]_78 ;
wire \wavetable_ram_RAMOUT_77_G[4]_79 ;
wire \wavetable_ram_RAMOUT_77_G[4]_80 ;
wire \wavetable_ram_RAMOUT_108_G[4]_65 ;
wire \wavetable_ram_RAMOUT_108_G[4]_66 ;
wire \wavetable_ram_RAMOUT_108_G[4]_67 ;
wire \wavetable_ram_RAMOUT_108_G[4]_68 ;
wire \wavetable_ram_RAMOUT_108_G[4]_69 ;
wire \wavetable_ram_RAMOUT_108_G[4]_70 ;
wire \wavetable_ram_RAMOUT_108_G[4]_71 ;
wire \wavetable_ram_RAMOUT_108_G[4]_72 ;
wire \wavetable_ram_RAMOUT_108_G[4]_73 ;
wire \wavetable_ram_RAMOUT_108_G[4]_74 ;
wire \wavetable_ram_RAMOUT_108_G[4]_75 ;
wire \wavetable_ram_RAMOUT_108_G[4]_76 ;
wire \wavetable_ram_RAMOUT_108_G[4]_77 ;
wire \wavetable_ram_RAMOUT_108_G[4]_78 ;
wire \wavetable_ram_RAMOUT_108_G[4]_79 ;
wire \wavetable_ram_RAMOUT_108_G[4]_80 ;
wire \wavetable_ram_RAMOUT_139_G[4]_65 ;
wire \wavetable_ram_RAMOUT_139_G[4]_66 ;
wire \wavetable_ram_RAMOUT_139_G[4]_67 ;
wire \wavetable_ram_RAMOUT_139_G[4]_68 ;
wire \wavetable_ram_RAMOUT_139_G[4]_69 ;
wire \wavetable_ram_RAMOUT_139_G[4]_70 ;
wire \wavetable_ram_RAMOUT_139_G[4]_71 ;
wire \wavetable_ram_RAMOUT_139_G[4]_72 ;
wire \wavetable_ram_RAMOUT_139_G[4]_73 ;
wire \wavetable_ram_RAMOUT_139_G[4]_74 ;
wire \wavetable_ram_RAMOUT_139_G[4]_75 ;
wire \wavetable_ram_RAMOUT_139_G[4]_76 ;
wire \wavetable_ram_RAMOUT_139_G[4]_77 ;
wire \wavetable_ram_RAMOUT_139_G[4]_78 ;
wire \wavetable_ram_RAMOUT_139_G[4]_79 ;
wire \wavetable_ram_RAMOUT_139_G[4]_80 ;
wire \wavetable_ram_RAMOUT_170_G[4]_65 ;
wire \wavetable_ram_RAMOUT_170_G[4]_66 ;
wire \wavetable_ram_RAMOUT_170_G[4]_67 ;
wire \wavetable_ram_RAMOUT_170_G[4]_68 ;
wire \wavetable_ram_RAMOUT_170_G[4]_69 ;
wire \wavetable_ram_RAMOUT_170_G[4]_70 ;
wire \wavetable_ram_RAMOUT_170_G[4]_71 ;
wire \wavetable_ram_RAMOUT_170_G[4]_72 ;
wire \wavetable_ram_RAMOUT_170_G[4]_73 ;
wire \wavetable_ram_RAMOUT_170_G[4]_74 ;
wire \wavetable_ram_RAMOUT_170_G[4]_75 ;
wire \wavetable_ram_RAMOUT_170_G[4]_76 ;
wire \wavetable_ram_RAMOUT_170_G[4]_77 ;
wire \wavetable_ram_RAMOUT_170_G[4]_78 ;
wire \wavetable_ram_RAMOUT_170_G[4]_79 ;
wire \wavetable_ram_RAMOUT_170_G[4]_80 ;
wire \wavetable_ram_RAMOUT_201_G[4]_65 ;
wire \wavetable_ram_RAMOUT_201_G[4]_66 ;
wire \wavetable_ram_RAMOUT_201_G[4]_67 ;
wire \wavetable_ram_RAMOUT_201_G[4]_68 ;
wire \wavetable_ram_RAMOUT_201_G[4]_69 ;
wire \wavetable_ram_RAMOUT_201_G[4]_70 ;
wire \wavetable_ram_RAMOUT_201_G[4]_71 ;
wire \wavetable_ram_RAMOUT_201_G[4]_72 ;
wire \wavetable_ram_RAMOUT_201_G[4]_73 ;
wire \wavetable_ram_RAMOUT_201_G[4]_74 ;
wire \wavetable_ram_RAMOUT_201_G[4]_75 ;
wire \wavetable_ram_RAMOUT_201_G[4]_76 ;
wire \wavetable_ram_RAMOUT_201_G[4]_77 ;
wire \wavetable_ram_RAMOUT_201_G[4]_78 ;
wire \wavetable_ram_RAMOUT_201_G[4]_79 ;
wire \wavetable_ram_RAMOUT_201_G[4]_80 ;
wire \wavetable_ram_RAMOUT_232_G[4]_65 ;
wire \wavetable_ram_RAMOUT_232_G[4]_66 ;
wire \wavetable_ram_RAMOUT_232_G[4]_67 ;
wire \wavetable_ram_RAMOUT_232_G[4]_68 ;
wire \wavetable_ram_RAMOUT_232_G[4]_69 ;
wire \wavetable_ram_RAMOUT_232_G[4]_70 ;
wire \wavetable_ram_RAMOUT_232_G[4]_71 ;
wire \wavetable_ram_RAMOUT_232_G[4]_72 ;
wire \wavetable_ram_RAMOUT_232_G[4]_73 ;
wire \wavetable_ram_RAMOUT_232_G[4]_74 ;
wire \wavetable_ram_RAMOUT_232_G[4]_75 ;
wire \wavetable_ram_RAMOUT_232_G[4]_76 ;
wire \wavetable_ram_RAMOUT_232_G[4]_77 ;
wire \wavetable_ram_RAMOUT_232_G[4]_78 ;
wire \wavetable_ram_RAMOUT_232_G[4]_79 ;
wire \wavetable_ram_RAMOUT_232_G[4]_80 ;
wire wavetable_ram_439;
wire wavetable_ram_441;
wire wavetable_ram_443;
wire wavetable_ram_445;
wire wavetable_ram_447;
wire wavetable_ram_449;
wire wavetable_ram_451;
wire wavetable_ram_453;
wire wavetable_ram_455;
wire wavetable_ram_457;
wire wavetable_ram_459;
wire wavetable_ram_461;
wire wavetable_ram_463;
wire wavetable_ram_465;
wire wavetable_ram_467;
wire wavetable_ram_469;
wire wavetable_ram_471;
wire wavetable_ram_473;
wire wavetable_ram_475;
wire wavetable_ram_477;
wire wavetable_ram_479;
wire wavetable_ram_481;
wire wavetable_ram_483;
wire wavetable_ram_485;
wire wavetable_ram_487;
wire wavetable_ram_489;
wire wavetable_ram_491;
wire wavetable_ram_493;
wire wavetable_ram_495;
wire wavetable_ram_497;
wire wavetable_ram_499;
wire wavetable_ram_501;
wire wavetable_ram_507_23;
wire wavetable_ram_509_24;
wire wavetable_ram_511;
wire wavetable_ram_513;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ;
wire \wavetable_ram_RAMOUT_15_G[4]_82 ;
wire \wavetable_ram_RAMOUT_15_G[4]_84 ;
wire \wavetable_ram_RAMOUT_15_G[4]_86 ;
wire \wavetable_ram_RAMOUT_15_G[4]_88 ;
wire \wavetable_ram_RAMOUT_15_G[4]_90 ;
wire \wavetable_ram_RAMOUT_15_G[4]_92 ;
wire \wavetable_ram_RAMOUT_15_G[4]_94 ;
wire \wavetable_ram_RAMOUT_15_G[4]_96 ;
wire \wavetable_ram_RAMOUT_46_G[4]_82 ;
wire \wavetable_ram_RAMOUT_46_G[4]_84 ;
wire \wavetable_ram_RAMOUT_46_G[4]_86 ;
wire \wavetable_ram_RAMOUT_46_G[4]_88 ;
wire \wavetable_ram_RAMOUT_46_G[4]_90 ;
wire \wavetable_ram_RAMOUT_46_G[4]_92 ;
wire \wavetable_ram_RAMOUT_46_G[4]_94 ;
wire \wavetable_ram_RAMOUT_46_G[4]_96 ;
wire \wavetable_ram_RAMOUT_77_G[4]_82 ;
wire \wavetable_ram_RAMOUT_77_G[4]_84 ;
wire \wavetable_ram_RAMOUT_77_G[4]_86 ;
wire \wavetable_ram_RAMOUT_77_G[4]_88 ;
wire \wavetable_ram_RAMOUT_77_G[4]_90 ;
wire \wavetable_ram_RAMOUT_77_G[4]_92 ;
wire \wavetable_ram_RAMOUT_77_G[4]_94 ;
wire \wavetable_ram_RAMOUT_77_G[4]_96 ;
wire \wavetable_ram_RAMOUT_108_G[4]_82 ;
wire \wavetable_ram_RAMOUT_108_G[4]_84 ;
wire \wavetable_ram_RAMOUT_108_G[4]_86 ;
wire \wavetable_ram_RAMOUT_108_G[4]_88 ;
wire \wavetable_ram_RAMOUT_108_G[4]_90 ;
wire \wavetable_ram_RAMOUT_108_G[4]_92 ;
wire \wavetable_ram_RAMOUT_108_G[4]_94 ;
wire \wavetable_ram_RAMOUT_108_G[4]_96 ;
wire \wavetable_ram_RAMOUT_139_G[4]_82 ;
wire \wavetable_ram_RAMOUT_139_G[4]_84 ;
wire \wavetable_ram_RAMOUT_139_G[4]_86 ;
wire \wavetable_ram_RAMOUT_139_G[4]_88 ;
wire \wavetable_ram_RAMOUT_139_G[4]_90 ;
wire \wavetable_ram_RAMOUT_139_G[4]_92 ;
wire \wavetable_ram_RAMOUT_139_G[4]_94 ;
wire \wavetable_ram_RAMOUT_139_G[4]_96 ;
wire \wavetable_ram_RAMOUT_170_G[4]_82 ;
wire \wavetable_ram_RAMOUT_170_G[4]_84 ;
wire \wavetable_ram_RAMOUT_170_G[4]_86 ;
wire \wavetable_ram_RAMOUT_170_G[4]_88 ;
wire \wavetable_ram_RAMOUT_170_G[4]_90 ;
wire \wavetable_ram_RAMOUT_170_G[4]_92 ;
wire \wavetable_ram_RAMOUT_170_G[4]_94 ;
wire \wavetable_ram_RAMOUT_170_G[4]_96 ;
wire \wavetable_ram_RAMOUT_201_G[4]_82 ;
wire \wavetable_ram_RAMOUT_201_G[4]_84 ;
wire \wavetable_ram_RAMOUT_201_G[4]_86 ;
wire \wavetable_ram_RAMOUT_201_G[4]_88 ;
wire \wavetable_ram_RAMOUT_201_G[4]_90 ;
wire \wavetable_ram_RAMOUT_201_G[4]_92 ;
wire \wavetable_ram_RAMOUT_201_G[4]_94 ;
wire \wavetable_ram_RAMOUT_201_G[4]_96 ;
wire \wavetable_ram_RAMOUT_232_G[4]_82 ;
wire \wavetable_ram_RAMOUT_232_G[4]_84 ;
wire \wavetable_ram_RAMOUT_232_G[4]_86 ;
wire \wavetable_ram_RAMOUT_232_G[4]_88 ;
wire \wavetable_ram_RAMOUT_232_G[4]_90 ;
wire \wavetable_ram_RAMOUT_232_G[4]_92 ;
wire \wavetable_ram_RAMOUT_232_G[4]_94 ;
wire \wavetable_ram_RAMOUT_232_G[4]_96 ;
wire \wavetable_ram_RAMOUT_15_G[4]_98 ;
wire \wavetable_ram_RAMOUT_15_G[4]_100 ;
wire \wavetable_ram_RAMOUT_15_G[4]_102 ;
wire \wavetable_ram_RAMOUT_15_G[4]_104 ;
wire \wavetable_ram_RAMOUT_46_G[4]_98 ;
wire \wavetable_ram_RAMOUT_46_G[4]_100 ;
wire \wavetable_ram_RAMOUT_46_G[4]_102 ;
wire \wavetable_ram_RAMOUT_46_G[4]_104 ;
wire \wavetable_ram_RAMOUT_77_G[4]_98 ;
wire \wavetable_ram_RAMOUT_77_G[4]_100 ;
wire \wavetable_ram_RAMOUT_77_G[4]_102 ;
wire \wavetable_ram_RAMOUT_77_G[4]_104 ;
wire \wavetable_ram_RAMOUT_108_G[4]_98 ;
wire \wavetable_ram_RAMOUT_108_G[4]_100 ;
wire \wavetable_ram_RAMOUT_108_G[4]_102 ;
wire \wavetable_ram_RAMOUT_108_G[4]_104 ;
wire \wavetable_ram_RAMOUT_139_G[4]_98 ;
wire \wavetable_ram_RAMOUT_139_G[4]_100 ;
wire \wavetable_ram_RAMOUT_139_G[4]_102 ;
wire \wavetable_ram_RAMOUT_139_G[4]_104 ;
wire \wavetable_ram_RAMOUT_170_G[4]_98 ;
wire \wavetable_ram_RAMOUT_170_G[4]_100 ;
wire \wavetable_ram_RAMOUT_170_G[4]_102 ;
wire \wavetable_ram_RAMOUT_170_G[4]_104 ;
wire \wavetable_ram_RAMOUT_201_G[4]_98 ;
wire \wavetable_ram_RAMOUT_201_G[4]_100 ;
wire \wavetable_ram_RAMOUT_201_G[4]_102 ;
wire \wavetable_ram_RAMOUT_201_G[4]_104 ;
wire \wavetable_ram_RAMOUT_232_G[4]_98 ;
wire \wavetable_ram_RAMOUT_232_G[4]_100 ;
wire \wavetable_ram_RAMOUT_232_G[4]_102 ;
wire \wavetable_ram_RAMOUT_232_G[4]_104 ;
wire \wavetable_ram_RAMOUT_15_G[4]_106 ;
wire \wavetable_ram_RAMOUT_15_G[4]_108 ;
wire \wavetable_ram_RAMOUT_46_G[4]_106 ;
wire \wavetable_ram_RAMOUT_46_G[4]_108 ;
wire \wavetable_ram_RAMOUT_77_G[4]_106 ;
wire \wavetable_ram_RAMOUT_77_G[4]_108 ;
wire \wavetable_ram_RAMOUT_108_G[4]_106 ;
wire \wavetable_ram_RAMOUT_108_G[4]_108 ;
wire \wavetable_ram_RAMOUT_139_G[4]_106 ;
wire \wavetable_ram_RAMOUT_139_G[4]_108 ;
wire \wavetable_ram_RAMOUT_170_G[4]_106 ;
wire \wavetable_ram_RAMOUT_170_G[4]_108 ;
wire \wavetable_ram_RAMOUT_201_G[4]_106 ;
wire \wavetable_ram_RAMOUT_201_G[4]_108 ;
wire \wavetable_ram_RAMOUT_232_G[4]_106 ;
wire \wavetable_ram_RAMOUT_232_G[4]_108 ;
wire \wavetable_ram_RAMOUT_0_G[0]_6 ;
wire \wavetable_ram_RAMOUT_31_G[0]_6 ;
wire \wavetable_ram_RAMOUT_62_G[0]_6 ;
wire \wavetable_ram_RAMOUT_93_G[0]_6 ;
wire \wavetable_ram_RAMOUT_124_G[0]_6 ;
wire \wavetable_ram_RAMOUT_155_G[0]_6 ;
wire \wavetable_ram_RAMOUT_186_G[0]_6 ;
wire \wavetable_ram_RAMOUT_217_G[0]_6 ;
wire [4:0] \ramstyle_block.wavedata_ram_0 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .I2(ch2_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s30 .INIT=8'hCA;
  LUT4 wavetable_ram_s437 (
    .F(wavetable_ram_439),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s437.INIT=16'h4000;
  LUT4 wavetable_ram_s438 (
    .F(wavetable_ram_441),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s438.INIT=16'h4000;
  LUT4 wavetable_ram_s439 (
    .F(wavetable_ram_443),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s439.INIT=16'h4000;
  LUT4 wavetable_ram_s440 (
    .F(wavetable_ram_445),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s440.INIT=16'h4000;
  LUT4 wavetable_ram_s441 (
    .F(wavetable_ram_447),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s441.INIT=16'h8000;
  LUT4 wavetable_ram_s442 (
    .F(wavetable_ram_449),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s442.INIT=16'h8000;
  LUT4 wavetable_ram_s443 (
    .F(wavetable_ram_451),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s443.INIT=16'h8000;
  LUT4 wavetable_ram_s444 (
    .F(wavetable_ram_453),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_502),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s444.INIT=16'h8000;
  LUT4 wavetable_ram_s445 (
    .F(wavetable_ram_455),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s445.INIT=16'h4000;
  LUT4 wavetable_ram_s446 (
    .F(wavetable_ram_457),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s446.INIT=16'h4000;
  LUT4 wavetable_ram_s447 (
    .F(wavetable_ram_459),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s447.INIT=16'h4000;
  LUT4 wavetable_ram_s448 (
    .F(wavetable_ram_461),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s448.INIT=16'h4000;
  LUT4 wavetable_ram_s449 (
    .F(wavetable_ram_463),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s449.INIT=16'h8000;
  LUT4 wavetable_ram_s450 (
    .F(wavetable_ram_465),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s450.INIT=16'h8000;
  LUT4 wavetable_ram_s451 (
    .F(wavetable_ram_467),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s451.INIT=16'h8000;
  LUT4 wavetable_ram_s452 (
    .F(wavetable_ram_469),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_507),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s452.INIT=16'h8000;
  LUT4 wavetable_ram_s453 (
    .F(wavetable_ram_471),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s453.INIT=16'h4000;
  LUT4 wavetable_ram_s454 (
    .F(wavetable_ram_473),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s454.INIT=16'h4000;
  LUT4 wavetable_ram_s455 (
    .F(wavetable_ram_475),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s455.INIT=16'h4000;
  LUT4 wavetable_ram_s456 (
    .F(wavetable_ram_477),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s456.INIT=16'h4000;
  LUT4 wavetable_ram_s457 (
    .F(wavetable_ram_479),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s457.INIT=16'h8000;
  LUT4 wavetable_ram_s458 (
    .F(wavetable_ram_481),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s458.INIT=16'h8000;
  LUT4 wavetable_ram_s459 (
    .F(wavetable_ram_483),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s459.INIT=16'h8000;
  LUT4 wavetable_ram_s460 (
    .F(wavetable_ram_485),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_508),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s460.INIT=16'h8000;
  LUT4 wavetable_ram_s461 (
    .F(wavetable_ram_487),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s461.INIT=16'h4000;
  LUT4 wavetable_ram_s462 (
    .F(wavetable_ram_489),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s462.INIT=16'h4000;
  LUT4 wavetable_ram_s463 (
    .F(wavetable_ram_491),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s463.INIT=16'h4000;
  LUT4 wavetable_ram_s464 (
    .F(wavetable_ram_493),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s464.INIT=16'h4000;
  LUT4 wavetable_ram_s465 (
    .F(wavetable_ram_495),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_513) 
);
defparam wavetable_ram_s465.INIT=16'h8000;
  LUT4 wavetable_ram_s466 (
    .F(wavetable_ram_497),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_511) 
);
defparam wavetable_ram_s466.INIT=16'h8000;
  LUT4 wavetable_ram_s467 (
    .F(wavetable_ram_499),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_509_24) 
);
defparam wavetable_ram_s467.INIT=16'h8000;
  LUT4 wavetable_ram_s468 (
    .F(wavetable_ram_501),
    .I0(bus_address_2),
    .I1(n207_6),
    .I2(wavetable_ram_509),
    .I3(wavetable_ram_507_23) 
);
defparam wavetable_ram_s468.INIT=16'h8000;
  LUT4 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_ram_6 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n207_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s41.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(\ramstyle_block.wavedata_ram_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n207_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s42.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_ram_2 ),
    .I1(\ramstyle_block.wavedata_ram_0 [3]),
    .I2(n207_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s43.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(\ramstyle_block.wavedata_ram_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n207_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s44.INIT=16'hF503;
  LUT4 wavetable_ram_s473 (
    .F(wavetable_ram_507_23),
    .I0(ch2_ram_addr[1]),
    .I1(intcntr[0]),
    .I2(bus_address_0),
    .I3(ch2_ram_addr_4_5) 
);
defparam wavetable_ram_s473.INIT=16'hA022;
  LUT4 wavetable_ram_s474 (
    .F(wavetable_ram_509_24),
    .I0(intcntr[0]),
    .I1(bus_address_0),
    .I2(ch2_ram_addr_4_5),
    .I3(ch2_ram_addr[1]) 
);
defparam wavetable_ram_s474.INIT=16'h3A00;
  LUT4 wavetable_ram_s475 (
    .F(wavetable_ram_511),
    .I0(ch2_ram_addr[1]),
    .I1(intcntr[0]),
    .I2(bus_address_0),
    .I3(ch2_ram_addr_4_5) 
);
defparam wavetable_ram_s475.INIT=16'h5011;
  LUT4 wavetable_ram_s476 (
    .F(wavetable_ram_513),
    .I0(ch2_ram_addr[1]),
    .I1(intcntr[0]),
    .I2(bus_address_0),
    .I3(ch2_ram_addr_4_5) 
);
defparam wavetable_ram_s476.INIT=16'h0544;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(test[6]),
    .I1(bus_write),
    .I2(ch2_ram_addr_4_5) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hBF;
  DFFRE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [4]),
    .D(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [3]),
    .D(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 ),
    .D(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [0]),
    .D(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n207_6) 
);
  DFFRE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .S0(ch2_ram_addr[3]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .S0(ch2_ram_addr[2]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .S0(ch2_ram_addr[1]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_0_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_31_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_62_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_93_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_124_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_155_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_186_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_217_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .S0(ch2_ram_addr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_0 */
module IKASCC_primitive_dncntr_4 (
  clk_14m_d,
  n326_7,
  cenop_29,
  ff_enable,
  cyccntr
)
;
input clk_14m_d;
input n326_7;
input cenop_29;
input ff_enable;
output [3:0] cyccntr;
wire n12_6;
wire n13_9;
wire n14_9;
wire n15_10;
wire VCC;
wire GND;
  LUT4 n12_s1 (
    .F(n12_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n13_s3 (
    .F(n13_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(cyccntr[2]) 
);
defparam n13_s3.INIT=16'hFE01;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]) 
);
defparam n14_s3.INIT=8'hE1;
  LUT2 n15_s4 (
    .F(n15_10),
    .I0(ff_enable),
    .I1(cyccntr[0]) 
);
defparam n15_s4.INIT=4'h9;
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_6),
    .CLK(clk_14m_d),
    .SET(n326_7),
    .CE(cenop_29) 
);
  DFFSE cntr_2_s1 (
    .Q(cyccntr[2]),
    .D(n13_9),
    .CLK(clk_14m_d),
    .SET(n326_7),
    .CE(VCC) 
);
defparam cntr_2_s1.INIT=1'b1;
  DFFSE cntr_1_s1 (
    .Q(cyccntr[1]),
    .D(n14_9),
    .CLK(clk_14m_d),
    .SET(n326_7),
    .CE(VCC) 
);
defparam cntr_1_s1.INIT=1'b1;
  DFFSE cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_10),
    .CLK(clk_14m_d),
    .SET(n326_7),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_4 */
module IKASCC_primitive_dncntr_5 (
  clk_14m_d,
  n25_6,
  cenop_29,
  fraccntr_ld,
  n502_6,
  ff_enable,
  freq,
  db_z,
  bus_address,
  n20_5,
  n20_8,
  cntr
)
;
input clk_14m_d;
input n25_6;
input cenop_29;
input fraccntr_ld;
input n502_6;
input ff_enable;
input [3:0] freq;
input [3:0] db_z;
input [3:1] bus_address;
output n20_5;
output n20_8;
output [3:3] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n20_4;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n23_7;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(cntr[3]),
    .I2(n20_5),
    .I3(fraccntr_ld) 
);
defparam n20_s0.INIT=16'hAA3C;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'h553C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_8) 
);
defparam n20_s1.INIT=8'hCA;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n20_s2.INIT=8'h01;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_8) 
);
defparam n21_s1.INIT=8'h35;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_8) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_8) 
);
defparam n23_s1.INIT=8'hCA;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(bus_address[2]),
    .I1(bus_address[3]),
    .I2(bus_address[1]),
    .I3(n502_6) 
);
defparam n20_s4.INIT=16'h1000;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(n23_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam n23_s3.INIT=16'hCCA3;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n21_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n22_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_0_s1 (
    .Q(cntr_0[0]),
    .D(n23_7),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_5 */
module IKASCC_primitive_dncntr_6 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  n20_5,
  ff_enable,
  n20_8,
  cntr,
  freq,
  i_DB_Z,
  db_z,
  n16_5,
  cntr_25
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input n20_5;
input ff_enable;
input n20_8;
input [3:3] cntr;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
output n16_5;
output [3:3] cntr_25;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_25[3]),
    .I2(n16_5),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_0[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n20_5),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00F4;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_8) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n16_s2.INIT=8'h01;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_8) 
);
defparam n19_s1.INIT=8'hCA;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_25[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_6 */
module IKASCC_primitive_dncntr_7 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  ff_enable,
  n20_5,
  n16_5,
  n518_6,
  test,
  freq,
  db_z,
  cntr,
  cntr_26,
  bus_address,
  cntr_2_8,
  cntr_27
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input ff_enable;
input n20_5;
input n16_5;
input n518_6;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [3:3] cntr_26;
input [3:1] bus_address;
output cntr_2_8;
output [3:0] cntr_27;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n16_5_28;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5_28),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hC5;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_27[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_27[0]),
    .I2(cntr_27[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_27[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(test[0]),
    .I1(cntr_2_8),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00FE;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_27[0]),
    .I1(cntr_27[1]),
    .I2(cntr_27[2]),
    .I3(cntr_27[3]) 
);
defparam n16_s1.INIT=16'h01FE;
  LUT3 n16_s2 (
    .F(n16_5_28),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_8) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_27[0]),
    .I1(cntr_27[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_8) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[3]),
    .I1(cntr_26[3]),
    .I2(n20_5),
    .I3(n16_5) 
);
defparam cntr_2_s4.INIT=16'h1000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(bus_address[2]),
    .I1(bus_address[3]),
    .I2(bus_address[1]),
    .I3(n518_6) 
);
defparam n16_s4.INIT=16'h1000;
  DFFSE cntr_2_s0 (
    .Q(cntr_27[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_27[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_27[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_27[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_7 */
module IKASCC_primitive_dncntr_8 (
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  freq_changed_z,
  freq_changed,
  fraccntr_ld_4,
  test,
  intcntr
)
;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input freq_changed_z;
input freq_changed;
input fraccntr_ld_4;
input [5:5] test;
output [4:0] intcntr;
wire n29_5;
wire n15_6;
wire n14_6;
wire n29_6;
wire n13_7;
wire n16_9;
wire cntr_3_10;
wire n17_10;
wire n13_10;
wire VCC;
wire GND;
  LUT4 n29_s2 (
    .F(n29_5),
    .I0(n29_6),
    .I1(test[5]),
    .I2(audio_mclk_d),
    .I3(ff_enable) 
);
defparam n29_s2.INIT=16'h004F;
  LUT3 n15_s1 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]),
    .I2(intcntr[2]) 
);
defparam n15_s1.INIT=8'hE1;
  LUT4 n14_s1 (
    .F(n14_6),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT2 n29_s3 (
    .F(n29_6),
    .I0(freq_changed_z),
    .I1(freq_changed) 
);
defparam n29_s3.INIT=4'h1;
  LUT4 n13_s2 (
    .F(n13_7),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(intcntr[1]),
    .I3(intcntr[0]) 
);
defparam n13_s2.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_9),
    .I0(ff_enable),
    .I1(intcntr[0]),
    .I2(fraccntr_ld_4),
    .I3(intcntr[1]) 
);
defparam n16_s3.INIT=16'hEF10;
  LUT2 cntr_3_s4 (
    .F(cntr_3_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4) 
);
defparam cntr_3_s4.INIT=4'h4;
  LUT3 n17_s4 (
    .F(n17_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(intcntr[0]) 
);
defparam n17_s4.INIT=8'hB4;
  LUT4 n13_s4 (
    .F(n13_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(n13_7),
    .I3(intcntr[4]) 
);
defparam n13_s4.INIT=16'hBF40;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_1_s2 (
    .Q(intcntr[1]),
    .D(n16_9),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_1_s2.INIT=1'b1;
  DFFSE cntr_0_s2 (
    .Q(intcntr[0]),
    .D(n17_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_0_s2.INIT=1'b1;
  DFFSE cntr_4_s2 (
    .Q(intcntr[4]),
    .D(n13_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_4_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_8 */
module IKASCC_player_control_s_0 (
  clk_14m_d,
  cenop_29,
  n40_5,
  n527_3,
  write_4,
  n490_9,
  n518_5,
  ff_enable,
  n207_6,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n518_6,
  freq_changed_6,
  n25_6,
  n502_6,
  audio_mclk_d,
  db_z,
  i_DB_Z,
  bus_address,
  \ramstyle_block.wavedata_cpu ,
  test_0,
  test_1,
  test_5,
  ch2_sound,
  cyccntr,
  intcntr
)
;
input clk_14m_d;
input cenop_29;
input n40_5;
input n527_3;
input write_4;
input n490_9;
input n518_5;
input ff_enable;
input n207_6;
input o_RAM_Q_7_48;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input o_RAM_Q_7_51;
input n518_6;
input freq_changed_6;
input n25_6;
input n502_6;
input audio_mclk_d;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:0] bus_address;
input [7:0] \ramstyle_block.wavedata_cpu ;
input test_0;
input test_1;
input test_5;
output [7:0] ch2_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n500_4;
wire n509_4;
wire fraccntr_ld;
wire n301_5;
wire n397_5;
wire accshft_en_7;
wire accshft_7_7;
wire final_sound_7_6;
wire o_RAM_Q_7_41;
wire o_RAM_Q_7_43;
wire o_RAM_Q_7_45;
wire o_RAM_Q_7_47;
wire fraccntr_ld_4;
wire accshft_en_8;
wire final_sound_7_7;
wire fraccntr_ld_5;
wire n497_7;
wire n513_6;
wire freq_changed;
wire n326_7;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n295_15;
wire o_RAM_Q_7_37;
wire o_RAM_Q_7_39;
wire n20_5;
wire n20_8;
wire n16_5;
wire cntr_2_8;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:3] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n500_s1 (
    .F(n500_4),
    .I0(bus_address[0]),
    .I1(write_4),
    .I2(n490_9) 
);
defparam n500_s1.INIT=8'h40;
  LUT3 n509_s1 (
    .F(n509_4),
    .I0(bus_address[2]),
    .I1(bus_address[1]),
    .I2(n518_5) 
);
defparam n509_s1.INIT=8'h40;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n301_s2 (
    .F(n301_5),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(ff_enable) 
);
defparam n301_s2.INIT=8'h0E;
  LUT4 n397_s2 (
    .F(n397_5),
    .I0(db_z[1]),
    .I1(n527_3),
    .I2(ff_enable),
    .I3(mute) 
);
defparam n397_s2.INIT=16'h444F;
  LUT4 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr_0[1]),
    .I3(accshft_en_8) 
);
defparam accshft_en_s3.INIT=16'h0100;
  LUT2 accshft_7_s3 (
    .F(accshft_7_7),
    .I0(ff_enable),
    .I1(accshft_en_z) 
);
defparam accshft_7_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(final_sound_7_7),
    .I1(cyccntr[0]),
    .I2(cyccntr_0[1]),
    .I3(accshft_7_7) 
);
defparam final_sound_7_s3.INIT=16'h8000;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n295_s10 (
    .F(o_RAM_Q_7_41),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_cpu [7]),
    .I2(n207_6),
    .I3(o_RAM_Q_7_48) 
);
defparam n295_s10.INIT=16'hA0CF;
  LUT4 n295_s11 (
    .F(o_RAM_Q_7_43),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_cpu [5]),
    .I2(n207_6),
    .I3(o_RAM_Q_7_49) 
);
defparam n295_s11.INIT=16'hA0CF;
  LUT4 n295_s12 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_cpu [2]),
    .I1(\ramstyle_block.wavedata_cpu [3]),
    .I2(n207_6),
    .I3(o_RAM_Q_7_50) 
);
defparam n295_s12.INIT=16'hA0CF;
  LUT4 n295_s13 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_cpu [1]),
    .I2(n207_6),
    .I3(o_RAM_Q_7_51) 
);
defparam n295_s13.INIT=16'hA0CF;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_8),
    .I2(test_1),
    .I3(fraccntr_ld_5) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s4 (
    .F(accshft_en_8),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s4.INIT=4'h4;
  LUT2 final_sound_7_s4 (
    .F(final_sound_7_7),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[2]) 
);
defparam final_sound_7_s4.INIT=4'h4;
  LUT4 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s2.INIT=16'h0001;
  LUT3 n497_s3 (
    .F(n497_7),
    .I0(write_4),
    .I1(ff_enable),
    .I2(n518_6) 
);
defparam n497_s3.INIT=8'h20;
  LUT4 n513_s2 (
    .F(n513_6),
    .I0(n490_9),
    .I1(write_4),
    .I2(ff_enable),
    .I3(fraccntr_ld_4) 
);
defparam n513_s2.INIT=16'h8F88;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(bus_address[2]),
    .I1(bus_address[3]),
    .I2(bus_address[1]),
    .I3(freq_changed_6) 
);
defparam freq_changed_s1.INIT=16'h1000;
  LUT4 n326_s3 (
    .F(n326_7),
    .I0(ff_enable),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n326_s3.INIT=16'h5554;
  DFFRE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n497_7) 
);
  DFFRE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n497_7) 
);
  DFFRE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n497_7) 
);
  DFFRE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n497_7) 
);
  DFFRE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n500_4) 
);
  DFFRE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n527_3) 
);
  DFFRE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n509_4) 
);
  DFFRE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n509_4) 
);
  DFFRE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n509_4) 
);
  DFFRE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n509_4) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n513_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n513_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n513_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n513_6) 
);
  DFFRE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n295_15),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk_14m_d),
    .RESET(n301_5),
    .CE(cenop_29) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk_14m_d),
    .SET(n326_7),
    .CE(accshft_en_7) 
);
  DFFRE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n326_7),
    .CE(accshft_7_7) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch2_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch2_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch2_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch2_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch2_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch2_sound[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch2_sound[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch2_sound[0]),
    .D(accshft[1]),
    .CLK(clk_14m_d),
    .RESET(n397_5),
    .CE(final_sound_7_6) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n295_s7 (
    .O(n295_15),
    .I0(o_RAM_Q_7_37),
    .I1(o_RAM_Q_7_39),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n295_s8 (
    .O(o_RAM_Q_7_37),
    .I0(o_RAM_Q_7_41),
    .I1(o_RAM_Q_7_43),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n295_s9 (
    .O(o_RAM_Q_7_39),
    .I0(o_RAM_Q_7_45),
    .I1(o_RAM_Q_7_47),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr_4 u_cyccntr (
    .clk_14m_d(clk_14m_d),
    .n326_7(n326_7),
    .cenop_29(cenop_29),
    .ff_enable(ff_enable),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_5 u_fraccntr_a (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .cenop_29(cenop_29),
    .fraccntr_ld(fraccntr_ld),
    .n502_6(n502_6),
    .ff_enable(ff_enable),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .bus_address(bus_address[3:1]),
    .n20_5(n20_5),
    .n20_8(n20_8),
    .cntr(cntr[3])
);
  IKASCC_primitive_dncntr_6 u_fraccntr_b (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .n20_5(n20_5),
    .ff_enable(ff_enable),
    .n20_8(n20_8),
    .cntr(cntr[3]),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .n16_5(n16_5),
    .cntr_25(cntr_0[3])
);
  IKASCC_primitive_dncntr_7 u_fraccntr_c (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .ff_enable(ff_enable),
    .n20_5(n20_5),
    .n16_5(n16_5),
    .n518_6(n518_6),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3]),
    .cntr_26(cntr_0[3]),
    .bus_address(bus_address[3:1]),
    .cntr_2_8(cntr_2_8),
    .cntr_27(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_8 u_intcntr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .freq_changed_z(freq_changed_z),
    .freq_changed(freq_changed),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_0 */
module IKASCC_player_memory_s_1 (
  n14_6,
  n251_6,
  ch3_ram_addr_4_5,
  bus_write,
  bus_wdata,
  ch3_ram_addr,
  cyccntr,
  bus_address,
  test,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu 
)
;
input n14_6;
input n251_6;
input ch3_ram_addr_4_5;
input bus_write;
input [7:0] bus_wdata;
input [4:0] ch3_ram_addr;
input [0:0] cyccntr;
input [4:3] bus_address;
input [6:6] test;
output o_RAM_Q_7_48;
output o_RAM_Q_7_49;
output o_RAM_Q_7_50;
output o_RAM_Q_7_51;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output [7:0] \ramstyle_block.wavedata_cpu ;
wire \wavetable_ram_RAMOUT_15_G[4]_65 ;
wire \wavetable_ram_RAMOUT_15_G[4]_66 ;
wire \wavetable_ram_RAMOUT_15_G[4]_67 ;
wire \wavetable_ram_RAMOUT_15_G[4]_68 ;
wire \wavetable_ram_RAMOUT_15_G[4]_69 ;
wire \wavetable_ram_RAMOUT_15_G[4]_70 ;
wire \wavetable_ram_RAMOUT_15_G[4]_71 ;
wire \wavetable_ram_RAMOUT_15_G[4]_72 ;
wire \wavetable_ram_RAMOUT_15_G[4]_73 ;
wire \wavetable_ram_RAMOUT_15_G[4]_74 ;
wire \wavetable_ram_RAMOUT_15_G[4]_75 ;
wire \wavetable_ram_RAMOUT_15_G[4]_76 ;
wire \wavetable_ram_RAMOUT_15_G[4]_77 ;
wire \wavetable_ram_RAMOUT_15_G[4]_78 ;
wire \wavetable_ram_RAMOUT_15_G[4]_79 ;
wire \wavetable_ram_RAMOUT_15_G[4]_80 ;
wire \wavetable_ram_RAMOUT_46_G[4]_65 ;
wire \wavetable_ram_RAMOUT_46_G[4]_66 ;
wire \wavetable_ram_RAMOUT_46_G[4]_67 ;
wire \wavetable_ram_RAMOUT_46_G[4]_68 ;
wire \wavetable_ram_RAMOUT_46_G[4]_69 ;
wire \wavetable_ram_RAMOUT_46_G[4]_70 ;
wire \wavetable_ram_RAMOUT_46_G[4]_71 ;
wire \wavetable_ram_RAMOUT_46_G[4]_72 ;
wire \wavetable_ram_RAMOUT_46_G[4]_73 ;
wire \wavetable_ram_RAMOUT_46_G[4]_74 ;
wire \wavetable_ram_RAMOUT_46_G[4]_75 ;
wire \wavetable_ram_RAMOUT_46_G[4]_76 ;
wire \wavetable_ram_RAMOUT_46_G[4]_77 ;
wire \wavetable_ram_RAMOUT_46_G[4]_78 ;
wire \wavetable_ram_RAMOUT_46_G[4]_79 ;
wire \wavetable_ram_RAMOUT_46_G[4]_80 ;
wire \wavetable_ram_RAMOUT_77_G[4]_65 ;
wire \wavetable_ram_RAMOUT_77_G[4]_66 ;
wire \wavetable_ram_RAMOUT_77_G[4]_67 ;
wire \wavetable_ram_RAMOUT_77_G[4]_68 ;
wire \wavetable_ram_RAMOUT_77_G[4]_69 ;
wire \wavetable_ram_RAMOUT_77_G[4]_70 ;
wire \wavetable_ram_RAMOUT_77_G[4]_71 ;
wire \wavetable_ram_RAMOUT_77_G[4]_72 ;
wire \wavetable_ram_RAMOUT_77_G[4]_73 ;
wire \wavetable_ram_RAMOUT_77_G[4]_74 ;
wire \wavetable_ram_RAMOUT_77_G[4]_75 ;
wire \wavetable_ram_RAMOUT_77_G[4]_76 ;
wire \wavetable_ram_RAMOUT_77_G[4]_77 ;
wire \wavetable_ram_RAMOUT_77_G[4]_78 ;
wire \wavetable_ram_RAMOUT_77_G[4]_79 ;
wire \wavetable_ram_RAMOUT_77_G[4]_80 ;
wire \wavetable_ram_RAMOUT_108_G[4]_65 ;
wire \wavetable_ram_RAMOUT_108_G[4]_66 ;
wire \wavetable_ram_RAMOUT_108_G[4]_67 ;
wire \wavetable_ram_RAMOUT_108_G[4]_68 ;
wire \wavetable_ram_RAMOUT_108_G[4]_69 ;
wire \wavetable_ram_RAMOUT_108_G[4]_70 ;
wire \wavetable_ram_RAMOUT_108_G[4]_71 ;
wire \wavetable_ram_RAMOUT_108_G[4]_72 ;
wire \wavetable_ram_RAMOUT_108_G[4]_73 ;
wire \wavetable_ram_RAMOUT_108_G[4]_74 ;
wire \wavetable_ram_RAMOUT_108_G[4]_75 ;
wire \wavetable_ram_RAMOUT_108_G[4]_76 ;
wire \wavetable_ram_RAMOUT_108_G[4]_77 ;
wire \wavetable_ram_RAMOUT_108_G[4]_78 ;
wire \wavetable_ram_RAMOUT_108_G[4]_79 ;
wire \wavetable_ram_RAMOUT_108_G[4]_80 ;
wire \wavetable_ram_RAMOUT_139_G[4]_65 ;
wire \wavetable_ram_RAMOUT_139_G[4]_66 ;
wire \wavetable_ram_RAMOUT_139_G[4]_67 ;
wire \wavetable_ram_RAMOUT_139_G[4]_68 ;
wire \wavetable_ram_RAMOUT_139_G[4]_69 ;
wire \wavetable_ram_RAMOUT_139_G[4]_70 ;
wire \wavetable_ram_RAMOUT_139_G[4]_71 ;
wire \wavetable_ram_RAMOUT_139_G[4]_72 ;
wire \wavetable_ram_RAMOUT_139_G[4]_73 ;
wire \wavetable_ram_RAMOUT_139_G[4]_74 ;
wire \wavetable_ram_RAMOUT_139_G[4]_75 ;
wire \wavetable_ram_RAMOUT_139_G[4]_76 ;
wire \wavetable_ram_RAMOUT_139_G[4]_77 ;
wire \wavetable_ram_RAMOUT_139_G[4]_78 ;
wire \wavetable_ram_RAMOUT_139_G[4]_79 ;
wire \wavetable_ram_RAMOUT_139_G[4]_80 ;
wire \wavetable_ram_RAMOUT_170_G[4]_65 ;
wire \wavetable_ram_RAMOUT_170_G[4]_66 ;
wire \wavetable_ram_RAMOUT_170_G[4]_67 ;
wire \wavetable_ram_RAMOUT_170_G[4]_68 ;
wire \wavetable_ram_RAMOUT_170_G[4]_69 ;
wire \wavetable_ram_RAMOUT_170_G[4]_70 ;
wire \wavetable_ram_RAMOUT_170_G[4]_71 ;
wire \wavetable_ram_RAMOUT_170_G[4]_72 ;
wire \wavetable_ram_RAMOUT_170_G[4]_73 ;
wire \wavetable_ram_RAMOUT_170_G[4]_74 ;
wire \wavetable_ram_RAMOUT_170_G[4]_75 ;
wire \wavetable_ram_RAMOUT_170_G[4]_76 ;
wire \wavetable_ram_RAMOUT_170_G[4]_77 ;
wire \wavetable_ram_RAMOUT_170_G[4]_78 ;
wire \wavetable_ram_RAMOUT_170_G[4]_79 ;
wire \wavetable_ram_RAMOUT_170_G[4]_80 ;
wire \wavetable_ram_RAMOUT_201_G[4]_65 ;
wire \wavetable_ram_RAMOUT_201_G[4]_66 ;
wire \wavetable_ram_RAMOUT_201_G[4]_67 ;
wire \wavetable_ram_RAMOUT_201_G[4]_68 ;
wire \wavetable_ram_RAMOUT_201_G[4]_69 ;
wire \wavetable_ram_RAMOUT_201_G[4]_70 ;
wire \wavetable_ram_RAMOUT_201_G[4]_71 ;
wire \wavetable_ram_RAMOUT_201_G[4]_72 ;
wire \wavetable_ram_RAMOUT_201_G[4]_73 ;
wire \wavetable_ram_RAMOUT_201_G[4]_74 ;
wire \wavetable_ram_RAMOUT_201_G[4]_75 ;
wire \wavetable_ram_RAMOUT_201_G[4]_76 ;
wire \wavetable_ram_RAMOUT_201_G[4]_77 ;
wire \wavetable_ram_RAMOUT_201_G[4]_78 ;
wire \wavetable_ram_RAMOUT_201_G[4]_79 ;
wire \wavetable_ram_RAMOUT_201_G[4]_80 ;
wire \wavetable_ram_RAMOUT_232_G[4]_65 ;
wire \wavetable_ram_RAMOUT_232_G[4]_66 ;
wire \wavetable_ram_RAMOUT_232_G[4]_67 ;
wire \wavetable_ram_RAMOUT_232_G[4]_68 ;
wire \wavetable_ram_RAMOUT_232_G[4]_69 ;
wire \wavetable_ram_RAMOUT_232_G[4]_70 ;
wire \wavetable_ram_RAMOUT_232_G[4]_71 ;
wire \wavetable_ram_RAMOUT_232_G[4]_72 ;
wire \wavetable_ram_RAMOUT_232_G[4]_73 ;
wire \wavetable_ram_RAMOUT_232_G[4]_74 ;
wire \wavetable_ram_RAMOUT_232_G[4]_75 ;
wire \wavetable_ram_RAMOUT_232_G[4]_76 ;
wire \wavetable_ram_RAMOUT_232_G[4]_77 ;
wire \wavetable_ram_RAMOUT_232_G[4]_78 ;
wire \wavetable_ram_RAMOUT_232_G[4]_79 ;
wire \wavetable_ram_RAMOUT_232_G[4]_80 ;
wire wavetable_ram_502;
wire wavetable_ram_503;
wire wavetable_ram_504;
wire wavetable_ram_505;
wire wavetable_ram_506;
wire wavetable_ram_507;
wire wavetable_ram_508;
wire wavetable_ram_509;
wire wavetable_ram_511;
wire wavetable_ram_513;
wire wavetable_ram_515;
wire wavetable_ram_517;
wire wavetable_ram_519;
wire wavetable_ram_521;
wire wavetable_ram_523;
wire wavetable_ram_525;
wire wavetable_ram_527;
wire wavetable_ram_529;
wire wavetable_ram_531;
wire wavetable_ram_533;
wire wavetable_ram_535;
wire wavetable_ram_537;
wire wavetable_ram_539;
wire wavetable_ram_541;
wire wavetable_ram_543;
wire wavetable_ram_545;
wire wavetable_ram_547;
wire wavetable_ram_549;
wire wavetable_ram_551;
wire wavetable_ram_553;
wire wavetable_ram_555;
wire wavetable_ram_557;
wire wavetable_ram_559;
wire wavetable_ram_561;
wire wavetable_ram_563;
wire wavetable_ram_565;
wire wavetable_ram_567;
wire wavetable_ram_569;
wire wavetable_ram_571;
wire wavetable_ram_573;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ;
wire \wavetable_ram_RAMOUT_15_G[4]_82 ;
wire \wavetable_ram_RAMOUT_15_G[4]_84 ;
wire \wavetable_ram_RAMOUT_15_G[4]_86 ;
wire \wavetable_ram_RAMOUT_15_G[4]_88 ;
wire \wavetable_ram_RAMOUT_15_G[4]_90 ;
wire \wavetable_ram_RAMOUT_15_G[4]_92 ;
wire \wavetable_ram_RAMOUT_15_G[4]_94 ;
wire \wavetable_ram_RAMOUT_15_G[4]_96 ;
wire \wavetable_ram_RAMOUT_46_G[4]_82 ;
wire \wavetable_ram_RAMOUT_46_G[4]_84 ;
wire \wavetable_ram_RAMOUT_46_G[4]_86 ;
wire \wavetable_ram_RAMOUT_46_G[4]_88 ;
wire \wavetable_ram_RAMOUT_46_G[4]_90 ;
wire \wavetable_ram_RAMOUT_46_G[4]_92 ;
wire \wavetable_ram_RAMOUT_46_G[4]_94 ;
wire \wavetable_ram_RAMOUT_46_G[4]_96 ;
wire \wavetable_ram_RAMOUT_77_G[4]_82 ;
wire \wavetable_ram_RAMOUT_77_G[4]_84 ;
wire \wavetable_ram_RAMOUT_77_G[4]_86 ;
wire \wavetable_ram_RAMOUT_77_G[4]_88 ;
wire \wavetable_ram_RAMOUT_77_G[4]_90 ;
wire \wavetable_ram_RAMOUT_77_G[4]_92 ;
wire \wavetable_ram_RAMOUT_77_G[4]_94 ;
wire \wavetable_ram_RAMOUT_77_G[4]_96 ;
wire \wavetable_ram_RAMOUT_108_G[4]_82 ;
wire \wavetable_ram_RAMOUT_108_G[4]_84 ;
wire \wavetable_ram_RAMOUT_108_G[4]_86 ;
wire \wavetable_ram_RAMOUT_108_G[4]_88 ;
wire \wavetable_ram_RAMOUT_108_G[4]_90 ;
wire \wavetable_ram_RAMOUT_108_G[4]_92 ;
wire \wavetable_ram_RAMOUT_108_G[4]_94 ;
wire \wavetable_ram_RAMOUT_108_G[4]_96 ;
wire \wavetable_ram_RAMOUT_139_G[4]_82 ;
wire \wavetable_ram_RAMOUT_139_G[4]_84 ;
wire \wavetable_ram_RAMOUT_139_G[4]_86 ;
wire \wavetable_ram_RAMOUT_139_G[4]_88 ;
wire \wavetable_ram_RAMOUT_139_G[4]_90 ;
wire \wavetable_ram_RAMOUT_139_G[4]_92 ;
wire \wavetable_ram_RAMOUT_139_G[4]_94 ;
wire \wavetable_ram_RAMOUT_139_G[4]_96 ;
wire \wavetable_ram_RAMOUT_170_G[4]_82 ;
wire \wavetable_ram_RAMOUT_170_G[4]_84 ;
wire \wavetable_ram_RAMOUT_170_G[4]_86 ;
wire \wavetable_ram_RAMOUT_170_G[4]_88 ;
wire \wavetable_ram_RAMOUT_170_G[4]_90 ;
wire \wavetable_ram_RAMOUT_170_G[4]_92 ;
wire \wavetable_ram_RAMOUT_170_G[4]_94 ;
wire \wavetable_ram_RAMOUT_170_G[4]_96 ;
wire \wavetable_ram_RAMOUT_201_G[4]_82 ;
wire \wavetable_ram_RAMOUT_201_G[4]_84 ;
wire \wavetable_ram_RAMOUT_201_G[4]_86 ;
wire \wavetable_ram_RAMOUT_201_G[4]_88 ;
wire \wavetable_ram_RAMOUT_201_G[4]_90 ;
wire \wavetable_ram_RAMOUT_201_G[4]_92 ;
wire \wavetable_ram_RAMOUT_201_G[4]_94 ;
wire \wavetable_ram_RAMOUT_201_G[4]_96 ;
wire \wavetable_ram_RAMOUT_232_G[4]_82 ;
wire \wavetable_ram_RAMOUT_232_G[4]_84 ;
wire \wavetable_ram_RAMOUT_232_G[4]_86 ;
wire \wavetable_ram_RAMOUT_232_G[4]_88 ;
wire \wavetable_ram_RAMOUT_232_G[4]_90 ;
wire \wavetable_ram_RAMOUT_232_G[4]_92 ;
wire \wavetable_ram_RAMOUT_232_G[4]_94 ;
wire \wavetable_ram_RAMOUT_232_G[4]_96 ;
wire \wavetable_ram_RAMOUT_15_G[4]_98 ;
wire \wavetable_ram_RAMOUT_15_G[4]_100 ;
wire \wavetable_ram_RAMOUT_15_G[4]_102 ;
wire \wavetable_ram_RAMOUT_15_G[4]_104 ;
wire \wavetable_ram_RAMOUT_46_G[4]_98 ;
wire \wavetable_ram_RAMOUT_46_G[4]_100 ;
wire \wavetable_ram_RAMOUT_46_G[4]_102 ;
wire \wavetable_ram_RAMOUT_46_G[4]_104 ;
wire \wavetable_ram_RAMOUT_77_G[4]_98 ;
wire \wavetable_ram_RAMOUT_77_G[4]_100 ;
wire \wavetable_ram_RAMOUT_77_G[4]_102 ;
wire \wavetable_ram_RAMOUT_77_G[4]_104 ;
wire \wavetable_ram_RAMOUT_108_G[4]_98 ;
wire \wavetable_ram_RAMOUT_108_G[4]_100 ;
wire \wavetable_ram_RAMOUT_108_G[4]_102 ;
wire \wavetable_ram_RAMOUT_108_G[4]_104 ;
wire \wavetable_ram_RAMOUT_139_G[4]_98 ;
wire \wavetable_ram_RAMOUT_139_G[4]_100 ;
wire \wavetable_ram_RAMOUT_139_G[4]_102 ;
wire \wavetable_ram_RAMOUT_139_G[4]_104 ;
wire \wavetable_ram_RAMOUT_170_G[4]_98 ;
wire \wavetable_ram_RAMOUT_170_G[4]_100 ;
wire \wavetable_ram_RAMOUT_170_G[4]_102 ;
wire \wavetable_ram_RAMOUT_170_G[4]_104 ;
wire \wavetable_ram_RAMOUT_201_G[4]_98 ;
wire \wavetable_ram_RAMOUT_201_G[4]_100 ;
wire \wavetable_ram_RAMOUT_201_G[4]_102 ;
wire \wavetable_ram_RAMOUT_201_G[4]_104 ;
wire \wavetable_ram_RAMOUT_232_G[4]_98 ;
wire \wavetable_ram_RAMOUT_232_G[4]_100 ;
wire \wavetable_ram_RAMOUT_232_G[4]_102 ;
wire \wavetable_ram_RAMOUT_232_G[4]_104 ;
wire \wavetable_ram_RAMOUT_15_G[4]_106 ;
wire \wavetable_ram_RAMOUT_15_G[4]_108 ;
wire \wavetable_ram_RAMOUT_46_G[4]_106 ;
wire \wavetable_ram_RAMOUT_46_G[4]_108 ;
wire \wavetable_ram_RAMOUT_77_G[4]_106 ;
wire \wavetable_ram_RAMOUT_77_G[4]_108 ;
wire \wavetable_ram_RAMOUT_108_G[4]_106 ;
wire \wavetable_ram_RAMOUT_108_G[4]_108 ;
wire \wavetable_ram_RAMOUT_139_G[4]_106 ;
wire \wavetable_ram_RAMOUT_139_G[4]_108 ;
wire \wavetable_ram_RAMOUT_170_G[4]_106 ;
wire \wavetable_ram_RAMOUT_170_G[4]_108 ;
wire \wavetable_ram_RAMOUT_201_G[4]_106 ;
wire \wavetable_ram_RAMOUT_201_G[4]_108 ;
wire \wavetable_ram_RAMOUT_232_G[4]_106 ;
wire \wavetable_ram_RAMOUT_232_G[4]_108 ;
wire \wavetable_ram_RAMOUT_0_G[0]_6 ;
wire \wavetable_ram_RAMOUT_31_G[0]_6 ;
wire \wavetable_ram_RAMOUT_62_G[0]_6 ;
wire \wavetable_ram_RAMOUT_93_G[0]_6 ;
wire \wavetable_ram_RAMOUT_124_G[0]_6 ;
wire \wavetable_ram_RAMOUT_155_G[0]_6 ;
wire \wavetable_ram_RAMOUT_186_G[0]_6 ;
wire \wavetable_ram_RAMOUT_217_G[0]_6 ;
wire [4:0] \ramstyle_block.wavedata_ram_0 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .I2(ch3_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s30 .INIT=8'hCA;
  LUT3 wavetable_ram_s469 (
    .F(wavetable_ram_502),
    .I0(ch3_ram_addr[2]),
    .I1(ch3_ram_addr[1]),
    .I2(ch3_ram_addr[0]) 
);
defparam wavetable_ram_s469.INIT=8'h01;
  LUT3 wavetable_ram_s470 (
    .F(wavetable_ram_503),
    .I0(ch3_ram_addr[2]),
    .I1(ch3_ram_addr[1]),
    .I2(ch3_ram_addr[0]) 
);
defparam wavetable_ram_s470.INIT=8'h10;
  LUT3 wavetable_ram_s471 (
    .F(wavetable_ram_504),
    .I0(ch3_ram_addr[2]),
    .I1(ch3_ram_addr[0]),
    .I2(ch3_ram_addr[1]) 
);
defparam wavetable_ram_s471.INIT=8'h10;
  LUT3 wavetable_ram_s472 (
    .F(wavetable_ram_505),
    .I0(ch3_ram_addr[2]),
    .I1(ch3_ram_addr[1]),
    .I2(ch3_ram_addr[0]) 
);
defparam wavetable_ram_s472.INIT=8'h40;
  LUT3 wavetable_ram_s473 (
    .F(wavetable_ram_506),
    .I0(ch3_ram_addr[1]),
    .I1(ch3_ram_addr[0]),
    .I2(ch3_ram_addr[2]) 
);
defparam wavetable_ram_s473.INIT=8'h10;
  LUT3 wavetable_ram_s474 (
    .F(wavetable_ram_507),
    .I0(ch3_ram_addr[1]),
    .I1(ch3_ram_addr[2]),
    .I2(ch3_ram_addr[0]) 
);
defparam wavetable_ram_s474.INIT=8'h40;
  LUT3 wavetable_ram_s475 (
    .F(wavetable_ram_508),
    .I0(ch3_ram_addr[0]),
    .I1(ch3_ram_addr[1]),
    .I2(ch3_ram_addr[2]) 
);
defparam wavetable_ram_s475.INIT=8'h40;
  LUT3 wavetable_ram_s476 (
    .F(wavetable_ram_509),
    .I0(ch3_ram_addr[2]),
    .I1(ch3_ram_addr[1]),
    .I2(ch3_ram_addr[0]) 
);
defparam wavetable_ram_s476.INIT=8'h80;
  LUT4 o_RAM_Q_7_s41 (
    .F(o_RAM_Q_7_48),
    .I0(\ramstyle_block.wavedata_ram_6 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n251_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s41.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s42 (
    .F(o_RAM_Q_7_49),
    .I0(\ramstyle_block.wavedata_ram_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n251_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s42.INIT=16'hF503;
  LUT4 o_RAM_Q_7_s43 (
    .F(o_RAM_Q_7_50),
    .I0(\ramstyle_block.wavedata_ram_0 [3]),
    .I1(\ramstyle_block.wavedata_ram_2 ),
    .I2(n251_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s43.INIT=16'h03F5;
  LUT4 o_RAM_Q_7_s44 (
    .F(o_RAM_Q_7_51),
    .I0(\ramstyle_block.wavedata_ram_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n251_6),
    .I3(cyccntr[0]) 
);
defparam o_RAM_Q_7_s44.INIT=16'hF503;
  LUT4 wavetable_ram_s477 (
    .F(wavetable_ram_511),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s477.INIT=16'h0200;
  LUT4 wavetable_ram_s478 (
    .F(wavetable_ram_513),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s478.INIT=16'h0200;
  LUT4 wavetable_ram_s479 (
    .F(wavetable_ram_515),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s479.INIT=16'h0200;
  LUT4 wavetable_ram_s480 (
    .F(wavetable_ram_517),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_506) 
);
defparam wavetable_ram_s480.INIT=16'h0200;
  LUT4 wavetable_ram_s481 (
    .F(wavetable_ram_519),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_505) 
);
defparam wavetable_ram_s481.INIT=16'h0200;
  LUT4 wavetable_ram_s482 (
    .F(wavetable_ram_521),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_504) 
);
defparam wavetable_ram_s482.INIT=16'h0200;
  LUT4 wavetable_ram_s483 (
    .F(wavetable_ram_523),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_503) 
);
defparam wavetable_ram_s483.INIT=16'h0200;
  LUT4 wavetable_ram_s484 (
    .F(wavetable_ram_525),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_502) 
);
defparam wavetable_ram_s484.INIT=16'h0200;
  LUT4 wavetable_ram_s485 (
    .F(wavetable_ram_527),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s485.INIT=16'h2000;
  LUT4 wavetable_ram_s486 (
    .F(wavetable_ram_529),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s486.INIT=16'h2000;
  LUT4 wavetable_ram_s487 (
    .F(wavetable_ram_531),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s487.INIT=16'h2000;
  LUT4 wavetable_ram_s488 (
    .F(wavetable_ram_533),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_506) 
);
defparam wavetable_ram_s488.INIT=16'h2000;
  LUT4 wavetable_ram_s489 (
    .F(wavetable_ram_535),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_505) 
);
defparam wavetable_ram_s489.INIT=16'h2000;
  LUT4 wavetable_ram_s490 (
    .F(wavetable_ram_537),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_504) 
);
defparam wavetable_ram_s490.INIT=16'h2000;
  LUT4 wavetable_ram_s491 (
    .F(wavetable_ram_539),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_503) 
);
defparam wavetable_ram_s491.INIT=16'h2000;
  LUT4 wavetable_ram_s492 (
    .F(wavetable_ram_541),
    .I0(n251_6),
    .I1(bus_address[4]),
    .I2(bus_address[3]),
    .I3(wavetable_ram_502) 
);
defparam wavetable_ram_s492.INIT=16'h2000;
  LUT4 wavetable_ram_s493 (
    .F(wavetable_ram_543),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s493.INIT=16'h2000;
  LUT4 wavetable_ram_s494 (
    .F(wavetable_ram_545),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s494.INIT=16'h2000;
  LUT4 wavetable_ram_s495 (
    .F(wavetable_ram_547),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s495.INIT=16'h2000;
  LUT4 wavetable_ram_s496 (
    .F(wavetable_ram_549),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_506) 
);
defparam wavetable_ram_s496.INIT=16'h2000;
  LUT4 wavetable_ram_s497 (
    .F(wavetable_ram_551),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_505) 
);
defparam wavetable_ram_s497.INIT=16'h2000;
  LUT4 wavetable_ram_s498 (
    .F(wavetable_ram_553),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_504) 
);
defparam wavetable_ram_s498.INIT=16'h2000;
  LUT4 wavetable_ram_s499 (
    .F(wavetable_ram_555),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_503) 
);
defparam wavetable_ram_s499.INIT=16'h2000;
  LUT4 wavetable_ram_s500 (
    .F(wavetable_ram_557),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_502) 
);
defparam wavetable_ram_s500.INIT=16'h2000;
  LUT4 wavetable_ram_s501 (
    .F(wavetable_ram_559),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_509) 
);
defparam wavetable_ram_s501.INIT=16'h8000;
  LUT4 wavetable_ram_s502 (
    .F(wavetable_ram_561),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_508) 
);
defparam wavetable_ram_s502.INIT=16'h8000;
  LUT4 wavetable_ram_s503 (
    .F(wavetable_ram_563),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_507) 
);
defparam wavetable_ram_s503.INIT=16'h8000;
  LUT4 wavetable_ram_s504 (
    .F(wavetable_ram_565),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_506) 
);
defparam wavetable_ram_s504.INIT=16'h8000;
  LUT4 wavetable_ram_s505 (
    .F(wavetable_ram_567),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_505) 
);
defparam wavetable_ram_s505.INIT=16'h8000;
  LUT4 wavetable_ram_s506 (
    .F(wavetable_ram_569),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_504) 
);
defparam wavetable_ram_s506.INIT=16'h8000;
  LUT4 wavetable_ram_s507 (
    .F(wavetable_ram_571),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_503) 
);
defparam wavetable_ram_s507.INIT=16'h8000;
  LUT4 wavetable_ram_s508 (
    .F(wavetable_ram_573),
    .I0(n251_6),
    .I1(bus_address[3]),
    .I2(bus_address[4]),
    .I3(wavetable_ram_502) 
);
defparam wavetable_ram_s508.INIT=16'h8000;
  LUT3 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(ch3_ram_addr_4_5),
    .I1(test[6]),
    .I2(bus_write) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=8'hDF;
  DFFRE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [4]),
    .D(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [3]),
    .D(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 ),
    .D(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [0]),
    .D(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu [7]),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu [6]),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu [5]),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu [4]),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu [3]),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu [2]),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu [1]),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu [0]),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n251_6) 
);
  DFFRE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_525) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_523) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_521) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_519) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_517) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_515) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_513) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_511) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_541) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_539) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_537) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_535) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_533) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_531) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_529) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_527) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_557) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_555) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_553) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_551) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_549) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_547) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_545) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_543) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_573) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_571) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_569) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_567) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_565) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_563) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_561) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_559) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .S0(ch3_ram_addr[3]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .S0(ch3_ram_addr[2]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .S0(ch3_ram_addr[1]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_0_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_31_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_62_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_93_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_124_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_155_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_186_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_217_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .S0(ch3_ram_addr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_1 */
module IKASCC_primitive_dncntr_9 (
  clk_14m_d,
  n325_7,
  cenop_29,
  ff_enable,
  cyccntr
)
;
input clk_14m_d;
input n325_7;
input cenop_29;
input ff_enable;
output [3:0] cyccntr;
wire n12_6;
wire n13_9;
wire n14_9;
wire n15_10;
wire VCC;
wire GND;
  LUT4 n12_s1 (
    .F(n12_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n13_s3 (
    .F(n13_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(cyccntr[2]) 
);
defparam n13_s3.INIT=16'hFE01;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]) 
);
defparam n14_s3.INIT=8'hE1;
  LUT2 n15_s4 (
    .F(n15_10),
    .I0(ff_enable),
    .I1(cyccntr[0]) 
);
defparam n15_s4.INIT=4'h9;
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_6),
    .CLK(clk_14m_d),
    .SET(n325_7),
    .CE(cenop_29) 
);
  DFFSE cntr_2_s1 (
    .Q(cyccntr[2]),
    .D(n13_9),
    .CLK(clk_14m_d),
    .SET(n325_7),
    .CE(VCC) 
);
defparam cntr_2_s1.INIT=1'b1;
  DFFSE cntr_1_s1 (
    .Q(cyccntr[1]),
    .D(n14_9),
    .CLK(clk_14m_d),
    .SET(n325_7),
    .CE(VCC) 
);
defparam cntr_1_s1.INIT=1'b1;
  DFFSE cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_10),
    .CLK(clk_14m_d),
    .SET(n325_7),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_9 */
module IKASCC_primitive_dncntr_10 (
  clk_14m_d,
  n25_6,
  cenop_29,
  fraccntr_ld,
  n499_7,
  ff_enable,
  freq,
  db_z,
  n20_5,
  cntr
)
;
input clk_14m_d;
input n25_6;
input cenop_29;
input fraccntr_ld;
input n499_7;
input ff_enable;
input [3:0] freq;
input [3:0] db_z;
output n20_5;
output [3:3] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n20_4;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n23_7;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(cntr[3]),
    .I2(n20_5),
    .I3(fraccntr_ld) 
);
defparam n20_s0.INIT=16'hAA3C;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'h553C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n499_7) 
);
defparam n20_s1.INIT=8'hCA;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n20_s2.INIT=8'h01;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n499_7) 
);
defparam n21_s1.INIT=8'h35;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n499_7) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n499_7) 
);
defparam n23_s1.INIT=8'hCA;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(n23_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam n23_s3.INIT=16'hCCA3;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n21_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n22_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_0_s1 (
    .Q(cntr_0[0]),
    .D(n23_7),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_10 */
module IKASCC_primitive_dncntr_11 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  n20_5,
  ff_enable,
  n499_7,
  cntr,
  freq,
  i_DB_Z,
  db_z,
  n16_5,
  cntr_29
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input n20_5;
input ff_enable;
input n499_7;
input [3:3] cntr;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
output n16_5;
output [3:3] cntr_29;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_29[3]),
    .I2(n16_5),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_0[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n20_5),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00F4;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n499_7) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n16_s2.INIT=8'h01;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n499_7) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n499_7) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n499_7) 
);
defparam n19_s1.INIT=8'hCA;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_29[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_11 */
module IKASCC_primitive_dncntr_12 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  ff_enable,
  n20_5,
  n16_5,
  n518_6,
  test,
  freq,
  db_z,
  cntr,
  cntr_30,
  bus_address,
  cntr_2_8,
  cntr_31
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input ff_enable;
input n20_5;
input n16_5;
input n518_6;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [3:3] cntr_30;
input [3:1] bus_address;
output cntr_2_8;
output [3:0] cntr_31;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n16_5_32;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5_32),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hC5;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_31[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_31[0]),
    .I2(cntr_31[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_31[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(test[0]),
    .I1(cntr_2_8),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00FE;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_31[0]),
    .I1(cntr_31[1]),
    .I2(cntr_31[2]),
    .I3(cntr_31[3]) 
);
defparam n16_s1.INIT=16'h01FE;
  LUT3 n16_s2 (
    .F(n16_5_32),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_8) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_31[0]),
    .I1(cntr_31[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_8) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[3]),
    .I1(cntr_30[3]),
    .I2(n20_5),
    .I3(n16_5) 
);
defparam cntr_2_s4.INIT=16'h1000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(n518_6),
    .I1(bus_address[1]),
    .I2(bus_address[3]),
    .I3(bus_address[2]) 
);
defparam n16_s4.INIT=16'h0200;
  DFFSE cntr_2_s0 (
    .Q(cntr_31[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_31[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_31[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_31[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_12 */
module IKASCC_primitive_dncntr_13 (
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  freq_changed_z,
  freq_changed,
  fraccntr_ld_4,
  test,
  intcntr
)
;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input freq_changed_z;
input freq_changed;
input fraccntr_ld_4;
input [5:5] test;
output [4:0] intcntr;
wire n29_5;
wire n15_6;
wire n14_6;
wire n29_6;
wire n13_7;
wire n16_9;
wire cntr_3_10;
wire n17_10;
wire n13_10;
wire VCC;
wire GND;
  LUT4 n29_s2 (
    .F(n29_5),
    .I0(n29_6),
    .I1(test[5]),
    .I2(audio_mclk_d),
    .I3(ff_enable) 
);
defparam n29_s2.INIT=16'h004F;
  LUT3 n15_s1 (
    .F(n15_6),
    .I0(intcntr[1]),
    .I1(intcntr[0]),
    .I2(intcntr[2]) 
);
defparam n15_s1.INIT=8'hE1;
  LUT4 n14_s1 (
    .F(n14_6),
    .I0(intcntr[2]),
    .I1(intcntr[1]),
    .I2(intcntr[0]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT2 n29_s3 (
    .F(n29_6),
    .I0(freq_changed_z),
    .I1(freq_changed) 
);
defparam n29_s3.INIT=4'h1;
  LUT4 n13_s2 (
    .F(n13_7),
    .I0(intcntr[3]),
    .I1(intcntr[2]),
    .I2(intcntr[1]),
    .I3(intcntr[0]) 
);
defparam n13_s2.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_9),
    .I0(ff_enable),
    .I1(intcntr[0]),
    .I2(fraccntr_ld_4),
    .I3(intcntr[1]) 
);
defparam n16_s3.INIT=16'hEF10;
  LUT2 cntr_3_s4 (
    .F(cntr_3_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4) 
);
defparam cntr_3_s4.INIT=4'h4;
  LUT3 n17_s4 (
    .F(n17_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(intcntr[0]) 
);
defparam n17_s4.INIT=8'hB4;
  LUT4 n13_s4 (
    .F(n13_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(n13_7),
    .I3(intcntr[4]) 
);
defparam n13_s4.INIT=16'hBF40;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_1_s2 (
    .Q(intcntr[1]),
    .D(n16_9),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_1_s2.INIT=1'b1;
  DFFSE cntr_0_s2 (
    .Q(intcntr[0]),
    .D(n17_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_0_s2.INIT=1'b1;
  DFFSE cntr_4_s2 (
    .Q(intcntr[4]),
    .D(n13_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_4_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_13 */
module IKASCC_player_control_s_1 (
  clk_14m_d,
  cenop_29,
  n40_5,
  n527_3,
  ff_enable,
  n502_5,
  n251_6,
  o_RAM_Q_7_48,
  o_RAM_Q_7_49,
  o_RAM_Q_7_50,
  o_RAM_Q_7_51,
  n518_6,
  n502_6,
  freq_changed_6,
  n490_9,
  n25_6,
  audio_mclk_d,
  db_z,
  i_DB_Z,
  bus_address,
  \ramstyle_block.wavedata_cpu ,
  test_0,
  test_1,
  test_5,
  ch3_sound,
  cyccntr,
  intcntr
)
;
input clk_14m_d;
input cenop_29;
input n40_5;
input n527_3;
input ff_enable;
input n502_5;
input n251_6;
input o_RAM_Q_7_48;
input o_RAM_Q_7_49;
input o_RAM_Q_7_50;
input o_RAM_Q_7_51;
input n518_6;
input n502_6;
input freq_changed_6;
input n490_9;
input n25_6;
input audio_mclk_d;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [3:1] bus_address;
input [7:0] \ramstyle_block.wavedata_cpu ;
input test_0;
input test_1;
input test_5;
output [7:0] ch3_sound;
output [0:0] cyccntr;
output [4:0] intcntr;
wire n499_4;
wire n508_4;
wire fraccntr_ld;
wire n300_5;
wire n396_5;
wire accshft_en_7;
wire accshft_7_7;
wire final_sound_7_6;
wire o_RAM_Q_7_41;
wire o_RAM_Q_7_43;
wire o_RAM_Q_7_45;
wire o_RAM_Q_7_47;
wire n496_5;
wire fraccntr_ld_4;
wire accshft_en_8;
wire final_sound_7_7;
wire fraccntr_ld_5;
wire n496_7;
wire n499_7;
wire freq_changed;
wire n512_6;
wire n325_7;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n294_15;
wire o_RAM_Q_7_37;
wire o_RAM_Q_7_39;
wire n20_5;
wire n16_5;
wire cntr_2_8;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:1] cyccntr_0;
wire [3:3] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT2 n499_s1 (
    .F(n499_4),
    .I0(ff_enable),
    .I1(n499_7) 
);
defparam n499_s1.INIT=4'h4;
  LUT3 n508_s1 (
    .F(n508_4),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(n502_5) 
);
defparam n508_s1.INIT=8'h40;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n300_s2 (
    .F(n300_5),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(ff_enable) 
);
defparam n300_s2.INIT=8'h0E;
  LUT4 n396_s2 (
    .F(n396_5),
    .I0(db_z[2]),
    .I1(n527_3),
    .I2(ff_enable),
    .I3(mute) 
);
defparam n396_s2.INIT=16'h444F;
  LUT4 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr_0[1]),
    .I3(accshft_en_8) 
);
defparam accshft_en_s3.INIT=16'h0100;
  LUT2 accshft_7_s3 (
    .F(accshft_7_7),
    .I0(ff_enable),
    .I1(accshft_en_z) 
);
defparam accshft_7_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(final_sound_7_7),
    .I1(cyccntr[0]),
    .I2(cyccntr_0[1]),
    .I3(accshft_7_7) 
);
defparam final_sound_7_s3.INIT=16'h8000;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT4 n294_s10 (
    .F(o_RAM_Q_7_41),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_cpu [7]),
    .I2(n251_6),
    .I3(o_RAM_Q_7_48) 
);
defparam n294_s10.INIT=16'hA0CF;
  LUT4 n294_s11 (
    .F(o_RAM_Q_7_43),
    .I0(\ramstyle_block.wavedata_cpu [4]),
    .I1(\ramstyle_block.wavedata_cpu [5]),
    .I2(n251_6),
    .I3(o_RAM_Q_7_49) 
);
defparam n294_s11.INIT=16'hA0CF;
  LUT4 n294_s12 (
    .F(o_RAM_Q_7_45),
    .I0(\ramstyle_block.wavedata_cpu [3]),
    .I1(\ramstyle_block.wavedata_cpu [2]),
    .I2(n251_6),
    .I3(o_RAM_Q_7_50) 
);
defparam n294_s12.INIT=16'hA0CF;
  LUT4 n294_s13 (
    .F(o_RAM_Q_7_47),
    .I0(\ramstyle_block.wavedata_cpu [0]),
    .I1(\ramstyle_block.wavedata_cpu [1]),
    .I2(n251_6),
    .I3(o_RAM_Q_7_51) 
);
defparam n294_s13.INIT=16'hA0CF;
  LUT3 n496_s2 (
    .F(n496_5),
    .I0(bus_address[1]),
    .I1(bus_address[3]),
    .I2(bus_address[2]) 
);
defparam n496_s2.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_8),
    .I2(test_1),
    .I3(fraccntr_ld_5) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s4 (
    .F(accshft_en_8),
    .I0(cyccntr_0[2]),
    .I1(cyccntr_0[3]) 
);
defparam accshft_en_s4.INIT=4'h4;
  LUT2 final_sound_7_s4 (
    .F(final_sound_7_7),
    .I0(cyccntr_0[3]),
    .I1(cyccntr_0[2]) 
);
defparam final_sound_7_s4.INIT=4'h4;
  LUT4 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s2.INIT=16'h0001;
  LUT3 n496_s3 (
    .F(n496_7),
    .I0(ff_enable),
    .I1(n518_6),
    .I2(n496_5) 
);
defparam n496_s3.INIT=8'h40;
  LUT4 n499_s3 (
    .F(n499_7),
    .I0(n502_6),
    .I1(bus_address[1]),
    .I2(bus_address[3]),
    .I3(bus_address[2]) 
);
defparam n499_s3.INIT=16'h0200;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_6),
    .I1(bus_address[1]),
    .I2(bus_address[3]),
    .I3(bus_address[2]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 n512_s2 (
    .F(n512_6),
    .I0(n496_5),
    .I1(n490_9),
    .I2(ff_enable),
    .I3(fraccntr_ld_4) 
);
defparam n512_s2.INIT=16'h8F88;
  LUT4 n325_s3 (
    .F(n325_7),
    .I0(ff_enable),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n325_s3.INIT=16'h5554;
  DFFRE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n496_7) 
);
  DFFRE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n496_7) 
);
  DFFRE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n496_7) 
);
  DFFRE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n496_7) 
);
  DFFRE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_4) 
);
  DFFRE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n527_3) 
);
  DFFRE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n508_4) 
);
  DFFRE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n508_4) 
);
  DFFRE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n508_4) 
);
  DFFRE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n508_4) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n512_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n512_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n512_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n512_6) 
);
  DFFRE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n294_15),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk_14m_d),
    .RESET(n300_5),
    .CE(cenop_29) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk_14m_d),
    .SET(n325_7),
    .CE(accshft_en_7) 
);
  DFFRE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n325_7),
    .CE(accshft_7_7) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch3_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch3_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch3_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch3_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch3_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch3_sound[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch3_sound[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch3_sound[0]),
    .D(accshft[1]),
    .CLK(clk_14m_d),
    .RESET(n396_5),
    .CE(final_sound_7_6) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT6 n294_s7 (
    .O(n294_15),
    .I0(o_RAM_Q_7_37),
    .I1(o_RAM_Q_7_39),
    .S0(cyccntr_0[2]) 
);
  MUX2_LUT5 n294_s8 (
    .O(o_RAM_Q_7_37),
    .I0(o_RAM_Q_7_41),
    .I1(o_RAM_Q_7_43),
    .S0(cyccntr_0[1]) 
);
  MUX2_LUT5 n294_s9 (
    .O(o_RAM_Q_7_39),
    .I0(o_RAM_Q_7_45),
    .I1(o_RAM_Q_7_47),
    .S0(cyccntr_0[1]) 
);
  IKASCC_primitive_dncntr_9 u_cyccntr (
    .clk_14m_d(clk_14m_d),
    .n325_7(n325_7),
    .cenop_29(cenop_29),
    .ff_enable(ff_enable),
    .cyccntr({cyccntr_0[3:1],cyccntr[0]})
);
  IKASCC_primitive_dncntr_10 u_fraccntr_a (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .cenop_29(cenop_29),
    .fraccntr_ld(fraccntr_ld),
    .n499_7(n499_7),
    .ff_enable(ff_enable),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .n20_5(n20_5),
    .cntr(cntr[3])
);
  IKASCC_primitive_dncntr_11 u_fraccntr_b (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .n20_5(n20_5),
    .ff_enable(ff_enable),
    .n499_7(n499_7),
    .cntr(cntr[3]),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .n16_5(n16_5),
    .cntr_29(cntr_0[3])
);
  IKASCC_primitive_dncntr_12 u_fraccntr_c (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .ff_enable(ff_enable),
    .n20_5(n20_5),
    .n16_5(n16_5),
    .n518_6(n518_6),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3]),
    .cntr_30(cntr_0[3]),
    .bus_address(bus_address[3:1]),
    .cntr_2_8(cntr_2_8),
    .cntr_31(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_13 u_intcntr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .freq_changed_z(freq_changed_z),
    .freq_changed(freq_changed),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_1 */
module IKASCC_player_memory_s_2 (
  n14_6,
  n396_7,
  n163_5,
  n396_5,
  bus_write,
  bus_wdata,
  ch45_ram_addr,
  bus_address,
  test,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  ch45_ram_q
)
;
input n14_6;
input n396_7;
input n163_5;
input n396_5;
input bus_write;
input [7:0] bus_wdata;
input [4:0] ch45_ram_addr;
input [4:2] bus_address;
input [7:6] test;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output [7:0] ch45_ram_q;
wire \wavetable_ram_RAMOUT_15_G[4]_65 ;
wire \wavetable_ram_RAMOUT_15_G[4]_66 ;
wire \wavetable_ram_RAMOUT_15_G[4]_67 ;
wire \wavetable_ram_RAMOUT_15_G[4]_68 ;
wire \wavetable_ram_RAMOUT_15_G[4]_69 ;
wire \wavetable_ram_RAMOUT_15_G[4]_70 ;
wire \wavetable_ram_RAMOUT_15_G[4]_71 ;
wire \wavetable_ram_RAMOUT_15_G[4]_72 ;
wire \wavetable_ram_RAMOUT_15_G[4]_73 ;
wire \wavetable_ram_RAMOUT_15_G[4]_74 ;
wire \wavetable_ram_RAMOUT_15_G[4]_75 ;
wire \wavetable_ram_RAMOUT_15_G[4]_76 ;
wire \wavetable_ram_RAMOUT_15_G[4]_77 ;
wire \wavetable_ram_RAMOUT_15_G[4]_78 ;
wire \wavetable_ram_RAMOUT_15_G[4]_79 ;
wire \wavetable_ram_RAMOUT_15_G[4]_80 ;
wire \wavetable_ram_RAMOUT_46_G[4]_65 ;
wire \wavetable_ram_RAMOUT_46_G[4]_66 ;
wire \wavetable_ram_RAMOUT_46_G[4]_67 ;
wire \wavetable_ram_RAMOUT_46_G[4]_68 ;
wire \wavetable_ram_RAMOUT_46_G[4]_69 ;
wire \wavetable_ram_RAMOUT_46_G[4]_70 ;
wire \wavetable_ram_RAMOUT_46_G[4]_71 ;
wire \wavetable_ram_RAMOUT_46_G[4]_72 ;
wire \wavetable_ram_RAMOUT_46_G[4]_73 ;
wire \wavetable_ram_RAMOUT_46_G[4]_74 ;
wire \wavetable_ram_RAMOUT_46_G[4]_75 ;
wire \wavetable_ram_RAMOUT_46_G[4]_76 ;
wire \wavetable_ram_RAMOUT_46_G[4]_77 ;
wire \wavetable_ram_RAMOUT_46_G[4]_78 ;
wire \wavetable_ram_RAMOUT_46_G[4]_79 ;
wire \wavetable_ram_RAMOUT_46_G[4]_80 ;
wire \wavetable_ram_RAMOUT_77_G[4]_65 ;
wire \wavetable_ram_RAMOUT_77_G[4]_66 ;
wire \wavetable_ram_RAMOUT_77_G[4]_67 ;
wire \wavetable_ram_RAMOUT_77_G[4]_68 ;
wire \wavetable_ram_RAMOUT_77_G[4]_69 ;
wire \wavetable_ram_RAMOUT_77_G[4]_70 ;
wire \wavetable_ram_RAMOUT_77_G[4]_71 ;
wire \wavetable_ram_RAMOUT_77_G[4]_72 ;
wire \wavetable_ram_RAMOUT_77_G[4]_73 ;
wire \wavetable_ram_RAMOUT_77_G[4]_74 ;
wire \wavetable_ram_RAMOUT_77_G[4]_75 ;
wire \wavetable_ram_RAMOUT_77_G[4]_76 ;
wire \wavetable_ram_RAMOUT_77_G[4]_77 ;
wire \wavetable_ram_RAMOUT_77_G[4]_78 ;
wire \wavetable_ram_RAMOUT_77_G[4]_79 ;
wire \wavetable_ram_RAMOUT_77_G[4]_80 ;
wire \wavetable_ram_RAMOUT_108_G[4]_65 ;
wire \wavetable_ram_RAMOUT_108_G[4]_66 ;
wire \wavetable_ram_RAMOUT_108_G[4]_67 ;
wire \wavetable_ram_RAMOUT_108_G[4]_68 ;
wire \wavetable_ram_RAMOUT_108_G[4]_69 ;
wire \wavetable_ram_RAMOUT_108_G[4]_70 ;
wire \wavetable_ram_RAMOUT_108_G[4]_71 ;
wire \wavetable_ram_RAMOUT_108_G[4]_72 ;
wire \wavetable_ram_RAMOUT_108_G[4]_73 ;
wire \wavetable_ram_RAMOUT_108_G[4]_74 ;
wire \wavetable_ram_RAMOUT_108_G[4]_75 ;
wire \wavetable_ram_RAMOUT_108_G[4]_76 ;
wire \wavetable_ram_RAMOUT_108_G[4]_77 ;
wire \wavetable_ram_RAMOUT_108_G[4]_78 ;
wire \wavetable_ram_RAMOUT_108_G[4]_79 ;
wire \wavetable_ram_RAMOUT_108_G[4]_80 ;
wire \wavetable_ram_RAMOUT_139_G[4]_65 ;
wire \wavetable_ram_RAMOUT_139_G[4]_66 ;
wire \wavetable_ram_RAMOUT_139_G[4]_67 ;
wire \wavetable_ram_RAMOUT_139_G[4]_68 ;
wire \wavetable_ram_RAMOUT_139_G[4]_69 ;
wire \wavetable_ram_RAMOUT_139_G[4]_70 ;
wire \wavetable_ram_RAMOUT_139_G[4]_71 ;
wire \wavetable_ram_RAMOUT_139_G[4]_72 ;
wire \wavetable_ram_RAMOUT_139_G[4]_73 ;
wire \wavetable_ram_RAMOUT_139_G[4]_74 ;
wire \wavetable_ram_RAMOUT_139_G[4]_75 ;
wire \wavetable_ram_RAMOUT_139_G[4]_76 ;
wire \wavetable_ram_RAMOUT_139_G[4]_77 ;
wire \wavetable_ram_RAMOUT_139_G[4]_78 ;
wire \wavetable_ram_RAMOUT_139_G[4]_79 ;
wire \wavetable_ram_RAMOUT_139_G[4]_80 ;
wire \wavetable_ram_RAMOUT_170_G[4]_65 ;
wire \wavetable_ram_RAMOUT_170_G[4]_66 ;
wire \wavetable_ram_RAMOUT_170_G[4]_67 ;
wire \wavetable_ram_RAMOUT_170_G[4]_68 ;
wire \wavetable_ram_RAMOUT_170_G[4]_69 ;
wire \wavetable_ram_RAMOUT_170_G[4]_70 ;
wire \wavetable_ram_RAMOUT_170_G[4]_71 ;
wire \wavetable_ram_RAMOUT_170_G[4]_72 ;
wire \wavetable_ram_RAMOUT_170_G[4]_73 ;
wire \wavetable_ram_RAMOUT_170_G[4]_74 ;
wire \wavetable_ram_RAMOUT_170_G[4]_75 ;
wire \wavetable_ram_RAMOUT_170_G[4]_76 ;
wire \wavetable_ram_RAMOUT_170_G[4]_77 ;
wire \wavetable_ram_RAMOUT_170_G[4]_78 ;
wire \wavetable_ram_RAMOUT_170_G[4]_79 ;
wire \wavetable_ram_RAMOUT_170_G[4]_80 ;
wire \wavetable_ram_RAMOUT_201_G[4]_65 ;
wire \wavetable_ram_RAMOUT_201_G[4]_66 ;
wire \wavetable_ram_RAMOUT_201_G[4]_67 ;
wire \wavetable_ram_RAMOUT_201_G[4]_68 ;
wire \wavetable_ram_RAMOUT_201_G[4]_69 ;
wire \wavetable_ram_RAMOUT_201_G[4]_70 ;
wire \wavetable_ram_RAMOUT_201_G[4]_71 ;
wire \wavetable_ram_RAMOUT_201_G[4]_72 ;
wire \wavetable_ram_RAMOUT_201_G[4]_73 ;
wire \wavetable_ram_RAMOUT_201_G[4]_74 ;
wire \wavetable_ram_RAMOUT_201_G[4]_75 ;
wire \wavetable_ram_RAMOUT_201_G[4]_76 ;
wire \wavetable_ram_RAMOUT_201_G[4]_77 ;
wire \wavetable_ram_RAMOUT_201_G[4]_78 ;
wire \wavetable_ram_RAMOUT_201_G[4]_79 ;
wire \wavetable_ram_RAMOUT_201_G[4]_80 ;
wire \wavetable_ram_RAMOUT_232_G[4]_65 ;
wire \wavetable_ram_RAMOUT_232_G[4]_66 ;
wire \wavetable_ram_RAMOUT_232_G[4]_67 ;
wire \wavetable_ram_RAMOUT_232_G[4]_68 ;
wire \wavetable_ram_RAMOUT_232_G[4]_69 ;
wire \wavetable_ram_RAMOUT_232_G[4]_70 ;
wire \wavetable_ram_RAMOUT_232_G[4]_71 ;
wire \wavetable_ram_RAMOUT_232_G[4]_72 ;
wire \wavetable_ram_RAMOUT_232_G[4]_73 ;
wire \wavetable_ram_RAMOUT_232_G[4]_74 ;
wire \wavetable_ram_RAMOUT_232_G[4]_75 ;
wire \wavetable_ram_RAMOUT_232_G[4]_76 ;
wire \wavetable_ram_RAMOUT_232_G[4]_77 ;
wire \wavetable_ram_RAMOUT_232_G[4]_78 ;
wire \wavetable_ram_RAMOUT_232_G[4]_79 ;
wire \wavetable_ram_RAMOUT_232_G[4]_80 ;
wire wavetable_ram_439;
wire wavetable_ram_441;
wire wavetable_ram_443;
wire wavetable_ram_445;
wire wavetable_ram_447;
wire wavetable_ram_449;
wire wavetable_ram_451;
wire wavetable_ram_453;
wire wavetable_ram_455;
wire wavetable_ram_457;
wire wavetable_ram_459;
wire wavetable_ram_461;
wire wavetable_ram_463;
wire wavetable_ram_465;
wire wavetable_ram_467;
wire wavetable_ram_469;
wire wavetable_ram_471;
wire wavetable_ram_473;
wire wavetable_ram_475;
wire wavetable_ram_477;
wire wavetable_ram_479;
wire wavetable_ram_481;
wire wavetable_ram_483;
wire wavetable_ram_485;
wire wavetable_ram_487;
wire wavetable_ram_489;
wire wavetable_ram_491;
wire wavetable_ram_493;
wire wavetable_ram_495;
wire wavetable_ram_497;
wire wavetable_ram_499;
wire wavetable_ram_501;
wire wavetable_ram_510;
wire wavetable_ram_511;
wire wavetable_ram_513;
wire wavetable_ram_515;
wire wavetable_ram_517;
wire wavetable_ram_519;
wire wavetable_ram_521;
wire wavetable_ram_523;
wire wavetable_ram_525;
wire wavetable_ram_527;
wire \ramstyle_block.wavedata_ram_6_8 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ;
wire \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ;
wire \wavetable_ram_RAMOUT_15_G[4]_82 ;
wire \wavetable_ram_RAMOUT_15_G[4]_84 ;
wire \wavetable_ram_RAMOUT_15_G[4]_86 ;
wire \wavetable_ram_RAMOUT_15_G[4]_88 ;
wire \wavetable_ram_RAMOUT_15_G[4]_90 ;
wire \wavetable_ram_RAMOUT_15_G[4]_92 ;
wire \wavetable_ram_RAMOUT_15_G[4]_94 ;
wire \wavetable_ram_RAMOUT_15_G[4]_96 ;
wire \wavetable_ram_RAMOUT_46_G[4]_82 ;
wire \wavetable_ram_RAMOUT_46_G[4]_84 ;
wire \wavetable_ram_RAMOUT_46_G[4]_86 ;
wire \wavetable_ram_RAMOUT_46_G[4]_88 ;
wire \wavetable_ram_RAMOUT_46_G[4]_90 ;
wire \wavetable_ram_RAMOUT_46_G[4]_92 ;
wire \wavetable_ram_RAMOUT_46_G[4]_94 ;
wire \wavetable_ram_RAMOUT_46_G[4]_96 ;
wire \wavetable_ram_RAMOUT_77_G[4]_82 ;
wire \wavetable_ram_RAMOUT_77_G[4]_84 ;
wire \wavetable_ram_RAMOUT_77_G[4]_86 ;
wire \wavetable_ram_RAMOUT_77_G[4]_88 ;
wire \wavetable_ram_RAMOUT_77_G[4]_90 ;
wire \wavetable_ram_RAMOUT_77_G[4]_92 ;
wire \wavetable_ram_RAMOUT_77_G[4]_94 ;
wire \wavetable_ram_RAMOUT_77_G[4]_96 ;
wire \wavetable_ram_RAMOUT_108_G[4]_82 ;
wire \wavetable_ram_RAMOUT_108_G[4]_84 ;
wire \wavetable_ram_RAMOUT_108_G[4]_86 ;
wire \wavetable_ram_RAMOUT_108_G[4]_88 ;
wire \wavetable_ram_RAMOUT_108_G[4]_90 ;
wire \wavetable_ram_RAMOUT_108_G[4]_92 ;
wire \wavetable_ram_RAMOUT_108_G[4]_94 ;
wire \wavetable_ram_RAMOUT_108_G[4]_96 ;
wire \wavetable_ram_RAMOUT_139_G[4]_82 ;
wire \wavetable_ram_RAMOUT_139_G[4]_84 ;
wire \wavetable_ram_RAMOUT_139_G[4]_86 ;
wire \wavetable_ram_RAMOUT_139_G[4]_88 ;
wire \wavetable_ram_RAMOUT_139_G[4]_90 ;
wire \wavetable_ram_RAMOUT_139_G[4]_92 ;
wire \wavetable_ram_RAMOUT_139_G[4]_94 ;
wire \wavetable_ram_RAMOUT_139_G[4]_96 ;
wire \wavetable_ram_RAMOUT_170_G[4]_82 ;
wire \wavetable_ram_RAMOUT_170_G[4]_84 ;
wire \wavetable_ram_RAMOUT_170_G[4]_86 ;
wire \wavetable_ram_RAMOUT_170_G[4]_88 ;
wire \wavetable_ram_RAMOUT_170_G[4]_90 ;
wire \wavetable_ram_RAMOUT_170_G[4]_92 ;
wire \wavetable_ram_RAMOUT_170_G[4]_94 ;
wire \wavetable_ram_RAMOUT_170_G[4]_96 ;
wire \wavetable_ram_RAMOUT_201_G[4]_82 ;
wire \wavetable_ram_RAMOUT_201_G[4]_84 ;
wire \wavetable_ram_RAMOUT_201_G[4]_86 ;
wire \wavetable_ram_RAMOUT_201_G[4]_88 ;
wire \wavetable_ram_RAMOUT_201_G[4]_90 ;
wire \wavetable_ram_RAMOUT_201_G[4]_92 ;
wire \wavetable_ram_RAMOUT_201_G[4]_94 ;
wire \wavetable_ram_RAMOUT_201_G[4]_96 ;
wire \wavetable_ram_RAMOUT_232_G[4]_82 ;
wire \wavetable_ram_RAMOUT_232_G[4]_84 ;
wire \wavetable_ram_RAMOUT_232_G[4]_86 ;
wire \wavetable_ram_RAMOUT_232_G[4]_88 ;
wire \wavetable_ram_RAMOUT_232_G[4]_90 ;
wire \wavetable_ram_RAMOUT_232_G[4]_92 ;
wire \wavetable_ram_RAMOUT_232_G[4]_94 ;
wire \wavetable_ram_RAMOUT_232_G[4]_96 ;
wire \wavetable_ram_RAMOUT_15_G[4]_98 ;
wire \wavetable_ram_RAMOUT_15_G[4]_100 ;
wire \wavetable_ram_RAMOUT_15_G[4]_102 ;
wire \wavetable_ram_RAMOUT_15_G[4]_104 ;
wire \wavetable_ram_RAMOUT_46_G[4]_98 ;
wire \wavetable_ram_RAMOUT_46_G[4]_100 ;
wire \wavetable_ram_RAMOUT_46_G[4]_102 ;
wire \wavetable_ram_RAMOUT_46_G[4]_104 ;
wire \wavetable_ram_RAMOUT_77_G[4]_98 ;
wire \wavetable_ram_RAMOUT_77_G[4]_100 ;
wire \wavetable_ram_RAMOUT_77_G[4]_102 ;
wire \wavetable_ram_RAMOUT_77_G[4]_104 ;
wire \wavetable_ram_RAMOUT_108_G[4]_98 ;
wire \wavetable_ram_RAMOUT_108_G[4]_100 ;
wire \wavetable_ram_RAMOUT_108_G[4]_102 ;
wire \wavetable_ram_RAMOUT_108_G[4]_104 ;
wire \wavetable_ram_RAMOUT_139_G[4]_98 ;
wire \wavetable_ram_RAMOUT_139_G[4]_100 ;
wire \wavetable_ram_RAMOUT_139_G[4]_102 ;
wire \wavetable_ram_RAMOUT_139_G[4]_104 ;
wire \wavetable_ram_RAMOUT_170_G[4]_98 ;
wire \wavetable_ram_RAMOUT_170_G[4]_100 ;
wire \wavetable_ram_RAMOUT_170_G[4]_102 ;
wire \wavetable_ram_RAMOUT_170_G[4]_104 ;
wire \wavetable_ram_RAMOUT_201_G[4]_98 ;
wire \wavetable_ram_RAMOUT_201_G[4]_100 ;
wire \wavetable_ram_RAMOUT_201_G[4]_102 ;
wire \wavetable_ram_RAMOUT_201_G[4]_104 ;
wire \wavetable_ram_RAMOUT_232_G[4]_98 ;
wire \wavetable_ram_RAMOUT_232_G[4]_100 ;
wire \wavetable_ram_RAMOUT_232_G[4]_102 ;
wire \wavetable_ram_RAMOUT_232_G[4]_104 ;
wire \wavetable_ram_RAMOUT_15_G[4]_106 ;
wire \wavetable_ram_RAMOUT_15_G[4]_108 ;
wire \wavetable_ram_RAMOUT_46_G[4]_106 ;
wire \wavetable_ram_RAMOUT_46_G[4]_108 ;
wire \wavetable_ram_RAMOUT_77_G[4]_106 ;
wire \wavetable_ram_RAMOUT_77_G[4]_108 ;
wire \wavetable_ram_RAMOUT_108_G[4]_106 ;
wire \wavetable_ram_RAMOUT_108_G[4]_108 ;
wire \wavetable_ram_RAMOUT_139_G[4]_106 ;
wire \wavetable_ram_RAMOUT_139_G[4]_108 ;
wire \wavetable_ram_RAMOUT_170_G[4]_106 ;
wire \wavetable_ram_RAMOUT_170_G[4]_108 ;
wire \wavetable_ram_RAMOUT_201_G[4]_106 ;
wire \wavetable_ram_RAMOUT_201_G[4]_108 ;
wire \wavetable_ram_RAMOUT_232_G[4]_106 ;
wire \wavetable_ram_RAMOUT_232_G[4]_108 ;
wire \wavetable_ram_RAMOUT_0_G[0]_6 ;
wire \wavetable_ram_RAMOUT_31_G[0]_6 ;
wire \wavetable_ram_RAMOUT_62_G[0]_6 ;
wire \wavetable_ram_RAMOUT_93_G[0]_6 ;
wire \wavetable_ram_RAMOUT_124_G[0]_6 ;
wire \wavetable_ram_RAMOUT_155_G[0]_6 ;
wire \wavetable_ram_RAMOUT_186_G[0]_6 ;
wire \wavetable_ram_RAMOUT_217_G[0]_6 ;
wire [4:0] \ramstyle_block.wavedata_ram_0 ;
wire [4:0] \ramstyle_block.wavedata_cpu_0 ;
wire VCC;
wire GND;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_0_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_0_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_31_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_31_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_62_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_62_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_93_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_93_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_124_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_124_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_155_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_155_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_186_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_186_G[0]_s30 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s15  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s15 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s16  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s16 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s17  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s17 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s18  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s18 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s19  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s19 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s20  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s20 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s21  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s21 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s22  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s22 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s23  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s23 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s24  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s24 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s25  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s25 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s26  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s26 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s27  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s27 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s28  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s28 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s29  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s29 .INIT=8'hCA;
  LUT3 \wavetable_ram_RAMOUT_217_G[0]_s30  (
    .F(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .I0(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .I1(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .I2(ch45_ram_addr[4]) 
);
defparam \wavetable_ram_RAMOUT_217_G[0]_s30 .INIT=8'hCA;
  LUT3 ch45_ram_q_7_s (
    .F(ch45_ram_q[7]),
    .I0(\ramstyle_block.wavedata_cpu_7 ),
    .I1(\ramstyle_block.wavedata_ram_7 ),
    .I2(n396_7) 
);
defparam ch45_ram_q_7_s.INIT=8'hAC;
  LUT3 ch45_ram_q_6_s (
    .F(ch45_ram_q[6]),
    .I0(\ramstyle_block.wavedata_cpu_6 ),
    .I1(\ramstyle_block.wavedata_ram_6 ),
    .I2(n396_7) 
);
defparam ch45_ram_q_6_s.INIT=8'hAC;
  LUT3 ch45_ram_q_5_s (
    .F(ch45_ram_q[5]),
    .I0(\ramstyle_block.wavedata_cpu_5 ),
    .I1(\ramstyle_block.wavedata_ram_5 ),
    .I2(n396_7) 
);
defparam ch45_ram_q_5_s.INIT=8'hAC;
  LUT3 ch45_ram_q_4_s (
    .F(ch45_ram_q[4]),
    .I0(\ramstyle_block.wavedata_cpu_0 [4]),
    .I1(\ramstyle_block.wavedata_ram_0 [4]),
    .I2(n396_7) 
);
defparam ch45_ram_q_4_s.INIT=8'hAC;
  LUT3 ch45_ram_q_3_s (
    .F(ch45_ram_q[3]),
    .I0(\ramstyle_block.wavedata_cpu_0 [3]),
    .I1(\ramstyle_block.wavedata_ram_0 [3]),
    .I2(n396_7) 
);
defparam ch45_ram_q_3_s.INIT=8'hAC;
  LUT3 ch45_ram_q_2_s (
    .F(ch45_ram_q[2]),
    .I0(\ramstyle_block.wavedata_cpu_2 ),
    .I1(\ramstyle_block.wavedata_ram_2 ),
    .I2(n396_7) 
);
defparam ch45_ram_q_2_s.INIT=8'hAC;
  LUT3 ch45_ram_q_1_s (
    .F(ch45_ram_q[1]),
    .I0(\ramstyle_block.wavedata_cpu_1 ),
    .I1(\ramstyle_block.wavedata_ram_1 ),
    .I2(n396_7) 
);
defparam ch45_ram_q_1_s.INIT=8'hAC;
  LUT3 ch45_ram_q_0_s (
    .F(ch45_ram_q[0]),
    .I0(\ramstyle_block.wavedata_cpu_0 [0]),
    .I1(\ramstyle_block.wavedata_ram_0 [0]),
    .I2(n396_7) 
);
defparam ch45_ram_q_0_s.INIT=8'hAC;
  LUT3 wavetable_ram_s437 (
    .F(wavetable_ram_439),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_515) 
);
defparam wavetable_ram_s437.INIT=8'h10;
  LUT3 wavetable_ram_s438 (
    .F(wavetable_ram_441),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_515) 
);
defparam wavetable_ram_s438.INIT=8'h40;
  LUT3 wavetable_ram_s439 (
    .F(wavetable_ram_443),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_515) 
);
defparam wavetable_ram_s439.INIT=8'h40;
  LUT3 wavetable_ram_s440 (
    .F(wavetable_ram_445),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_515) 
);
defparam wavetable_ram_s440.INIT=8'h80;
  LUT3 wavetable_ram_s441 (
    .F(wavetable_ram_447),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_513) 
);
defparam wavetable_ram_s441.INIT=8'h10;
  LUT3 wavetable_ram_s442 (
    .F(wavetable_ram_449),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_513) 
);
defparam wavetable_ram_s442.INIT=8'h40;
  LUT3 wavetable_ram_s443 (
    .F(wavetable_ram_451),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_513) 
);
defparam wavetable_ram_s443.INIT=8'h40;
  LUT3 wavetable_ram_s444 (
    .F(wavetable_ram_453),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_513) 
);
defparam wavetable_ram_s444.INIT=8'h80;
  LUT3 wavetable_ram_s445 (
    .F(wavetable_ram_455),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_519) 
);
defparam wavetable_ram_s445.INIT=8'h10;
  LUT3 wavetable_ram_s446 (
    .F(wavetable_ram_457),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_519) 
);
defparam wavetable_ram_s446.INIT=8'h40;
  LUT3 wavetable_ram_s447 (
    .F(wavetable_ram_459),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_519) 
);
defparam wavetable_ram_s447.INIT=8'h40;
  LUT3 wavetable_ram_s448 (
    .F(wavetable_ram_461),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_519) 
);
defparam wavetable_ram_s448.INIT=8'h80;
  LUT3 wavetable_ram_s449 (
    .F(wavetable_ram_463),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_517) 
);
defparam wavetable_ram_s449.INIT=8'h10;
  LUT3 wavetable_ram_s450 (
    .F(wavetable_ram_465),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_517) 
);
defparam wavetable_ram_s450.INIT=8'h40;
  LUT3 wavetable_ram_s451 (
    .F(wavetable_ram_467),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_517) 
);
defparam wavetable_ram_s451.INIT=8'h40;
  LUT3 wavetable_ram_s452 (
    .F(wavetable_ram_469),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_517) 
);
defparam wavetable_ram_s452.INIT=8'h80;
  LUT3 wavetable_ram_s453 (
    .F(wavetable_ram_471),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_523) 
);
defparam wavetable_ram_s453.INIT=8'h10;
  LUT3 wavetable_ram_s454 (
    .F(wavetable_ram_473),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_523) 
);
defparam wavetable_ram_s454.INIT=8'h40;
  LUT3 wavetable_ram_s455 (
    .F(wavetable_ram_475),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_523) 
);
defparam wavetable_ram_s455.INIT=8'h40;
  LUT3 wavetable_ram_s456 (
    .F(wavetable_ram_477),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_523) 
);
defparam wavetable_ram_s456.INIT=8'h80;
  LUT3 wavetable_ram_s457 (
    .F(wavetable_ram_479),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_521) 
);
defparam wavetable_ram_s457.INIT=8'h10;
  LUT3 wavetable_ram_s458 (
    .F(wavetable_ram_481),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_521) 
);
defparam wavetable_ram_s458.INIT=8'h40;
  LUT3 wavetable_ram_s459 (
    .F(wavetable_ram_483),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_521) 
);
defparam wavetable_ram_s459.INIT=8'h40;
  LUT3 wavetable_ram_s460 (
    .F(wavetable_ram_485),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_521) 
);
defparam wavetable_ram_s460.INIT=8'h80;
  LUT3 wavetable_ram_s461 (
    .F(wavetable_ram_487),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_527) 
);
defparam wavetable_ram_s461.INIT=8'h10;
  LUT3 wavetable_ram_s462 (
    .F(wavetable_ram_489),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_527) 
);
defparam wavetable_ram_s462.INIT=8'h40;
  LUT3 wavetable_ram_s463 (
    .F(wavetable_ram_491),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_527) 
);
defparam wavetable_ram_s463.INIT=8'h40;
  LUT3 wavetable_ram_s464 (
    .F(wavetable_ram_493),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_527) 
);
defparam wavetable_ram_s464.INIT=8'h80;
  LUT3 wavetable_ram_s465 (
    .F(wavetable_ram_495),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_525) 
);
defparam wavetable_ram_s465.INIT=8'h10;
  LUT3 wavetable_ram_s466 (
    .F(wavetable_ram_497),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_525) 
);
defparam wavetable_ram_s466.INIT=8'h40;
  LUT3 wavetable_ram_s467 (
    .F(wavetable_ram_499),
    .I0(ch45_ram_addr[0]),
    .I1(ch45_ram_addr[1]),
    .I2(wavetable_ram_525) 
);
defparam wavetable_ram_s467.INIT=8'h40;
  LUT3 wavetable_ram_s468 (
    .F(wavetable_ram_501),
    .I0(ch45_ram_addr[1]),
    .I1(ch45_ram_addr[0]),
    .I2(wavetable_ram_525) 
);
defparam wavetable_ram_s468.INIT=8'h80;
  LUT4 wavetable_ram_s477 (
    .F(wavetable_ram_510),
    .I0(bus_address[2]),
    .I1(test[7]),
    .I2(n163_5),
    .I3(n396_5) 
);
defparam wavetable_ram_s477.INIT=16'h1000;
  LUT4 wavetable_ram_s478 (
    .F(wavetable_ram_511),
    .I0(test[7]),
    .I1(bus_address[2]),
    .I2(n163_5),
    .I3(n396_5) 
);
defparam wavetable_ram_s478.INIT=16'h4000;
  LUT3 wavetable_ram_s479 (
    .F(wavetable_ram_513),
    .I0(bus_address[3]),
    .I1(bus_address[4]),
    .I2(wavetable_ram_511) 
);
defparam wavetable_ram_s479.INIT=8'h10;
  LUT3 wavetable_ram_s480 (
    .F(wavetable_ram_515),
    .I0(bus_address[3]),
    .I1(bus_address[4]),
    .I2(wavetable_ram_510) 
);
defparam wavetable_ram_s480.INIT=8'h10;
  LUT3 wavetable_ram_s481 (
    .F(wavetable_ram_517),
    .I0(bus_address[4]),
    .I1(bus_address[3]),
    .I2(wavetable_ram_511) 
);
defparam wavetable_ram_s481.INIT=8'h40;
  LUT3 wavetable_ram_s482 (
    .F(wavetable_ram_519),
    .I0(bus_address[4]),
    .I1(bus_address[3]),
    .I2(wavetable_ram_510) 
);
defparam wavetable_ram_s482.INIT=8'h40;
  LUT3 wavetable_ram_s483 (
    .F(wavetable_ram_521),
    .I0(bus_address[3]),
    .I1(bus_address[4]),
    .I2(wavetable_ram_511) 
);
defparam wavetable_ram_s483.INIT=8'h40;
  LUT3 wavetable_ram_s484 (
    .F(wavetable_ram_523),
    .I0(bus_address[3]),
    .I1(bus_address[4]),
    .I2(wavetable_ram_510) 
);
defparam wavetable_ram_s484.INIT=8'h40;
  LUT3 wavetable_ram_s485 (
    .F(wavetable_ram_525),
    .I0(bus_address[3]),
    .I1(bus_address[4]),
    .I2(wavetable_ram_511) 
);
defparam wavetable_ram_s485.INIT=8'h80;
  LUT3 wavetable_ram_s486 (
    .F(wavetable_ram_527),
    .I0(bus_address[3]),
    .I1(bus_address[4]),
    .I2(wavetable_ram_510) 
);
defparam wavetable_ram_s486.INIT=8'h80;
  LUT4 \ramstyle_block.wavedata_ram_6_s3  (
    .F(\ramstyle_block.wavedata_ram_6_8 ),
    .I0(test[7]),
    .I1(test[6]),
    .I2(bus_write),
    .I3(n396_5) 
);
defparam \ramstyle_block.wavedata_ram_6_s3 .INIT=16'hEFFF;
  DFFRE \ramstyle_block.wavedata_ram_6_s0  (
    .Q(\ramstyle_block.wavedata_ram_6 ),
    .D(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_5_s0  (
    .Q(\ramstyle_block.wavedata_ram_5 ),
    .D(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_4_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [4]),
    .D(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_3_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [3]),
    .D(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_2_s0  (
    .Q(\ramstyle_block.wavedata_ram_2 ),
    .D(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_1_s0  (
    .Q(\ramstyle_block.wavedata_ram_1 ),
    .D(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_ram_0_s0  (
    .Q(\ramstyle_block.wavedata_ram_0 [0]),
    .D(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \ramstyle_block.wavedata_cpu_7_s0  (
    .Q(\ramstyle_block.wavedata_cpu_7 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_6_s0  (
    .Q(\ramstyle_block.wavedata_cpu_6 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_5_s0  (
    .Q(\ramstyle_block.wavedata_cpu_5 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_4_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [4]),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_3_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [3]),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_2_s0  (
    .Q(\ramstyle_block.wavedata_cpu_2 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_1_s0  (
    .Q(\ramstyle_block.wavedata_cpu_1 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_cpu_0_s0  (
    .Q(\ramstyle_block.wavedata_cpu_0 [0]),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(n396_7) 
);
  DFFRE \ramstyle_block.wavedata_ram_7_s0  (
    .Q(\ramstyle_block.wavedata_ram_7 ),
    .D(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .CLK(n14_6),
    .RESET(GND),
    .CE(\ramstyle_block.wavedata_ram_6_8 ) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_0_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_0_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_439) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_1_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_1_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_441) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_2_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_2_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_443) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_3_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_3_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_445) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_4_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_4_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_447) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_5_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_5_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_449) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_6_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_6_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_451) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_7_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_7_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_453) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_8_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_8_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_455) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_9_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_9_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_457) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_10_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_10_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_459) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_11_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_11_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_461) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_12_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_12_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_463) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_13_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_13_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_465) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_14_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_14_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_467) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_15_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_15_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_469) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_16_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_16_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_471) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_17_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_17_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_473) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_18_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_18_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_475) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_19_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_19_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_477) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_20_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_20_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_479) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_21_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_21_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_481) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_22_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_22_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_483) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_23_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_23_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_485) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_24_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_24_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_487) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_25_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_25_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_489) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_26_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_26_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_491) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_27_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_27_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_493) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_28_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_28_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_495) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_29_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_29_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_497) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_30_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_30_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_499) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[0]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[0]_4 ),
    .D(bus_wdata[0]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[1]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[1]_4 ),
    .D(bus_wdata[1]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[2]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[2]_4 ),
    .D(bus_wdata[2]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[3]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[3]_4 ),
    .D(bus_wdata[3]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[4]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[4]_4 ),
    .D(bus_wdata[4]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[5]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[5]_4 ),
    .D(bus_wdata[5]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[6]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[6]_4 ),
    .D(bus_wdata[6]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  DFFRE \wavetable_ram_wavetable_ram_RAMREG_31_G[7]_s0  (
    .Q(\wavetable_ram_wavetable_ram_RAMREG_31_G[7]_4 ),
    .D(bus_wdata[7]),
    .CLK(n14_6),
    .RESET(GND),
    .CE(wavetable_ram_501) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_0_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_31_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_62_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_93_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_124_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_155_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_186_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s7  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_65 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_66 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s8  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_67 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_68 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s9  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_69 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_70 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s10  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_71 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_72 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s11  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_73 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_74 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s12  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_75 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_76 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s13  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_77 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_78 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT5 \wavetable_ram_RAMOUT_217_G[0]_s14  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_79 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_80 ),
    .S0(ch45_ram_addr[3]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_0_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_31_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_62_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_93_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_124_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_155_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_186_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s3  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_82 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_84 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s4  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_86 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_88 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s5  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_90 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_92 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT6 \wavetable_ram_RAMOUT_217_G[0]_s6  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_94 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_96 ),
    .S0(ch45_ram_addr[2]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_0_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_31_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_62_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_93_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_124_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_155_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_186_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s1  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_98 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_100 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT7 \wavetable_ram_RAMOUT_217_G[0]_s2  (
    .O(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_102 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_104 ),
    .S0(ch45_ram_addr[1]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_0_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_0_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_15_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_15_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_31_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_31_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_46_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_46_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_62_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_62_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_77_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_77_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_93_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_93_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_108_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_108_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_124_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_124_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_139_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_139_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_155_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_155_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_170_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_170_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_186_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_186_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_201_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_201_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  MUX2_LUT8 \wavetable_ram_RAMOUT_217_G[0]_s0  (
    .O(\wavetable_ram_RAMOUT_217_G[0]_6 ),
    .I0(\wavetable_ram_RAMOUT_232_G[4]_106 ),
    .I1(\wavetable_ram_RAMOUT_232_G[4]_108 ),
    .S0(ch45_ram_addr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_memory_s_2 */
module IKASCC_primitive_dncntr_14 (
  clk_14m_d,
  n332_7,
  cenop_29,
  ff_enable,
  cyccntr
)
;
input clk_14m_d;
input n332_7;
input cenop_29;
input ff_enable;
output [3:0] cyccntr;
wire n12_6;
wire n13_9;
wire n14_9;
wire n15_10;
wire VCC;
wire GND;
  LUT4 n12_s1 (
    .F(n12_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n13_s3 (
    .F(n13_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(cyccntr[2]) 
);
defparam n13_s3.INIT=16'hFE01;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]) 
);
defparam n14_s3.INIT=8'hE1;
  LUT2 n15_s4 (
    .F(n15_10),
    .I0(ff_enable),
    .I1(cyccntr[0]) 
);
defparam n15_s4.INIT=4'h9;
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_6),
    .CLK(clk_14m_d),
    .SET(n332_7),
    .CE(cenop_29) 
);
  DFFSE cntr_2_s1 (
    .Q(cyccntr[2]),
    .D(n13_9),
    .CLK(clk_14m_d),
    .SET(n332_7),
    .CE(VCC) 
);
defparam cntr_2_s1.INIT=1'b1;
  DFFSE cntr_1_s1 (
    .Q(cyccntr[1]),
    .D(n14_9),
    .CLK(clk_14m_d),
    .SET(n332_7),
    .CE(VCC) 
);
defparam cntr_1_s1.INIT=1'b1;
  DFFSE cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_10),
    .CLK(clk_14m_d),
    .SET(n332_7),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_14 */
module IKASCC_primitive_dncntr_15 (
  clk_14m_d,
  n25_6,
  cenop_29,
  fraccntr_ld,
  n502_6,
  ff_enable,
  freq,
  db_z,
  bus_address,
  n20_5,
  n20_8,
  cntr
)
;
input clk_14m_d;
input n25_6;
input cenop_29;
input fraccntr_ld;
input n502_6;
input ff_enable;
input [3:0] freq;
input [3:0] db_z;
input [3:1] bus_address;
output n20_5;
output n20_8;
output [3:3] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n20_4;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n23_7;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(cntr[3]),
    .I2(n20_5),
    .I3(fraccntr_ld) 
);
defparam n20_s0.INIT=16'hAA3C;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'h553C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_8) 
);
defparam n20_s1.INIT=8'hCA;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n20_s2.INIT=8'h01;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_8) 
);
defparam n21_s1.INIT=8'h35;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_8) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_8) 
);
defparam n23_s1.INIT=8'hCA;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(n502_6),
    .I1(bus_address[3]),
    .I2(bus_address[2]),
    .I3(bus_address[1]) 
);
defparam n20_s4.INIT=16'h2000;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(n23_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam n23_s3.INIT=16'hCCA3;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n21_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n22_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_0_s1 (
    .Q(cntr_0[0]),
    .D(n23_7),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_15 */
module IKASCC_primitive_dncntr_16 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  n20_5,
  ff_enable,
  n20_8,
  cntr,
  freq,
  i_DB_Z,
  db_z,
  n16_5,
  cntr_33
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input n20_5;
input ff_enable;
input n20_8;
input [3:3] cntr;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
output n16_5;
output [3:3] cntr_33;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_33[3]),
    .I2(n16_5),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_0[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n20_5),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00F4;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_8) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n16_s2.INIT=8'h01;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_8) 
);
defparam n19_s1.INIT=8'hCA;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_33[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_16 */
module IKASCC_primitive_dncntr_17 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  ff_enable,
  n20_5,
  n16_5,
  n518_6,
  test,
  freq,
  db_z,
  cntr,
  cntr_34,
  bus_address,
  cntr_2_8,
  cntr_35
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input ff_enable;
input n20_5;
input n16_5;
input n518_6;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [3:3] cntr_34;
input [3:1] bus_address;
output cntr_2_8;
output [3:0] cntr_35;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n16_5_36;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5_36),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hC5;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_35[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_35[0]),
    .I2(cntr_35[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_35[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(test[0]),
    .I1(cntr_2_8),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00FE;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_35[0]),
    .I1(cntr_35[1]),
    .I2(cntr_35[2]),
    .I3(cntr_35[3]) 
);
defparam n16_s1.INIT=16'h01FE;
  LUT3 n16_s2 (
    .F(n16_5_36),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_8) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_35[0]),
    .I1(cntr_35[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_8) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[3]),
    .I1(cntr_34[3]),
    .I2(n20_5),
    .I3(n16_5) 
);
defparam cntr_2_s4.INIT=16'h1000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(n518_6),
    .I1(bus_address[3]),
    .I2(bus_address[2]),
    .I3(bus_address[1]) 
);
defparam n16_s4.INIT=16'h2000;
  DFFSE cntr_2_s0 (
    .Q(cntr_35[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_35[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_35[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_35[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_17 */
module IKASCC_primitive_dncntr_18 (
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  freq_changed_z,
  freq_changed,
  fraccntr_ld_4,
  test,
  intcntr
)
;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input freq_changed_z;
input freq_changed;
input fraccntr_ld_4;
input [5:5] test;
output [4:0] intcntr;
wire n29_5;
wire n15_6;
wire n14_6;
wire n29_6;
wire n13_7;
wire n16_9;
wire cntr_3_10;
wire n17_10;
wire n13_10;
wire VCC;
wire GND;
  LUT4 n29_s2 (
    .F(n29_5),
    .I0(n29_6),
    .I1(test[5]),
    .I2(audio_mclk_d),
    .I3(ff_enable) 
);
defparam n29_s2.INIT=16'h004F;
  LUT3 n15_s1 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]),
    .I2(intcntr[2]) 
);
defparam n15_s1.INIT=8'hE1;
  LUT4 n14_s1 (
    .F(n14_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]),
    .I2(intcntr[2]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT2 n29_s3 (
    .F(n29_6),
    .I0(freq_changed_z),
    .I1(freq_changed) 
);
defparam n29_s3.INIT=4'h1;
  LUT4 n13_s2 (
    .F(n13_7),
    .I0(intcntr[0]),
    .I1(intcntr[1]),
    .I2(intcntr[2]),
    .I3(intcntr[3]) 
);
defparam n13_s2.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_9),
    .I0(ff_enable),
    .I1(intcntr[0]),
    .I2(fraccntr_ld_4),
    .I3(intcntr[1]) 
);
defparam n16_s3.INIT=16'hEF10;
  LUT2 cntr_3_s4 (
    .F(cntr_3_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4) 
);
defparam cntr_3_s4.INIT=4'h4;
  LUT3 n17_s4 (
    .F(n17_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(intcntr[0]) 
);
defparam n17_s4.INIT=8'hB4;
  LUT4 n13_s4 (
    .F(n13_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(n13_7),
    .I3(intcntr[4]) 
);
defparam n13_s4.INIT=16'hBF40;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_1_s2 (
    .Q(intcntr[1]),
    .D(n16_9),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_1_s2.INIT=1'b1;
  DFFSE cntr_0_s2 (
    .Q(intcntr[0]),
    .D(n17_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_0_s2.INIT=1'b1;
  DFFSE cntr_4_s2 (
    .Q(intcntr[4]),
    .D(n13_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_4_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_18 */
module IKASCC_player_control_s_2 (
  clk_14m_d,
  cenop_29,
  n40_5,
  n527_3,
  n490_9,
  n518_5,
  ff_enable,
  freq_changed_6,
  n25_6,
  n502_6,
  n518_6,
  audio_mclk_d,
  db_z,
  i_DB_Z,
  ch4_wavelatch,
  bus_address,
  test_0,
  test_1,
  test_5,
  ch4_sound,
  intcntr
)
;
input clk_14m_d;
input cenop_29;
input n40_5;
input n527_3;
input n490_9;
input n518_5;
input ff_enable;
input freq_changed_6;
input n25_6;
input n502_6;
input n518_6;
input audio_mclk_d;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch4_wavelatch;
input [3:0] bus_address;
input test_0;
input test_1;
input test_5;
output [7:0] ch4_sound;
output [4:0] intcntr;
wire n301_30;
wire n301_31;
wire n301_32;
wire n301_33;
wire n503_4;
wire n506_4;
wire n515_4;
wire fraccntr_ld;
wire n307_5;
wire n403_5;
wire accshft_en_7;
wire accshft_7_7;
wire final_sound_7_6;
wire n503_5;
wire fraccntr_ld_4;
wire accshft_en_8;
wire final_sound_7_7;
wire fraccntr_ld_5;
wire freq_changed;
wire n519_6;
wire n332_7;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n301_35;
wire n301_37;
wire n301_39;
wire n20_5;
wire n20_8;
wire n16_5;
wire cntr_2_8;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:3] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n301_s32 (
    .F(n301_30),
    .I0(ch4_wavelatch[7]),
    .I1(ch4_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n301_s32.INIT=8'hCA;
  LUT3 n301_s33 (
    .F(n301_31),
    .I0(ch4_wavelatch[5]),
    .I1(ch4_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n301_s33.INIT=8'hCA;
  LUT3 n301_s34 (
    .F(n301_32),
    .I0(ch4_wavelatch[3]),
    .I1(ch4_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n301_s34.INIT=8'hCA;
  LUT3 n301_s35 (
    .F(n301_33),
    .I0(ch4_wavelatch[1]),
    .I1(ch4_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n301_s35.INIT=8'hCA;
  LUT3 n503_s1 (
    .F(n503_4),
    .I0(bus_address[0]),
    .I1(n490_9),
    .I2(n503_5) 
);
defparam n503_s1.INIT=8'h80;
  LUT3 n506_s1 (
    .F(n506_4),
    .I0(bus_address[0]),
    .I1(n490_9),
    .I2(n503_5) 
);
defparam n506_s1.INIT=8'h40;
  LUT3 n515_s1 (
    .F(n515_4),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(n518_5) 
);
defparam n515_s1.INIT=8'h40;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n307_s2 (
    .F(n307_5),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(ff_enable) 
);
defparam n307_s2.INIT=8'h0E;
  LUT4 n403_s2 (
    .F(n403_5),
    .I0(db_z[3]),
    .I1(n527_3),
    .I2(ff_enable),
    .I3(mute) 
);
defparam n403_s2.INIT=16'h444F;
  LUT4 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(accshft_en_8) 
);
defparam accshft_en_s3.INIT=16'h0100;
  LUT2 accshft_7_s3 (
    .F(accshft_7_7),
    .I0(ff_enable),
    .I1(accshft_en_z) 
);
defparam accshft_7_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(final_sound_7_7),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(accshft_7_7) 
);
defparam final_sound_7_s3.INIT=16'h8000;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n503_s2 (
    .F(n503_5),
    .I0(bus_address[3]),
    .I1(bus_address[2]),
    .I2(bus_address[1]) 
);
defparam n503_s2.INIT=8'h40;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_8),
    .I2(test_1),
    .I3(fraccntr_ld_5) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s4 (
    .F(accshft_en_8),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s4.INIT=4'h4;
  LUT2 final_sound_7_s4 (
    .F(final_sound_7_7),
    .I0(cyccntr[3]),
    .I1(cyccntr[2]) 
);
defparam final_sound_7_s4.INIT=4'h4;
  LUT4 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s2.INIT=16'h0001;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_6),
    .I1(bus_address[3]),
    .I2(bus_address[2]),
    .I3(bus_address[1]) 
);
defparam freq_changed_s1.INIT=16'h2000;
  LUT4 n519_s2 (
    .F(n519_6),
    .I0(n503_5),
    .I1(n490_9),
    .I2(ff_enable),
    .I3(fraccntr_ld_4) 
);
defparam n519_s2.INIT=16'h8F88;
  LUT4 n332_s3 (
    .F(n332_7),
    .I0(ff_enable),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n332_s3.INIT=16'h5554;
  DFFRE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n503_4) 
);
  DFFRE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n503_4) 
);
  DFFRE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n503_4) 
);
  DFFRE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n503_4) 
);
  DFFRE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n506_4) 
);
  DFFRE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n527_3) 
);
  DFFRE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n515_4) 
);
  DFFRE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n515_4) 
);
  DFFRE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n515_4) 
);
  DFFRE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n515_4) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n519_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n519_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n519_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n519_6) 
);
  DFFRE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n301_39),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk_14m_d),
    .RESET(n307_5),
    .CE(cenop_29) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk_14m_d),
    .SET(n332_7),
    .CE(accshft_en_7) 
);
  DFFRE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n332_7),
    .CE(accshft_7_7) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch4_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch4_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch4_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch4_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch4_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch4_sound[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch4_sound[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch4_sound[0]),
    .D(accshft[1]),
    .CLK(clk_14m_d),
    .RESET(n403_5),
    .CE(final_sound_7_6) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n301_s30 (
    .O(n301_35),
    .I0(n301_30),
    .I1(n301_31),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n301_s31 (
    .O(n301_37),
    .I0(n301_32),
    .I1(n301_33),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n301_s29 (
    .O(n301_39),
    .I0(n301_35),
    .I1(n301_37),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_14 u_cyccntr (
    .clk_14m_d(clk_14m_d),
    .n332_7(n332_7),
    .cenop_29(cenop_29),
    .ff_enable(ff_enable),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_15 u_fraccntr_a (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .cenop_29(cenop_29),
    .fraccntr_ld(fraccntr_ld),
    .n502_6(n502_6),
    .ff_enable(ff_enable),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .bus_address(bus_address[3:1]),
    .n20_5(n20_5),
    .n20_8(n20_8),
    .cntr(cntr[3])
);
  IKASCC_primitive_dncntr_16 u_fraccntr_b (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .n20_5(n20_5),
    .ff_enable(ff_enable),
    .n20_8(n20_8),
    .cntr(cntr[3]),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .n16_5(n16_5),
    .cntr_33(cntr_0[3])
);
  IKASCC_primitive_dncntr_17 u_fraccntr_c (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .ff_enable(ff_enable),
    .n20_5(n20_5),
    .n16_5(n16_5),
    .n518_6(n518_6),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3]),
    .cntr_34(cntr_0[3]),
    .bus_address(bus_address[3:1]),
    .cntr_2_8(cntr_2_8),
    .cntr_35(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_18 u_intcntr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .freq_changed_z(freq_changed_z),
    .freq_changed(freq_changed),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_2 */
module IKASCC_primitive_dncntr_19 (
  clk_14m_d,
  n328_7,
  cenop_29,
  ff_enable,
  cyccntr
)
;
input clk_14m_d;
input n328_7;
input cenop_29;
input ff_enable;
output [3:0] cyccntr;
wire n12_6;
wire n13_9;
wire n14_9;
wire n15_10;
wire VCC;
wire GND;
  LUT4 n12_s1 (
    .F(n12_6),
    .I0(cyccntr[0]),
    .I1(cyccntr[1]),
    .I2(cyccntr[2]),
    .I3(cyccntr[3]) 
);
defparam n12_s1.INIT=16'hFE01;
  LUT4 n13_s3 (
    .F(n13_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(cyccntr[2]) 
);
defparam n13_s3.INIT=16'hFE01;
  LUT3 n14_s3 (
    .F(n14_9),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]) 
);
defparam n14_s3.INIT=8'hE1;
  LUT2 n15_s4 (
    .F(n15_10),
    .I0(ff_enable),
    .I1(cyccntr[0]) 
);
defparam n15_s4.INIT=4'h9;
  DFFSE cntr_3_s0 (
    .Q(cyccntr[3]),
    .D(n12_6),
    .CLK(clk_14m_d),
    .SET(n328_7),
    .CE(cenop_29) 
);
  DFFSE cntr_2_s1 (
    .Q(cyccntr[2]),
    .D(n13_9),
    .CLK(clk_14m_d),
    .SET(n328_7),
    .CE(VCC) 
);
defparam cntr_2_s1.INIT=1'b1;
  DFFSE cntr_1_s1 (
    .Q(cyccntr[1]),
    .D(n14_9),
    .CLK(clk_14m_d),
    .SET(n328_7),
    .CE(VCC) 
);
defparam cntr_1_s1.INIT=1'b1;
  DFFSE cntr_0_s1 (
    .Q(cyccntr[0]),
    .D(n15_10),
    .CLK(clk_14m_d),
    .SET(n328_7),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_19 */
module IKASCC_primitive_dncntr_20 (
  clk_14m_d,
  n25_6,
  cenop_29,
  fraccntr_ld,
  n502_6,
  ff_enable,
  freq,
  db_z,
  bus_address,
  n20_5,
  n20_8,
  cntr
)
;
input clk_14m_d;
input n25_6;
input cenop_29;
input fraccntr_ld;
input n502_6;
input ff_enable;
input [3:0] freq;
input [3:0] db_z;
input [3:1] bus_address;
output n20_5;
output n20_8;
output [3:3] cntr;
wire n20_3;
wire n21_3;
wire n22_3;
wire n20_4;
wire n21_4;
wire n21_5;
wire n22_4;
wire n23_4;
wire n23_7;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n20_s0 (
    .F(n20_3),
    .I0(n20_4),
    .I1(cntr[3]),
    .I2(n20_5),
    .I3(fraccntr_ld) 
);
defparam n20_s0.INIT=16'hAA3C;
  LUT4 n21_s0 (
    .F(n21_3),
    .I0(n21_4),
    .I1(n21_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n21_s0.INIT=16'h553C;
  LUT4 n22_s0 (
    .F(n22_3),
    .I0(n22_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n22_s0.INIT=16'hAAC3;
  LUT3 n20_s1 (
    .F(n20_4),
    .I0(freq[3]),
    .I1(db_z[3]),
    .I2(n20_8) 
);
defparam n20_s1.INIT=8'hCA;
  LUT3 n20_s2 (
    .F(n20_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n20_s2.INIT=8'h01;
  LUT3 n21_s1 (
    .F(n21_4),
    .I0(freq[2]),
    .I1(db_z[2]),
    .I2(n20_8) 
);
defparam n21_s1.INIT=8'h35;
  LUT2 n21_s2 (
    .F(n21_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n21_s2.INIT=4'h1;
  LUT3 n22_s1 (
    .F(n22_4),
    .I0(freq[1]),
    .I1(db_z[1]),
    .I2(n20_8) 
);
defparam n22_s1.INIT=8'hCA;
  LUT3 n23_s1 (
    .F(n23_4),
    .I0(freq[0]),
    .I1(db_z[0]),
    .I2(n20_8) 
);
defparam n23_s1.INIT=8'hCA;
  LUT4 n20_s4 (
    .F(n20_8),
    .I0(n502_6),
    .I1(bus_address[1]),
    .I2(bus_address[2]),
    .I3(bus_address[3]) 
);
defparam n20_s4.INIT=16'h0200;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(n23_4),
    .I1(cntr_0[0]),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam n23_s3.INIT=16'hCCA3;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n21_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n22_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr[3]),
    .D(n20_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cenop_29) 
);
  DFFSE cntr_0_s1 (
    .Q(cntr_0[0]),
    .D(n23_7),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(VCC) 
);
defparam cntr_0_s1.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_20 */
module IKASCC_primitive_dncntr_21 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  n20_5,
  ff_enable,
  n20_8,
  cntr,
  freq,
  i_DB_Z,
  db_z,
  n16_5,
  cntr_37
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input n20_5;
input ff_enable;
input n20_8;
input [3:3] cntr;
input [7:4] freq;
input [7:6] i_DB_Z;
input [5:4] db_z;
output n16_5;
output [3:3] cntr_37;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire [2:0] cntr_0;
wire VCC;
wire GND;
  LUT4 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(cntr_37[3]),
    .I2(n16_5),
    .I3(fraccntr_ld) 
);
defparam n16_s0.INIT=16'hAA3C;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_0[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_0[0]),
    .I2(cntr_0[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_0[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(cntr[3]),
    .I1(n20_5),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00F4;
  LUT3 n16_s1 (
    .F(n16_4),
    .I0(freq[7]),
    .I1(i_DB_Z[7]),
    .I2(n20_8) 
);
defparam n16_s1.INIT=8'hCA;
  LUT3 n16_s2 (
    .F(n16_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]),
    .I2(cntr_0[2]) 
);
defparam n16_s2.INIT=8'h01;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[6]),
    .I1(i_DB_Z[6]),
    .I2(n20_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_0[0]),
    .I1(cntr_0[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[5]),
    .I1(db_z[5]),
    .I2(n20_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[4]),
    .I1(db_z[4]),
    .I2(n20_8) 
);
defparam n19_s1.INIT=8'hCA;
  DFFSE cntr_2_s0 (
    .Q(cntr_0[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_0[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_0[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_37[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_21 */
module IKASCC_primitive_dncntr_22 (
  clk_14m_d,
  n25_6,
  fraccntr_ld,
  ff_enable,
  n20_5,
  n16_5,
  n518_6,
  test,
  freq,
  db_z,
  cntr,
  cntr_38,
  bus_address,
  cntr_2_8,
  cntr_39
)
;
input clk_14m_d;
input n25_6;
input fraccntr_ld;
input ff_enable;
input n20_5;
input n16_5;
input n518_6;
input [0:0] test;
input [11:8] freq;
input [3:0] db_z;
input [3:3] cntr;
input [3:3] cntr_38;
input [3:1] bus_address;
output cntr_2_8;
output [3:0] cntr_39;
wire n16_3;
wire n17_3;
wire n18_3;
wire n19_3;
wire cntr_2_7;
wire n16_4;
wire n16_5_40;
wire n17_4;
wire n17_5;
wire n18_4;
wire n19_4;
wire n16_8;
wire VCC;
wire GND;
  LUT3 n16_s0 (
    .F(n16_3),
    .I0(n16_4),
    .I1(n16_5_40),
    .I2(fraccntr_ld) 
);
defparam n16_s0.INIT=8'hC5;
  LUT4 n17_s0 (
    .F(n17_3),
    .I0(n17_4),
    .I1(n17_5),
    .I2(cntr_39[2]),
    .I3(fraccntr_ld) 
);
defparam n17_s0.INIT=16'h553C;
  LUT4 n18_s0 (
    .F(n18_3),
    .I0(n18_4),
    .I1(cntr_39[0]),
    .I2(cntr_39[1]),
    .I3(fraccntr_ld) 
);
defparam n18_s0.INIT=16'hAAC3;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(cntr_39[0]),
    .I1(n19_4),
    .I2(fraccntr_ld) 
);
defparam n19_s0.INIT=8'hC5;
  LUT4 cntr_2_s3 (
    .F(cntr_2_7),
    .I0(test[0]),
    .I1(cntr_2_8),
    .I2(fraccntr_ld),
    .I3(ff_enable) 
);
defparam cntr_2_s3.INIT=16'h00FE;
  LUT4 n16_s1 (
    .F(n16_4),
    .I0(cntr_39[0]),
    .I1(cntr_39[1]),
    .I2(cntr_39[2]),
    .I3(cntr_39[3]) 
);
defparam n16_s1.INIT=16'h01FE;
  LUT3 n16_s2 (
    .F(n16_5_40),
    .I0(freq[11]),
    .I1(db_z[3]),
    .I2(n16_8) 
);
defparam n16_s2.INIT=8'hCA;
  LUT3 n17_s1 (
    .F(n17_4),
    .I0(freq[10]),
    .I1(db_z[2]),
    .I2(n16_8) 
);
defparam n17_s1.INIT=8'h35;
  LUT2 n17_s2 (
    .F(n17_5),
    .I0(cntr_39[0]),
    .I1(cntr_39[1]) 
);
defparam n17_s2.INIT=4'h1;
  LUT3 n18_s1 (
    .F(n18_4),
    .I0(freq[9]),
    .I1(db_z[1]),
    .I2(n16_8) 
);
defparam n18_s1.INIT=8'hCA;
  LUT3 n19_s1 (
    .F(n19_4),
    .I0(freq[8]),
    .I1(db_z[0]),
    .I2(n16_8) 
);
defparam n19_s1.INIT=8'hCA;
  LUT4 cntr_2_s4 (
    .F(cntr_2_8),
    .I0(cntr[3]),
    .I1(cntr_38[3]),
    .I2(n20_5),
    .I3(n16_5) 
);
defparam cntr_2_s4.INIT=16'h1000;
  LUT4 n16_s4 (
    .F(n16_8),
    .I0(n518_6),
    .I1(bus_address[1]),
    .I2(bus_address[2]),
    .I3(bus_address[3]) 
);
defparam n16_s4.INIT=16'h0200;
  DFFSE cntr_2_s0 (
    .Q(cntr_39[2]),
    .D(n17_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_1_s0 (
    .Q(cntr_39[1]),
    .D(n18_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_0_s0 (
    .Q(cntr_39[0]),
    .D(n19_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  DFFSE cntr_3_s0 (
    .Q(cntr_39[3]),
    .D(n16_3),
    .CLK(clk_14m_d),
    .SET(n25_6),
    .CE(cntr_2_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_22 */
module IKASCC_primitive_dncntr_23 (
  clk_14m_d,
  audio_mclk_d,
  ff_enable,
  freq_changed_z,
  freq_changed,
  fraccntr_ld_4,
  test,
  intcntr
)
;
input clk_14m_d;
input audio_mclk_d;
input ff_enable;
input freq_changed_z;
input freq_changed;
input fraccntr_ld_4;
input [5:5] test;
output [4:0] intcntr;
wire n29_5;
wire n15_6;
wire n14_6;
wire n29_6;
wire n13_7;
wire n16_9;
wire cntr_3_10;
wire n17_10;
wire n13_10;
wire VCC;
wire GND;
  LUT4 n29_s2 (
    .F(n29_5),
    .I0(n29_6),
    .I1(test[5]),
    .I2(audio_mclk_d),
    .I3(ff_enable) 
);
defparam n29_s2.INIT=16'h004F;
  LUT3 n15_s1 (
    .F(n15_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]),
    .I2(intcntr[2]) 
);
defparam n15_s1.INIT=8'hE1;
  LUT4 n14_s1 (
    .F(n14_6),
    .I0(intcntr[0]),
    .I1(intcntr[1]),
    .I2(intcntr[2]),
    .I3(intcntr[3]) 
);
defparam n14_s1.INIT=16'hFE01;
  LUT2 n29_s3 (
    .F(n29_6),
    .I0(freq_changed_z),
    .I1(freq_changed) 
);
defparam n29_s3.INIT=4'h1;
  LUT4 n13_s2 (
    .F(n13_7),
    .I0(intcntr[0]),
    .I1(intcntr[1]),
    .I2(intcntr[2]),
    .I3(intcntr[3]) 
);
defparam n13_s2.INIT=16'h0001;
  LUT4 n16_s3 (
    .F(n16_9),
    .I0(ff_enable),
    .I1(intcntr[0]),
    .I2(fraccntr_ld_4),
    .I3(intcntr[1]) 
);
defparam n16_s3.INIT=16'hEF10;
  LUT2 cntr_3_s4 (
    .F(cntr_3_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4) 
);
defparam cntr_3_s4.INIT=4'h4;
  LUT3 n17_s4 (
    .F(n17_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(intcntr[0]) 
);
defparam n17_s4.INIT=8'hB4;
  LUT4 n13_s4 (
    .F(n13_10),
    .I0(ff_enable),
    .I1(fraccntr_ld_4),
    .I2(n13_7),
    .I3(intcntr[4]) 
);
defparam n13_s4.INIT=16'hBF40;
  DFFSE cntr_3_s0 (
    .Q(intcntr[3]),
    .D(n14_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_2_s0 (
    .Q(intcntr[2]),
    .D(n15_6),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(cntr_3_10) 
);
  DFFSE cntr_1_s2 (
    .Q(intcntr[1]),
    .D(n16_9),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_1_s2.INIT=1'b1;
  DFFSE cntr_0_s2 (
    .Q(intcntr[0]),
    .D(n17_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_0_s2.INIT=1'b1;
  DFFSE cntr_4_s2 (
    .Q(intcntr[4]),
    .D(n13_10),
    .CLK(clk_14m_d),
    .SET(n29_5),
    .CE(VCC) 
);
defparam cntr_4_s2.INIT=1'b1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_primitive_dncntr_23 */
module IKASCC_player_control_s_3 (
  clk_14m_d,
  cenop_29,
  n40_5,
  n527_3,
  n502_5,
  ff_enable,
  n518_6,
  freq_changed_6,
  n490_9,
  n25_6,
  n502_6,
  audio_mclk_d,
  db_z,
  i_DB_Z,
  ch5_wavelatch,
  bus_address,
  test_0,
  test_1,
  test_5,
  ch5_sound,
  intcntr
)
;
input clk_14m_d;
input cenop_29;
input n40_5;
input n527_3;
input n502_5;
input ff_enable;
input n518_6;
input freq_changed_6;
input n490_9;
input n25_6;
input n502_6;
input audio_mclk_d;
input [5:0] db_z;
input [7:6] i_DB_Z;
input [7:0] ch5_wavelatch;
input [3:1] bus_address;
input test_0;
input test_1;
input test_5;
output [7:0] ch5_sound;
output [4:0] intcntr;
wire n297_30;
wire n297_31;
wire n297_32;
wire n297_33;
wire n502_4;
wire n511_4;
wire fraccntr_ld;
wire n303_5;
wire n399_5;
wire accshft_en_7;
wire accshft_7_7;
wire final_sound_7_6;
wire n499_5;
wire fraccntr_ld_4;
wire accshft_en_8;
wire final_sound_7_7;
wire fraccntr_ld_5;
wire n499_7;
wire freq_changed;
wire n515_6;
wire n328_7;
wire freq_changed_z;
wire mute;
wire wavedata_serial;
wire mul_rst_z;
wire wavedata_serial_z;
wire accshft_en;
wire accshft_en_z;
wire accshft_next_3_2;
wire accshft_next_4_2;
wire accshft_next_5_2;
wire accshft_next_6_2;
wire accshft_next_7_0_COUT;
wire n297_35;
wire n297_37;
wire n297_39;
wire n20_5;
wire n20_8;
wire n16_5;
wire cntr_2_8;
wire [4:0] weighted_vol;
wire [11:0] freq;
wire [3:0] vol;
wire [3:0] curr_vol;
wire [7:1] accshft;
wire [7:3] accshft_next;
wire [3:0] cyccntr;
wire [3:3] cntr;
wire [3:3] cntr_0;
wire [3:0] cntr_1;
wire VCC;
wire GND;
  LUT3 n297_s32 (
    .F(n297_30),
    .I0(ch5_wavelatch[7]),
    .I1(ch5_wavelatch[6]),
    .I2(cyccntr[0]) 
);
defparam n297_s32.INIT=8'hCA;
  LUT3 n297_s33 (
    .F(n297_31),
    .I0(ch5_wavelatch[5]),
    .I1(ch5_wavelatch[4]),
    .I2(cyccntr[0]) 
);
defparam n297_s33.INIT=8'hCA;
  LUT3 n297_s34 (
    .F(n297_32),
    .I0(ch5_wavelatch[3]),
    .I1(ch5_wavelatch[2]),
    .I2(cyccntr[0]) 
);
defparam n297_s34.INIT=8'hCA;
  LUT3 n297_s35 (
    .F(n297_33),
    .I0(ch5_wavelatch[1]),
    .I1(ch5_wavelatch[0]),
    .I2(cyccntr[0]) 
);
defparam n297_s35.INIT=8'hCA;
  LUT3 n502_s1 (
    .F(n502_4),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(n502_5) 
);
defparam n502_s1.INIT=8'h10;
  LUT3 n511_s1 (
    .F(n511_4),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(n502_5) 
);
defparam n511_s1.INIT=8'h80;
  LUT3 fraccntr_ld_s0 (
    .F(fraccntr_ld),
    .I0(freq_changed_z),
    .I1(freq_changed),
    .I2(fraccntr_ld_4) 
);
defparam fraccntr_ld_s0.INIT=8'hFE;
  LUT3 n303_s2 (
    .F(n303_5),
    .I0(fraccntr_ld),
    .I1(mul_rst_z),
    .I2(ff_enable) 
);
defparam n303_s2.INIT=8'h0E;
  LUT4 n399_s2 (
    .F(n399_5),
    .I0(db_z[4]),
    .I1(n527_3),
    .I2(ff_enable),
    .I3(mute) 
);
defparam n399_s2.INIT=16'h444F;
  LUT4 accshft_en_s3 (
    .F(accshft_en_7),
    .I0(ff_enable),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(accshft_en_8) 
);
defparam accshft_en_s3.INIT=16'h0100;
  LUT2 accshft_7_s3 (
    .F(accshft_7_7),
    .I0(ff_enable),
    .I1(accshft_en_z) 
);
defparam accshft_7_s3.INIT=4'h4;
  LUT4 final_sound_7_s3 (
    .F(final_sound_7_6),
    .I0(final_sound_7_7),
    .I1(cyccntr[0]),
    .I2(cyccntr[1]),
    .I3(accshft_7_7) 
);
defparam final_sound_7_s3.INIT=16'h8000;
  LUT3 weighted_vol_0_s1 (
    .F(weighted_vol[0]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[0]) 
);
defparam weighted_vol_0_s1.INIT=8'h42;
  LUT3 weighted_vol_1_s1 (
    .F(weighted_vol[1]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[1]) 
);
defparam weighted_vol_1_s1.INIT=8'h42;
  LUT3 weighted_vol_2_s1 (
    .F(weighted_vol[2]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[2]) 
);
defparam weighted_vol_2_s1.INIT=8'h42;
  LUT3 weighted_vol_3_s1 (
    .F(weighted_vol[3]),
    .I0(wavedata_serial),
    .I1(wavedata_serial_z),
    .I2(curr_vol[3]) 
);
defparam weighted_vol_3_s1.INIT=8'h42;
  LUT2 weighted_vol_4_s2 (
    .F(weighted_vol[4]),
    .I0(wavedata_serial_z),
    .I1(wavedata_serial) 
);
defparam weighted_vol_4_s2.INIT=4'h4;
  LUT3 n499_s2 (
    .F(n499_5),
    .I0(bus_address[1]),
    .I1(bus_address[2]),
    .I2(bus_address[3]) 
);
defparam n499_s2.INIT=8'h10;
  LUT4 fraccntr_ld_s1 (
    .F(fraccntr_ld_4),
    .I0(test_0),
    .I1(cntr_2_8),
    .I2(test_1),
    .I3(fraccntr_ld_5) 
);
defparam fraccntr_ld_s1.INIT=16'hCEC0;
  LUT2 accshft_en_s4 (
    .F(accshft_en_8),
    .I0(cyccntr[2]),
    .I1(cyccntr[3]) 
);
defparam accshft_en_s4.INIT=4'h4;
  LUT2 final_sound_7_s4 (
    .F(final_sound_7_7),
    .I0(cyccntr[3]),
    .I1(cyccntr[2]) 
);
defparam final_sound_7_s4.INIT=4'h4;
  LUT4 fraccntr_ld_s2 (
    .F(fraccntr_ld_5),
    .I0(cntr_1[0]),
    .I1(cntr_1[1]),
    .I2(cntr_1[2]),
    .I3(cntr_1[3]) 
);
defparam fraccntr_ld_s2.INIT=16'h0001;
  LUT3 n499_s3 (
    .F(n499_7),
    .I0(ff_enable),
    .I1(n518_6),
    .I2(n499_5) 
);
defparam n499_s3.INIT=8'h40;
  LUT4 freq_changed_s1 (
    .F(freq_changed),
    .I0(freq_changed_6),
    .I1(bus_address[1]),
    .I2(bus_address[2]),
    .I3(bus_address[3]) 
);
defparam freq_changed_s1.INIT=16'h0200;
  LUT4 n515_s2 (
    .F(n515_6),
    .I0(n499_5),
    .I1(n490_9),
    .I2(ff_enable),
    .I3(fraccntr_ld_4) 
);
defparam n515_s2.INIT=16'h8F88;
  LUT4 n328_s3 (
    .F(n328_7),
    .I0(ff_enable),
    .I1(freq_changed_z),
    .I2(freq_changed),
    .I3(fraccntr_ld_4) 
);
defparam n328_s3.INIT=16'h5554;
  DFFRE freq_11_s0 (
    .Q(freq[11]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_7) 
);
  DFFRE freq_10_s0 (
    .Q(freq[10]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_7) 
);
  DFFRE freq_9_s0 (
    .Q(freq[9]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_7) 
);
  DFFRE freq_8_s0 (
    .Q(freq[8]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n499_7) 
);
  DFFRE freq_7_s0 (
    .Q(freq[7]),
    .D(i_DB_Z[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_6_s0 (
    .Q(freq[6]),
    .D(i_DB_Z[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_5_s0 (
    .Q(freq[5]),
    .D(db_z[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_4_s0 (
    .Q(freq[4]),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_3_s0 (
    .Q(freq[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_2_s0 (
    .Q(freq[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_1_s0 (
    .Q(freq[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_0_s0 (
    .Q(freq[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n502_4) 
);
  DFFRE freq_changed_z_s0 (
    .Q(freq_changed_z),
    .D(freq_changed),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mute_s0 (
    .Q(mute),
    .D(db_z[4]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n527_3) 
);
  DFFRE vol_3_s0 (
    .Q(vol[3]),
    .D(db_z[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n511_4) 
);
  DFFRE vol_2_s0 (
    .Q(vol[2]),
    .D(db_z[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n511_4) 
);
  DFFRE vol_1_s0 (
    .Q(vol[1]),
    .D(db_z[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n511_4) 
);
  DFFRE vol_0_s0 (
    .Q(vol[0]),
    .D(db_z[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n511_4) 
);
  DFFRE curr_vol_3_s0 (
    .Q(curr_vol[3]),
    .D(vol[3]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n515_6) 
);
  DFFRE curr_vol_2_s0 (
    .Q(curr_vol[2]),
    .D(vol[2]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n515_6) 
);
  DFFRE curr_vol_1_s0 (
    .Q(curr_vol[1]),
    .D(vol[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n515_6) 
);
  DFFRE curr_vol_0_s0 (
    .Q(curr_vol[0]),
    .D(vol[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n515_6) 
);
  DFFRE wavedata_serial_s0 (
    .Q(wavedata_serial),
    .D(n297_39),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE mul_rst_z_s0 (
    .Q(mul_rst_z),
    .D(fraccntr_ld),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE wavedata_serial_z_s0 (
    .Q(wavedata_serial_z),
    .D(wavedata_serial),
    .CLK(clk_14m_d),
    .RESET(n303_5),
    .CE(cenop_29) 
);
  DFFSE accshft_en_s0 (
    .Q(accshft_en),
    .D(GND),
    .CLK(clk_14m_d),
    .SET(n328_7),
    .CE(accshft_en_7) 
);
  DFFRE accshft_en_z_s0 (
    .Q(accshft_en_z),
    .D(accshft_en),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE accshft_7_s0 (
    .Q(accshft[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_6_s0 (
    .Q(accshft[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_5_s0 (
    .Q(accshft[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_4_s0 (
    .Q(accshft[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_3_s0 (
    .Q(accshft[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_2_s0 (
    .Q(accshft[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE accshft_1_s0 (
    .Q(accshft[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n328_7),
    .CE(accshft_7_7) 
);
  DFFRE final_sound_7_s0 (
    .Q(ch5_sound[7]),
    .D(accshft_next[7]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_6_s0 (
    .Q(ch5_sound[6]),
    .D(accshft_next[6]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_5_s0 (
    .Q(ch5_sound[5]),
    .D(accshft_next[5]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_4_s0 (
    .Q(ch5_sound[4]),
    .D(accshft_next[4]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_3_s0 (
    .Q(ch5_sound[3]),
    .D(accshft_next[3]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_2_s0 (
    .Q(ch5_sound[2]),
    .D(accshft[3]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_1_s0 (
    .Q(ch5_sound[1]),
    .D(accshft[2]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  DFFRE final_sound_0_s0 (
    .Q(ch5_sound[0]),
    .D(accshft[1]),
    .CLK(clk_14m_d),
    .RESET(n399_5),
    .CE(final_sound_7_6) 
);
  ALU accshft_next_3_s (
    .SUM(accshft_next[3]),
    .COUT(accshft_next_3_2),
    .I0(accshft[4]),
    .I1(weighted_vol[0]),
    .I3(GND),
    .CIN(weighted_vol[4]) 
);
defparam accshft_next_3_s.ALU_MODE=0;
  ALU accshft_next_4_s (
    .SUM(accshft_next[4]),
    .COUT(accshft_next_4_2),
    .I0(accshft[5]),
    .I1(weighted_vol[1]),
    .I3(GND),
    .CIN(accshft_next_3_2) 
);
defparam accshft_next_4_s.ALU_MODE=0;
  ALU accshft_next_5_s (
    .SUM(accshft_next[5]),
    .COUT(accshft_next_5_2),
    .I0(accshft[6]),
    .I1(weighted_vol[2]),
    .I3(GND),
    .CIN(accshft_next_4_2) 
);
defparam accshft_next_5_s.ALU_MODE=0;
  ALU accshft_next_6_s (
    .SUM(accshft_next[6]),
    .COUT(accshft_next_6_2),
    .I0(accshft[7]),
    .I1(weighted_vol[3]),
    .I3(GND),
    .CIN(accshft_next_5_2) 
);
defparam accshft_next_6_s.ALU_MODE=0;
  ALU accshft_next_7_s (
    .SUM(accshft_next[7]),
    .COUT(accshft_next_7_0_COUT),
    .I0(accshft[7]),
    .I1(weighted_vol[4]),
    .I3(GND),
    .CIN(accshft_next_6_2) 
);
defparam accshft_next_7_s.ALU_MODE=0;
  MUX2_LUT5 n297_s30 (
    .O(n297_35),
    .I0(n297_30),
    .I1(n297_31),
    .S0(cyccntr[1]) 
);
  MUX2_LUT5 n297_s31 (
    .O(n297_37),
    .I0(n297_32),
    .I1(n297_33),
    .S0(cyccntr[1]) 
);
  MUX2_LUT6 n297_s29 (
    .O(n297_39),
    .I0(n297_35),
    .I1(n297_37),
    .S0(cyccntr[2]) 
);
  IKASCC_primitive_dncntr_19 u_cyccntr (
    .clk_14m_d(clk_14m_d),
    .n328_7(n328_7),
    .cenop_29(cenop_29),
    .ff_enable(ff_enable),
    .cyccntr(cyccntr[3:0])
);
  IKASCC_primitive_dncntr_20 u_fraccntr_a (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .cenop_29(cenop_29),
    .fraccntr_ld(fraccntr_ld),
    .n502_6(n502_6),
    .ff_enable(ff_enable),
    .freq(freq[3:0]),
    .db_z(db_z[3:0]),
    .bus_address(bus_address[3:1]),
    .n20_5(n20_5),
    .n20_8(n20_8),
    .cntr(cntr[3])
);
  IKASCC_primitive_dncntr_21 u_fraccntr_b (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .n20_5(n20_5),
    .ff_enable(ff_enable),
    .n20_8(n20_8),
    .cntr(cntr[3]),
    .freq(freq[7:4]),
    .i_DB_Z(i_DB_Z[7:6]),
    .db_z(db_z[5:4]),
    .n16_5(n16_5),
    .cntr_37(cntr_0[3])
);
  IKASCC_primitive_dncntr_22 u_fraccntr_c (
    .clk_14m_d(clk_14m_d),
    .n25_6(n25_6),
    .fraccntr_ld(fraccntr_ld),
    .ff_enable(ff_enable),
    .n20_5(n20_5),
    .n16_5(n16_5),
    .n518_6(n518_6),
    .test(test_0),
    .freq(freq[11:8]),
    .db_z(db_z[3:0]),
    .cntr(cntr[3]),
    .cntr_38(cntr_0[3]),
    .bus_address(bus_address[3:1]),
    .cntr_2_8(cntr_2_8),
    .cntr_39(cntr_1[3:0])
);
  IKASCC_primitive_dncntr_23 u_intcntr (
    .clk_14m_d(clk_14m_d),
    .audio_mclk_d(audio_mclk_d),
    .ff_enable(ff_enable),
    .freq_changed_z(freq_changed_z),
    .freq_changed(freq_changed),
    .fraccntr_ld_4(fraccntr_ld_4),
    .test(test_5),
    .intcntr(intcntr[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_control_s_3 */
module IKASCC_player_s (
  clk_14m_d,
  n40_5,
  cenop_29,
  ff_enable,
  audio_mclk_d,
  bus_rdata_5_4,
  bus_rdata_5_9,
  n271_6,
  bus_write,
  bus_rdata_5_15,
  write_4,
  write_4_41,
  bus_wdata,
  bus_address_0,
  bus_address_1,
  bus_address_2,
  bus_address_3,
  bus_address_4,
  bus_address_5,
  bus_address_6,
  bus_address_7,
  bus_address_11,
  bus_address_12,
  bus_address_13,
  bus_address_14,
  bus_address_15,
  bankreg2,
  db_z,
  \IKASCC_SYNC_MODE.wr_syncchain ,
  n544_6,
  n163_5,
  ch2_ram_addr_4_5,
  ch3_ram_addr_4_5,
  n396_5,
  n251_6,
  test,
  w_scc_out,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_1_43 ,
  \ramstyle_block.wavedata_ram_2_44 ,
  \ramstyle_block.wavedata_ram_5_45 ,
  \ramstyle_block.wavedata_ram_6_46 ,
  \ramstyle_block.wavedata_ram_7_47 ,
  \ramstyle_block.wavedata_cpu_1_49 ,
  \ramstyle_block.wavedata_cpu_2_50 ,
  \ramstyle_block.wavedata_cpu_5_51 ,
  \ramstyle_block.wavedata_cpu_6_52 ,
  \ramstyle_block.wavedata_cpu_7_53 ,
  \ramstyle_block.wavedata_ram_1_55 ,
  \ramstyle_block.wavedata_ram_2_56 ,
  \ramstyle_block.wavedata_ram_5_57 ,
  \ramstyle_block.wavedata_ram_6_58 ,
  \ramstyle_block.wavedata_ram_7_59 ,
  \ramstyle_block.wavedata_cpu_1_61 ,
  \ramstyle_block.wavedata_cpu_2_62 ,
  \ramstyle_block.wavedata_cpu_5_63 ,
  \ramstyle_block.wavedata_cpu_6_64 ,
  \ramstyle_block.wavedata_cpu_7_65 ,
  \ramstyle_block.wavedata_ram_1_67 ,
  \ramstyle_block.wavedata_ram_2_68 ,
  \ramstyle_block.wavedata_ram_5_69 ,
  \ramstyle_block.wavedata_ram_6_70 ,
  \ramstyle_block.wavedata_ram_7_71 ,
  \ramstyle_block.wavedata_cpu_1_73 ,
  \ramstyle_block.wavedata_cpu_2_74 ,
  \ramstyle_block.wavedata_cpu_5_75 ,
  \ramstyle_block.wavedata_cpu_6_76 ,
  \ramstyle_block.wavedata_cpu_7_77 
)
;
input clk_14m_d;
input n40_5;
input cenop_29;
input ff_enable;
input audio_mclk_d;
input bus_rdata_5_4;
input bus_rdata_5_9;
input n271_6;
input bus_write;
input bus_rdata_5_15;
input write_4;
input write_4_41;
input [7:0] bus_wdata;
input bus_address_0;
input bus_address_1;
input bus_address_2;
input bus_address_3;
input bus_address_4;
input bus_address_5;
input bus_address_6;
input bus_address_7;
input bus_address_11;
input bus_address_12;
input bus_address_13;
input bus_address_14;
input bus_address_15;
input [2:0] bankreg2;
input [5:0] db_z;
input [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
output n544_6;
output n163_5;
output ch2_ram_addr_4_5;
output ch3_ram_addr_4_5;
output n396_5;
output n251_6;
output [7:6] test;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output \ramstyle_block.wavedata_ram_1_43 ;
output \ramstyle_block.wavedata_ram_2_44 ;
output \ramstyle_block.wavedata_ram_5_45 ;
output \ramstyle_block.wavedata_ram_6_46 ;
output \ramstyle_block.wavedata_ram_7_47 ;
output \ramstyle_block.wavedata_cpu_1_49 ;
output \ramstyle_block.wavedata_cpu_2_50 ;
output \ramstyle_block.wavedata_cpu_5_51 ;
output \ramstyle_block.wavedata_cpu_6_52 ;
output \ramstyle_block.wavedata_cpu_7_53 ;
output \ramstyle_block.wavedata_ram_1_55 ;
output \ramstyle_block.wavedata_ram_2_56 ;
output \ramstyle_block.wavedata_ram_5_57 ;
output \ramstyle_block.wavedata_ram_6_58 ;
output \ramstyle_block.wavedata_ram_7_59 ;
output \ramstyle_block.wavedata_cpu_1_61 ;
output \ramstyle_block.wavedata_cpu_2_62 ;
output \ramstyle_block.wavedata_cpu_5_63 ;
output \ramstyle_block.wavedata_cpu_6_64 ;
output \ramstyle_block.wavedata_cpu_7_65 ;
output \ramstyle_block.wavedata_ram_1_67 ;
output \ramstyle_block.wavedata_ram_2_68 ;
output \ramstyle_block.wavedata_ram_5_69 ;
output \ramstyle_block.wavedata_ram_6_70 ;
output \ramstyle_block.wavedata_ram_7_71 ;
output \ramstyle_block.wavedata_cpu_1_73 ;
output \ramstyle_block.wavedata_cpu_2_74 ;
output \ramstyle_block.wavedata_cpu_5_75 ;
output \ramstyle_block.wavedata_cpu_6_76 ;
output \ramstyle_block.wavedata_cpu_7_77 ;
wire n560_4;
wire n544_4;
wire n567_4;
wire n570_4;
wire n577_4;
wire n544_5;
wire ch45_ram_addr_4_13;
wire ch45_ram_addr_4_14;
wire ch45_ram_addr_3_13;
wire ch45_ram_addr_2_13;
wire ch45_ram_addr_1_13;
wire ch45_ram_addr_0_15;
wire n544_7;
wire n544_8;
wire n396_7;
wire n207_6;
wire n163_7;
wire n305_9;
wire n306_9;
wire n307_9;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_0_COUT;
wire n123_3;
wire n123_4;
wire n122_3;
wire n122_4;
wire n121_3;
wire n121_4;
wire n120_3;
wire n120_4;
wire n119_3;
wire n119_4;
wire n118_3;
wire n118_4;
wire n117_3;
wire n117_4;
wire n116_3;
wire n116_4;
wire n115_3;
wire n115_4;
wire n114_3;
wire n114_4;
wire n113_3;
wire n113_1_COUT;
wire n123_5;
wire n123_6;
wire n122_5;
wire n122_6;
wire n121_5;
wire n121_6;
wire n120_5;
wire n120_6;
wire n119_5;
wire n119_6;
wire n118_5;
wire n118_6;
wire n117_5;
wire n117_6;
wire n116_5;
wire n116_6;
wire n115_5;
wire n115_6;
wire n114_5;
wire n114_6;
wire n113_5;
wire n113_2_COUT;
wire n123_7;
wire n123_8;
wire n122_7;
wire n122_8;
wire n121_7;
wire n121_8;
wire n120_7;
wire n120_8;
wire n119_7;
wire n119_8;
wire n118_7;
wire n118_8;
wire n117_7;
wire n117_8;
wire n116_7;
wire n116_8;
wire n115_7;
wire n115_8;
wire n114_7;
wire n114_8;
wire n113_7;
wire n113_3_COUT;
wire n316_5;
wire wavetable_ram_502;
wire wavetable_ram_507;
wire wavetable_ram_508;
wire wavetable_ram_509;
wire o_RAM_Q_7_48;
wire o_RAM_Q_7_49;
wire o_RAM_Q_7_50;
wire o_RAM_Q_7_51;
wire n14_6;
wire n527_3;
wire n502_5;
wire n518_5;
wire n502_6;
wire n518_6;
wire freq_changed_6;
wire n490_9;
wire n25_6;
wire o_RAM_Q_7_48_78;
wire o_RAM_Q_7_49_79;
wire o_RAM_Q_7_50_80;
wire o_RAM_Q_7_51_81;
wire o_RAM_Q_7_48_82;
wire o_RAM_Q_7_49_83;
wire o_RAM_Q_7_50_84;
wire o_RAM_Q_7_51_85;
wire [4:0] ch1_ram_addr;
wire [4:0] ch2_ram_addr;
wire [4:0] ch3_ram_addr;
wire [4:0] ch45_ram_addr;
wire [5:0] test_0;
wire [7:0] db_z_0;
wire [1:0] ch45_sr;
wire [7:0] ch4_wavelatch;
wire [7:0] ch5_wavelatch;
wire [2:0] ch45_cntr;
wire [4:0] \ramstyle_block.wavedata_cpu_0 ;
wire [7:6] i_DB_Z;
wire [7:0] ch1_sound;
wire [0:0] cyccntr;
wire [4:0] intcntr;
wire [4:0] \ramstyle_block.wavedata_cpu_3 ;
wire [7:0] ch2_sound;
wire [0:0] cyccntr_0;
wire [4:0] intcntr_0;
wire [4:0] \ramstyle_block.wavedata_cpu_4 ;
wire [7:0] ch3_sound;
wire [0:0] cyccntr_1;
wire [4:0] intcntr_1;
wire [7:0] ch45_ram_q;
wire [7:0] ch4_sound;
wire [4:0] intcntr_2;
wire [7:0] ch5_sound;
wire [4:0] intcntr_3;
wire VCC;
wire GND;
  LUT2 n560_s1 (
    .F(n560_4),
    .I0(ff_enable),
    .I1(audio_mclk_d) 
);
defparam n560_s1.INIT=4'h4;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(bus_address_5),
    .I2(bus_address_6),
    .I3(n544_6) 
);
defparam n544_s1.INIT=16'h8000;
  LUT4 n567_s1 (
    .F(n567_4),
    .I0(ff_enable),
    .I1(ch45_cntr[0]),
    .I2(ch45_cntr[1]),
    .I3(ch45_cntr[2]) 
);
defparam n567_s1.INIT=16'h0001;
  LUT3 ch1_ram_addr_4_s1 (
    .F(ch1_ram_addr[4]),
    .I0(intcntr[4]),
    .I1(bus_address_4),
    .I2(bus_rdata_5_4) 
);
defparam ch1_ram_addr_4_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_3_s1 (
    .F(ch1_ram_addr[3]),
    .I0(intcntr[3]),
    .I1(bus_address_3),
    .I2(bus_rdata_5_4) 
);
defparam ch1_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_2_s1 (
    .F(ch1_ram_addr[2]),
    .I0(intcntr[2]),
    .I1(bus_address_2),
    .I2(bus_rdata_5_4) 
);
defparam ch1_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_1_s1 (
    .F(ch1_ram_addr[1]),
    .I0(intcntr[1]),
    .I1(bus_address_1),
    .I2(bus_rdata_5_4) 
);
defparam ch1_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch1_ram_addr_0_s2 (
    .F(ch1_ram_addr[0]),
    .I0(intcntr[0]),
    .I1(bus_address_0),
    .I2(bus_rdata_5_4) 
);
defparam ch1_ram_addr_0_s2.INIT=8'hC5;
  LUT3 ch2_ram_addr_4_s1 (
    .F(ch2_ram_addr[4]),
    .I0(intcntr_0[4]),
    .I1(bus_address_4),
    .I2(ch2_ram_addr_4_5) 
);
defparam ch2_ram_addr_4_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_3_s1 (
    .F(ch2_ram_addr[3]),
    .I0(intcntr_0[3]),
    .I1(bus_address_3),
    .I2(ch2_ram_addr_4_5) 
);
defparam ch2_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_2_s1 (
    .F(ch2_ram_addr[2]),
    .I0(intcntr_0[2]),
    .I1(bus_address_2),
    .I2(ch2_ram_addr_4_5) 
);
defparam ch2_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_1_s1 (
    .F(ch2_ram_addr[1]),
    .I0(intcntr_0[1]),
    .I1(bus_address_1),
    .I2(ch2_ram_addr_4_5) 
);
defparam ch2_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch2_ram_addr_0_s2 (
    .F(ch2_ram_addr[0]),
    .I0(intcntr_0[0]),
    .I1(bus_address_0),
    .I2(ch2_ram_addr_4_5) 
);
defparam ch2_ram_addr_0_s2.INIT=8'hC5;
  LUT3 ch3_ram_addr_4_s1 (
    .F(ch3_ram_addr[4]),
    .I0(intcntr_1[4]),
    .I1(bus_address_4),
    .I2(ch3_ram_addr_4_5) 
);
defparam ch3_ram_addr_4_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_3_s1 (
    .F(ch3_ram_addr[3]),
    .I0(intcntr_1[3]),
    .I1(bus_address_3),
    .I2(ch3_ram_addr_4_5) 
);
defparam ch3_ram_addr_3_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_2_s1 (
    .F(ch3_ram_addr[2]),
    .I0(intcntr_1[2]),
    .I1(bus_address_2),
    .I2(ch3_ram_addr_4_5) 
);
defparam ch3_ram_addr_2_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_1_s1 (
    .F(ch3_ram_addr[1]),
    .I0(intcntr_1[1]),
    .I1(bus_address_1),
    .I2(ch3_ram_addr_4_5) 
);
defparam ch3_ram_addr_1_s1.INIT=8'hC5;
  LUT3 ch3_ram_addr_0_s2 (
    .F(ch3_ram_addr[0]),
    .I0(intcntr_1[0]),
    .I1(bus_address_0),
    .I2(ch3_ram_addr_4_5) 
);
defparam ch3_ram_addr_0_s2.INIT=8'hC5;
  LUT3 n570_s1 (
    .F(n570_4),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_4) 
);
defparam n570_s1.INIT=8'h10;
  LUT3 n577_s1 (
    .F(n577_4),
    .I0(ch45_sr[1]),
    .I1(ch45_sr[0]),
    .I2(n567_4) 
);
defparam n577_s1.INIT=8'h80;
  LUT3 ch45_ram_addr_4_s6 (
    .F(ch45_ram_addr[4]),
    .I0(bus_address_4),
    .I1(ch45_ram_addr_4_13),
    .I2(ch45_ram_addr_4_14) 
);
defparam ch45_ram_addr_4_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_3_s6 (
    .F(ch45_ram_addr[3]),
    .I0(bus_address_3),
    .I1(ch45_ram_addr_3_13),
    .I2(ch45_ram_addr_4_14) 
);
defparam ch45_ram_addr_3_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_2_s6 (
    .F(ch45_ram_addr[2]),
    .I0(bus_address_2),
    .I1(ch45_ram_addr_2_13),
    .I2(ch45_ram_addr_4_14) 
);
defparam ch45_ram_addr_2_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_1_s6 (
    .F(ch45_ram_addr[1]),
    .I0(bus_address_1),
    .I1(ch45_ram_addr_1_13),
    .I2(ch45_ram_addr_4_14) 
);
defparam ch45_ram_addr_1_s6.INIT=8'h3A;
  LUT3 ch45_ram_addr_0_s8 (
    .F(ch45_ram_addr[0]),
    .I0(bus_address_0),
    .I1(ch45_ram_addr_0_15),
    .I2(ch45_ram_addr_4_14) 
);
defparam ch45_ram_addr_0_s8.INIT=8'h3A;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(bus_address_7),
    .I1(bus_rdata_5_9),
    .I2(n271_6) 
);
defparam n544_s2.INIT=8'h80;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n544_7),
    .I1(bus_address_15),
    .I2(bankreg2[0]),
    .I3(n544_8) 
);
defparam n544_s3.INIT=16'h8000;
  LUT2 n163_s2 (
    .F(n163_5),
    .I0(test[6]),
    .I1(bus_write) 
);
defparam n163_s2.INIT=4'h4;
  LUT4 ch2_ram_addr_4_s2 (
    .F(ch2_ram_addr_4_5),
    .I0(bus_address_6),
    .I1(bus_address_5),
    .I2(bus_rdata_5_15),
    .I3(bus_rdata_5_9) 
);
defparam ch2_ram_addr_4_s2.INIT=16'h4000;
  LUT4 ch3_ram_addr_4_s2 (
    .F(ch3_ram_addr_4_5),
    .I0(bus_address_5),
    .I1(bus_address_6),
    .I2(bus_rdata_5_15),
    .I3(bus_rdata_5_9) 
);
defparam ch3_ram_addr_4_s2.INIT=16'h4000;
  LUT4 n396_s2 (
    .F(n396_5),
    .I0(bus_address_5),
    .I1(bus_address_6),
    .I2(bus_rdata_5_15),
    .I3(bus_rdata_5_9) 
);
defparam n396_s2.INIT=16'h8000;
  LUT4 ch45_ram_addr_4_s7 (
    .F(ch45_ram_addr_4_13),
    .I0(intcntr_2[4]),
    .I1(intcntr_3[4]),
    .I2(ch45_sr[1]),
    .I3(test[7]) 
);
defparam ch45_ram_addr_4_s7.INIT=16'hCCCA;
  LUT4 ch45_ram_addr_4_s8 (
    .F(ch45_ram_addr_4_14),
    .I0(test[7]),
    .I1(test[6]),
    .I2(n396_5),
    .I3(ch45_sr[1]) 
);
defparam ch45_ram_addr_4_s8.INIT=16'h0305;
  LUT4 ch45_ram_addr_3_s7 (
    .F(ch45_ram_addr_3_13),
    .I0(intcntr_2[3]),
    .I1(intcntr_3[3]),
    .I2(ch45_sr[1]),
    .I3(test[7]) 
);
defparam ch45_ram_addr_3_s7.INIT=16'hCCCA;
  LUT4 ch45_ram_addr_2_s7 (
    .F(ch45_ram_addr_2_13),
    .I0(intcntr_2[2]),
    .I1(intcntr_3[2]),
    .I2(ch45_sr[1]),
    .I3(test[7]) 
);
defparam ch45_ram_addr_2_s7.INIT=16'hCCCA;
  LUT4 ch45_ram_addr_1_s7 (
    .F(ch45_ram_addr_1_13),
    .I0(intcntr_2[1]),
    .I1(intcntr_3[1]),
    .I2(ch45_sr[1]),
    .I3(test[7]) 
);
defparam ch45_ram_addr_1_s7.INIT=16'hCCCA;
  LUT4 ch45_ram_addr_0_s9 (
    .F(ch45_ram_addr_0_15),
    .I0(intcntr_2[0]),
    .I1(intcntr_3[0]),
    .I2(ch45_sr[1]),
    .I3(test[7]) 
);
defparam ch45_ram_addr_0_s9.INIT=16'hCCCA;
  LUT2 n544_s4 (
    .F(n544_7),
    .I0(bankreg2[1]),
    .I1(bankreg2[2]) 
);
defparam n544_s4.INIT=4'h8;
  LUT4 n544_s5 (
    .F(n544_8),
    .I0(bus_address_13),
    .I1(bus_address_14),
    .I2(bus_address_11),
    .I3(bus_address_12) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n396_s3 (
    .F(n396_7),
    .I0(test[7]),
    .I1(test[6]),
    .I2(bus_write),
    .I3(n396_5) 
);
defparam n396_s3.INIT=16'h1000;
  LUT3 n251_s2 (
    .F(n251_6),
    .I0(ch3_ram_addr_4_5),
    .I1(test[6]),
    .I2(bus_write) 
);
defparam n251_s2.INIT=8'h20;
  LUT3 n207_s2 (
    .F(n207_6),
    .I0(test[6]),
    .I1(bus_write),
    .I2(ch2_ram_addr_4_5) 
);
defparam n207_s2.INIT=8'h40;
  LUT3 n163_s3 (
    .F(n163_7),
    .I0(test[6]),
    .I1(bus_write),
    .I2(bus_rdata_5_4) 
);
defparam n163_s3.INIT=8'h40;
  LUT4 n305_s3 (
    .F(n305_9),
    .I0(ff_enable),
    .I1(ch45_cntr[0]),
    .I2(ch45_cntr[1]),
    .I3(ch45_cntr[2]) 
);
defparam n305_s3.INIT=16'hFE01;
  LUT3 n306_s3 (
    .F(n306_9),
    .I0(ff_enable),
    .I1(ch45_cntr[0]),
    .I2(ch45_cntr[1]) 
);
defparam n306_s3.INIT=8'hE1;
  LUT2 n307_s3 (
    .F(n307_9),
    .I0(ff_enable),
    .I1(ch45_cntr[0]) 
);
defparam n307_s3.INIT=4'h9;
  DFFRE test_6_s0 (
    .Q(test[6]),
    .D(db_z_0[6]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n544_4) 
);
  DFFRE test_5_s0 (
    .Q(test_0[5]),
    .D(db_z_0[5]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n544_4) 
);
  DFFRE test_1_s0 (
    .Q(test_0[1]),
    .D(db_z_0[1]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n544_4) 
);
  DFFRE test_0_s0 (
    .Q(test_0[0]),
    .D(db_z_0[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n544_4) 
);
  DFFRE db_z_7_s0 (
    .Q(db_z_0[7]),
    .D(bus_wdata[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n560_4) 
);
  DFFRE db_z_6_s0 (
    .Q(db_z_0[6]),
    .D(bus_wdata[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n560_4) 
);
  DFFRE db_z_5_s0 (
    .Q(db_z_0[5]),
    .D(bus_wdata[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n560_4) 
);
  DFFRE db_z_1_s0 (
    .Q(db_z_0[1]),
    .D(bus_wdata[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n560_4) 
);
  DFFRE db_z_0_s0 (
    .Q(db_z_0[0]),
    .D(bus_wdata[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n560_4) 
);
  DFFRE o_SOUND_10_s0 (
    .Q(w_scc_out[10]),
    .D(n113_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_9_s0 (
    .Q(w_scc_out[9]),
    .D(n114_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_8_s0 (
    .Q(w_scc_out[8]),
    .D(n115_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_7_s0 (
    .Q(w_scc_out[7]),
    .D(n116_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_6_s0 (
    .Q(w_scc_out[6]),
    .D(n117_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_5_s0 (
    .Q(w_scc_out[5]),
    .D(n118_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_4_s0 (
    .Q(w_scc_out[4]),
    .D(n119_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_3_s0 (
    .Q(w_scc_out[3]),
    .D(n120_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_2_s0 (
    .Q(w_scc_out[2]),
    .D(n121_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_1_s0 (
    .Q(w_scc_out[1]),
    .D(n122_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE o_SOUND_0_s0 (
    .Q(w_scc_out[0]),
    .D(n123_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(cenop_29) 
);
  DFFRE ch45_sr_1_s0 (
    .Q(ch45_sr[1]),
    .D(ch45_sr[0]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n567_4) 
);
  DFFRE ch45_sr_0_s0 (
    .Q(ch45_sr[0]),
    .D(n316_5),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n567_4) 
);
  DFFRE ch4_wavelatch_7_s0 (
    .Q(ch4_wavelatch[7]),
    .D(ch45_ram_q[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_6_s0 (
    .Q(ch4_wavelatch[6]),
    .D(ch45_ram_q[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_5_s0 (
    .Q(ch4_wavelatch[5]),
    .D(ch45_ram_q[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_4_s0 (
    .Q(ch4_wavelatch[4]),
    .D(ch45_ram_q[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_3_s0 (
    .Q(ch4_wavelatch[3]),
    .D(ch45_ram_q[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_2_s0 (
    .Q(ch4_wavelatch[2]),
    .D(ch45_ram_q[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_1_s0 (
    .Q(ch4_wavelatch[1]),
    .D(ch45_ram_q[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch4_wavelatch_0_s0 (
    .Q(ch4_wavelatch[0]),
    .D(ch45_ram_q[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n570_4) 
);
  DFFRE ch5_wavelatch_7_s0 (
    .Q(ch5_wavelatch[7]),
    .D(ch45_ram_q[7]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_6_s0 (
    .Q(ch5_wavelatch[6]),
    .D(ch45_ram_q[6]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_5_s0 (
    .Q(ch5_wavelatch[5]),
    .D(ch45_ram_q[5]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_4_s0 (
    .Q(ch5_wavelatch[4]),
    .D(ch45_ram_q[4]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_3_s0 (
    .Q(ch5_wavelatch[3]),
    .D(ch45_ram_q[3]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_2_s0 (
    .Q(ch5_wavelatch[2]),
    .D(ch45_ram_q[2]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_1_s0 (
    .Q(ch5_wavelatch[1]),
    .D(ch45_ram_q[1]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE ch5_wavelatch_0_s0 (
    .Q(ch5_wavelatch[0]),
    .D(ch45_ram_q[0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(n577_4) 
);
  DFFRE test_7_s0 (
    .Q(test[7]),
    .D(db_z_0[7]),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n544_4) 
);
  DFFRE ch45_cntr_2_s2 (
    .Q(ch45_cntr[2]),
    .D(n305_9),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ch45_cntr_2_s2.INIT=1'b0;
  DFFRE ch45_cntr_1_s2 (
    .Q(ch45_cntr[1]),
    .D(n306_9),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ch45_cntr_1_s2.INIT=1'b0;
  DFFRE ch45_cntr_0_s2 (
    .Q(ch45_cntr[0]),
    .D(n307_9),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ch45_cntr_0_s2.INIT=1'b0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ch1_sound[0]),
    .I1(ch2_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ch1_sound[1]),
    .I1(ch2_sound[1]),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ch1_sound[2]),
    .I1(ch2_sound[2]),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ch1_sound[3]),
    .I1(ch2_sound[3]),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ch1_sound[4]),
    .I1(ch2_sound[4]),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ch1_sound[5]),
    .I1(ch2_sound[5]),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ch1_sound[6]),
    .I1(ch2_sound[6]),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_0_COUT),
    .I0(ch1_sound[7]),
    .I1(ch2_sound[7]),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n123_s0 (
    .SUM(n123_3),
    .COUT(n123_4),
    .I0(ch3_sound[0]),
    .I1(ch4_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s0.ALU_MODE=0;
  ALU n122_s0 (
    .SUM(n122_3),
    .COUT(n122_4),
    .I0(ch3_sound[1]),
    .I1(ch4_sound[1]),
    .I3(GND),
    .CIN(n123_4) 
);
defparam n122_s0.ALU_MODE=0;
  ALU n121_s0 (
    .SUM(n121_3),
    .COUT(n121_4),
    .I0(ch3_sound[2]),
    .I1(ch4_sound[2]),
    .I3(GND),
    .CIN(n122_4) 
);
defparam n121_s0.ALU_MODE=0;
  ALU n120_s0 (
    .SUM(n120_3),
    .COUT(n120_4),
    .I0(ch3_sound[3]),
    .I1(ch4_sound[3]),
    .I3(GND),
    .CIN(n121_4) 
);
defparam n120_s0.ALU_MODE=0;
  ALU n119_s0 (
    .SUM(n119_3),
    .COUT(n119_4),
    .I0(ch3_sound[4]),
    .I1(ch4_sound[4]),
    .I3(GND),
    .CIN(n120_4) 
);
defparam n119_s0.ALU_MODE=0;
  ALU n118_s0 (
    .SUM(n118_3),
    .COUT(n118_4),
    .I0(ch3_sound[5]),
    .I1(ch4_sound[5]),
    .I3(GND),
    .CIN(n119_4) 
);
defparam n118_s0.ALU_MODE=0;
  ALU n117_s0 (
    .SUM(n117_3),
    .COUT(n117_4),
    .I0(ch3_sound[6]),
    .I1(ch4_sound[6]),
    .I3(GND),
    .CIN(n118_4) 
);
defparam n117_s0.ALU_MODE=0;
  ALU n116_s0 (
    .SUM(n116_3),
    .COUT(n116_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n117_4) 
);
defparam n116_s0.ALU_MODE=0;
  ALU n115_s0 (
    .SUM(n115_3),
    .COUT(n115_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n116_4) 
);
defparam n115_s0.ALU_MODE=0;
  ALU n114_s0 (
    .SUM(n114_3),
    .COUT(n114_4),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n115_4) 
);
defparam n114_s0.ALU_MODE=0;
  ALU n113_s0 (
    .SUM(n113_3),
    .COUT(n113_1_COUT),
    .I0(ch3_sound[7]),
    .I1(ch4_sound[7]),
    .I3(GND),
    .CIN(n114_4) 
);
defparam n113_s0.ALU_MODE=0;
  ALU n123_s1 (
    .SUM(n123_5),
    .COUT(n123_6),
    .I0(n123_1),
    .I1(n123_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s1.ALU_MODE=0;
  ALU n122_s1 (
    .SUM(n122_5),
    .COUT(n122_6),
    .I0(n122_1),
    .I1(n122_3),
    .I3(GND),
    .CIN(n123_6) 
);
defparam n122_s1.ALU_MODE=0;
  ALU n121_s1 (
    .SUM(n121_5),
    .COUT(n121_6),
    .I0(n121_1),
    .I1(n121_3),
    .I3(GND),
    .CIN(n122_6) 
);
defparam n121_s1.ALU_MODE=0;
  ALU n120_s1 (
    .SUM(n120_5),
    .COUT(n120_6),
    .I0(n120_1),
    .I1(n120_3),
    .I3(GND),
    .CIN(n121_6) 
);
defparam n120_s1.ALU_MODE=0;
  ALU n119_s1 (
    .SUM(n119_5),
    .COUT(n119_6),
    .I0(n119_1),
    .I1(n119_3),
    .I3(GND),
    .CIN(n120_6) 
);
defparam n119_s1.ALU_MODE=0;
  ALU n118_s1 (
    .SUM(n118_5),
    .COUT(n118_6),
    .I0(n118_1),
    .I1(n118_3),
    .I3(GND),
    .CIN(n119_6) 
);
defparam n118_s1.ALU_MODE=0;
  ALU n117_s1 (
    .SUM(n117_5),
    .COUT(n117_6),
    .I0(n117_1),
    .I1(n117_3),
    .I3(GND),
    .CIN(n118_6) 
);
defparam n117_s1.ALU_MODE=0;
  ALU n116_s1 (
    .SUM(n116_5),
    .COUT(n116_6),
    .I0(n116_1),
    .I1(n116_3),
    .I3(GND),
    .CIN(n117_6) 
);
defparam n116_s1.ALU_MODE=0;
  ALU n115_s1 (
    .SUM(n115_5),
    .COUT(n115_6),
    .I0(n115_1),
    .I1(n115_3),
    .I3(GND),
    .CIN(n116_6) 
);
defparam n115_s1.ALU_MODE=0;
  ALU n114_s1 (
    .SUM(n114_5),
    .COUT(n114_6),
    .I0(n114_1),
    .I1(n114_3),
    .I3(GND),
    .CIN(n115_6) 
);
defparam n114_s1.ALU_MODE=0;
  ALU n113_s1 (
    .SUM(n113_5),
    .COUT(n113_2_COUT),
    .I0(n113_1),
    .I1(n113_3),
    .I3(GND),
    .CIN(n114_6) 
);
defparam n113_s1.ALU_MODE=0;
  ALU n123_s2 (
    .SUM(n123_7),
    .COUT(n123_8),
    .I0(n123_5),
    .I1(ch5_sound[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n123_s2.ALU_MODE=0;
  ALU n122_s2 (
    .SUM(n122_7),
    .COUT(n122_8),
    .I0(n122_5),
    .I1(ch5_sound[1]),
    .I3(GND),
    .CIN(n123_8) 
);
defparam n122_s2.ALU_MODE=0;
  ALU n121_s2 (
    .SUM(n121_7),
    .COUT(n121_8),
    .I0(n121_5),
    .I1(ch5_sound[2]),
    .I3(GND),
    .CIN(n122_8) 
);
defparam n121_s2.ALU_MODE=0;
  ALU n120_s2 (
    .SUM(n120_7),
    .COUT(n120_8),
    .I0(n120_5),
    .I1(ch5_sound[3]),
    .I3(GND),
    .CIN(n121_8) 
);
defparam n120_s2.ALU_MODE=0;
  ALU n119_s2 (
    .SUM(n119_7),
    .COUT(n119_8),
    .I0(n119_5),
    .I1(ch5_sound[4]),
    .I3(GND),
    .CIN(n120_8) 
);
defparam n119_s2.ALU_MODE=0;
  ALU n118_s2 (
    .SUM(n118_7),
    .COUT(n118_8),
    .I0(n118_5),
    .I1(ch5_sound[5]),
    .I3(GND),
    .CIN(n119_8) 
);
defparam n118_s2.ALU_MODE=0;
  ALU n117_s2 (
    .SUM(n117_7),
    .COUT(n117_8),
    .I0(n117_5),
    .I1(ch5_sound[6]),
    .I3(GND),
    .CIN(n118_8) 
);
defparam n117_s2.ALU_MODE=0;
  ALU n116_s2 (
    .SUM(n116_7),
    .COUT(n116_8),
    .I0(n116_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n117_8) 
);
defparam n116_s2.ALU_MODE=0;
  ALU n115_s2 (
    .SUM(n115_7),
    .COUT(n115_8),
    .I0(n115_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n116_8) 
);
defparam n115_s2.ALU_MODE=0;
  ALU n114_s2 (
    .SUM(n114_7),
    .COUT(n114_8),
    .I0(n114_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n115_8) 
);
defparam n114_s2.ALU_MODE=0;
  ALU n113_s2 (
    .SUM(n113_7),
    .COUT(n113_3_COUT),
    .I0(n113_5),
    .I1(ch5_sound[7]),
    .I3(GND),
    .CIN(n114_8) 
);
defparam n113_s2.ALU_MODE=0;
  INV n316_s2 (
    .O(n316_5),
    .I(ch45_sr[1]) 
);
  IKASCC_player_memory_s u_mem_ch1 (
    .n163_7(n163_7),
    .bus_rdata_5_4(bus_rdata_5_4),
    .bus_write(bus_write),
    .clk_14m_d(clk_14m_d),
    .bus_wdata(bus_wdata[7:0]),
    .ch1_ram_addr(ch1_ram_addr[4:0]),
    .bus_address_0(bus_address_0),
    .bus_address_2(bus_address_2),
    .bus_address_3(bus_address_3),
    .bus_address_4(bus_address_4),
    .cyccntr(cyccntr[0]),
    .intcntr(intcntr[0]),
    .test(test[6]),
    .wavetable_ram_502(wavetable_ram_502),
    .wavetable_ram_507(wavetable_ram_507),
    .wavetable_ram_508(wavetable_ram_508),
    .wavetable_ram_509(wavetable_ram_509),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .o_RAM_Q_7_51(o_RAM_Q_7_51),
    .n14_6(n14_6),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_7 ,\ramstyle_block.wavedata_cpu_6 ,\ramstyle_block.wavedata_cpu_5 ,\ramstyle_block.wavedata_cpu_0 [4:3],\ramstyle_block.wavedata_cpu_2 ,\ramstyle_block.wavedata_cpu_1 ,\ramstyle_block.wavedata_cpu_0 [0]})
);
  IKASCC_player_control_s u_ctrl_ch1 (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .n40_5(n40_5),
    .write_4(write_4),
    .ff_enable(ff_enable),
    .n163_7(n163_7),
    .o_RAM_Q_7_48(o_RAM_Q_7_48),
    .o_RAM_Q_7_49(o_RAM_Q_7_49),
    .o_RAM_Q_7_50(o_RAM_Q_7_50),
    .o_RAM_Q_7_51(o_RAM_Q_7_51),
    .n544_6(n544_6),
    .bus_rdata_5_9(bus_rdata_5_9),
    .bus_write(bus_write),
    .n271_6(n271_6),
    .audio_mclk_d(audio_mclk_d),
    .bus_wdata(bus_wdata[7:6]),
    .db_z(db_z[5:0]),
    .bus_address_0(bus_address_0),
    .bus_address_1(bus_address_1),
    .bus_address_2(bus_address_2),
    .bus_address_3(bus_address_3),
    .bus_address_5(bus_address_5),
    .bus_address_6(bus_address_6),
    .bus_address_7(bus_address_7),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_7 ,\ramstyle_block.wavedata_cpu_6 ,\ramstyle_block.wavedata_cpu_5 ,\ramstyle_block.wavedata_cpu_0 [4:3],\ramstyle_block.wavedata_cpu_2 ,\ramstyle_block.wavedata_cpu_1 ,\ramstyle_block.wavedata_cpu_0 [0]}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .n527_3(n527_3),
    .n502_5(n502_5),
    .n518_5(n518_5),
    .n502_6(n502_6),
    .n518_6(n518_6),
    .freq_changed_6(freq_changed_6),
    .n490_9(n490_9),
    .n25_6(n25_6),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch1_sound(ch1_sound[7:0]),
    .cyccntr(cyccntr[0]),
    .intcntr(intcntr[4:0])
);
  IKASCC_player_memory_s_0 u_mem_ch2 (
    .n14_6(n14_6),
    .n207_6(n207_6),
    .wavetable_ram_502(wavetable_ram_502),
    .wavetable_ram_507(wavetable_ram_507),
    .wavetable_ram_508(wavetable_ram_508),
    .wavetable_ram_509(wavetable_ram_509),
    .ch2_ram_addr_4_5(ch2_ram_addr_4_5),
    .bus_write(bus_write),
    .bus_wdata(bus_wdata[7:0]),
    .ch2_ram_addr(ch2_ram_addr[4:0]),
    .bus_address_0(bus_address_0),
    .bus_address_2(bus_address_2),
    .cyccntr(cyccntr_0[0]),
    .intcntr(intcntr_0[0]),
    .test(test[6]),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_78),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_79),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_80),
    .o_RAM_Q_7_51(o_RAM_Q_7_51_81),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_43 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2_44 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5_45 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6_46 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7_47 ),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_7_53 ,\ramstyle_block.wavedata_cpu_6_52 ,\ramstyle_block.wavedata_cpu_5_51 ,\ramstyle_block.wavedata_cpu_3 [4:3],\ramstyle_block.wavedata_cpu_2_50 ,\ramstyle_block.wavedata_cpu_1_49 ,\ramstyle_block.wavedata_cpu_3 [0]})
);
  IKASCC_player_control_s_0 u_ctrl_ch2 (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .n40_5(n40_5),
    .n527_3(n527_3),
    .write_4(write_4_41),
    .n490_9(n490_9),
    .n518_5(n518_5),
    .ff_enable(ff_enable),
    .n207_6(n207_6),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_78),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_79),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_80),
    .o_RAM_Q_7_51(o_RAM_Q_7_51_81),
    .n518_6(n518_6),
    .freq_changed_6(freq_changed_6),
    .n25_6(n25_6),
    .n502_6(n502_6),
    .audio_mclk_d(audio_mclk_d),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .bus_address({bus_address_3,bus_address_2,bus_address_1,bus_address_0}),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_7_53 ,\ramstyle_block.wavedata_cpu_6_52 ,\ramstyle_block.wavedata_cpu_5_51 ,\ramstyle_block.wavedata_cpu_3 [4:3],\ramstyle_block.wavedata_cpu_2_50 ,\ramstyle_block.wavedata_cpu_1_49 ,\ramstyle_block.wavedata_cpu_3 [0]}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ch2_sound(ch2_sound[7:0]),
    .cyccntr(cyccntr_0[0]),
    .intcntr(intcntr_0[4:0])
);
  IKASCC_player_memory_s_1 u_mem_ch3 (
    .n14_6(n14_6),
    .n251_6(n251_6),
    .ch3_ram_addr_4_5(ch3_ram_addr_4_5),
    .bus_write(bus_write),
    .bus_wdata(bus_wdata[7:0]),
    .ch3_ram_addr(ch3_ram_addr[4:0]),
    .cyccntr(cyccntr_1[0]),
    .bus_address({bus_address_4,bus_address_3}),
    .test(test[6]),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_82),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_83),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_84),
    .o_RAM_Q_7_51(o_RAM_Q_7_51_85),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_55 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2_56 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5_57 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6_58 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7_59 ),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_7_65 ,\ramstyle_block.wavedata_cpu_6_64 ,\ramstyle_block.wavedata_cpu_5_63 ,\ramstyle_block.wavedata_cpu_4 [4:3],\ramstyle_block.wavedata_cpu_2_62 ,\ramstyle_block.wavedata_cpu_1_61 ,\ramstyle_block.wavedata_cpu_4 [0]})
);
  IKASCC_player_control_s_1 u_ctrl_ch3 (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .n40_5(n40_5),
    .n527_3(n527_3),
    .ff_enable(ff_enable),
    .n502_5(n502_5),
    .n251_6(n251_6),
    .o_RAM_Q_7_48(o_RAM_Q_7_48_82),
    .o_RAM_Q_7_49(o_RAM_Q_7_49_83),
    .o_RAM_Q_7_50(o_RAM_Q_7_50_84),
    .o_RAM_Q_7_51(o_RAM_Q_7_51_85),
    .n518_6(n518_6),
    .n502_6(n502_6),
    .freq_changed_6(freq_changed_6),
    .n490_9(n490_9),
    .n25_6(n25_6),
    .audio_mclk_d(audio_mclk_d),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .bus_address({bus_address_3,bus_address_2,bus_address_1}),
    .\ramstyle_block.wavedata_cpu ({\ramstyle_block.wavedata_cpu_7_65 ,\ramstyle_block.wavedata_cpu_6_64 ,\ramstyle_block.wavedata_cpu_5_63 ,\ramstyle_block.wavedata_cpu_4 [4:3],\ramstyle_block.wavedata_cpu_2_62 ,\ramstyle_block.wavedata_cpu_1_61 ,\ramstyle_block.wavedata_cpu_4 [0]}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ch3_sound(ch3_sound[7:0]),
    .cyccntr(cyccntr_1[0]),
    .intcntr(intcntr_1[4:0])
);
  IKASCC_player_memory_s_2 u_mem_ch45 (
    .n14_6(n14_6),
    .n396_7(n396_7),
    .n163_5(n163_5),
    .n396_5(n396_5),
    .bus_write(bus_write),
    .bus_wdata(bus_wdata[7:0]),
    .ch45_ram_addr(ch45_ram_addr[4:0]),
    .bus_address({bus_address_4,bus_address_3,bus_address_2}),
    .test(test[7:6]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1_67 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2_68 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5_69 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6_70 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7_71 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1_73 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2_74 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5_75 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6_76 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7_77 ),
    .ch45_ram_q(ch45_ram_q[7:0])
);
  IKASCC_player_control_s_2 u_ctrl_ch4 (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .n40_5(n40_5),
    .n527_3(n527_3),
    .n490_9(n490_9),
    .n518_5(n518_5),
    .ff_enable(ff_enable),
    .freq_changed_6(freq_changed_6),
    .n25_6(n25_6),
    .n502_6(n502_6),
    .n518_6(n518_6),
    .audio_mclk_d(audio_mclk_d),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch4_wavelatch(ch4_wavelatch[7:0]),
    .bus_address({bus_address_3,bus_address_2,bus_address_1,bus_address_0}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ch4_sound(ch4_sound[7:0]),
    .intcntr(intcntr_2[4:0])
);
  IKASCC_player_control_s_3 u_ctrl_ch5 (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .n40_5(n40_5),
    .n527_3(n527_3),
    .n502_5(n502_5),
    .ff_enable(ff_enable),
    .n518_6(n518_6),
    .freq_changed_6(freq_changed_6),
    .n490_9(n490_9),
    .n25_6(n25_6),
    .n502_6(n502_6),
    .audio_mclk_d(audio_mclk_d),
    .db_z(db_z[5:0]),
    .i_DB_Z(i_DB_Z[7:6]),
    .ch5_wavelatch(ch5_wavelatch[7:0]),
    .bus_address({bus_address_3,bus_address_2,bus_address_1}),
    .test_0(test_0[0]),
    .test_1(test_0[1]),
    .test_5(test_0[5]),
    .ch5_sound(ch5_sound[7:0]),
    .intcntr(intcntr_3[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC_player_s */
module IKASCC (
  clk_14m_d,
  cenop_29,
  bus_memreq,
  w_bus_ssg_ready1,
  bus_write,
  n40_5,
  ff_enable,
  audio_mclk_d,
  bus_rdata_5_4,
  bus_rdata_5_9,
  bus_rdata_5_15,
  write_4,
  write_4_86,
  bus_wdata,
  bus_address_0,
  bus_address_1,
  bus_address_2,
  bus_address_3,
  bus_address_4,
  bus_address_5,
  bus_address_6,
  bus_address_7,
  bus_address_11,
  bus_address_12,
  bus_address_13,
  bus_address_14,
  bus_address_15,
  n544_6,
  n163_5,
  ch2_ram_addr_4_5,
  ch3_ram_addr_4_5,
  n396_5,
  n251_6,
  bankreg2,
  test,
  w_scc_out,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_1_88 ,
  \ramstyle_block.wavedata_ram_2_89 ,
  \ramstyle_block.wavedata_ram_5_90 ,
  \ramstyle_block.wavedata_ram_6_91 ,
  \ramstyle_block.wavedata_ram_7_92 ,
  \ramstyle_block.wavedata_cpu_1_94 ,
  \ramstyle_block.wavedata_cpu_2_95 ,
  \ramstyle_block.wavedata_cpu_5_96 ,
  \ramstyle_block.wavedata_cpu_6_97 ,
  \ramstyle_block.wavedata_cpu_7_98 ,
  \ramstyle_block.wavedata_ram_1_100 ,
  \ramstyle_block.wavedata_ram_2_101 ,
  \ramstyle_block.wavedata_ram_5_102 ,
  \ramstyle_block.wavedata_ram_6_103 ,
  \ramstyle_block.wavedata_ram_7_104 ,
  \ramstyle_block.wavedata_cpu_1_106 ,
  \ramstyle_block.wavedata_cpu_2_107 ,
  \ramstyle_block.wavedata_cpu_5_108 ,
  \ramstyle_block.wavedata_cpu_6_109 ,
  \ramstyle_block.wavedata_cpu_7_110 ,
  \ramstyle_block.wavedata_ram_1_112 ,
  \ramstyle_block.wavedata_ram_2_113 ,
  \ramstyle_block.wavedata_ram_5_114 ,
  \ramstyle_block.wavedata_ram_6_115 ,
  \ramstyle_block.wavedata_ram_7_116 ,
  \ramstyle_block.wavedata_cpu_1_118 ,
  \ramstyle_block.wavedata_cpu_2_119 ,
  \ramstyle_block.wavedata_cpu_5_120 ,
  \ramstyle_block.wavedata_cpu_6_121 ,
  \ramstyle_block.wavedata_cpu_7_122 
)
;
input clk_14m_d;
input cenop_29;
input bus_memreq;
input w_bus_ssg_ready1;
input bus_write;
input n40_5;
input ff_enable;
input audio_mclk_d;
input bus_rdata_5_4;
input bus_rdata_5_9;
input bus_rdata_5_15;
input write_4;
input write_4_86;
input [7:0] bus_wdata;
input bus_address_0;
input bus_address_1;
input bus_address_2;
input bus_address_3;
input bus_address_4;
input bus_address_5;
input bus_address_6;
input bus_address_7;
input bus_address_11;
input bus_address_12;
input bus_address_13;
input bus_address_14;
input bus_address_15;
output n544_6;
output n163_5;
output ch2_ram_addr_4_5;
output ch3_ram_addr_4_5;
output n396_5;
output n251_6;
output [5:3] bankreg2;
output [7:6] test;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output \ramstyle_block.wavedata_ram_1_88 ;
output \ramstyle_block.wavedata_ram_2_89 ;
output \ramstyle_block.wavedata_ram_5_90 ;
output \ramstyle_block.wavedata_ram_6_91 ;
output \ramstyle_block.wavedata_ram_7_92 ;
output \ramstyle_block.wavedata_cpu_1_94 ;
output \ramstyle_block.wavedata_cpu_2_95 ;
output \ramstyle_block.wavedata_cpu_5_96 ;
output \ramstyle_block.wavedata_cpu_6_97 ;
output \ramstyle_block.wavedata_cpu_7_98 ;
output \ramstyle_block.wavedata_ram_1_100 ;
output \ramstyle_block.wavedata_ram_2_101 ;
output \ramstyle_block.wavedata_ram_5_102 ;
output \ramstyle_block.wavedata_ram_6_103 ;
output \ramstyle_block.wavedata_ram_7_104 ;
output \ramstyle_block.wavedata_cpu_1_106 ;
output \ramstyle_block.wavedata_cpu_2_107 ;
output \ramstyle_block.wavedata_cpu_5_108 ;
output \ramstyle_block.wavedata_cpu_6_109 ;
output \ramstyle_block.wavedata_cpu_7_110 ;
output \ramstyle_block.wavedata_ram_1_112 ;
output \ramstyle_block.wavedata_ram_2_113 ;
output \ramstyle_block.wavedata_ram_5_114 ;
output \ramstyle_block.wavedata_ram_6_115 ;
output \ramstyle_block.wavedata_ram_7_116 ;
output \ramstyle_block.wavedata_cpu_1_118 ;
output \ramstyle_block.wavedata_cpu_2_119 ;
output \ramstyle_block.wavedata_cpu_5_120 ;
output \ramstyle_block.wavedata_cpu_6_121 ;
output \ramstyle_block.wavedata_cpu_7_122 ;
wire n9_4;
wire n271_6;
wire [1:0] \IKASCC_SYNC_MODE.wr_syncchain ;
wire [5:0] db_z;
wire [2:0] bankreg2_0;
wire VCC;
wire GND;
  LUT3 n9_s1 (
    .F(n9_4),
    .I0(bus_memreq),
    .I1(w_bus_ssg_ready1),
    .I2(bus_write) 
);
defparam n9_s1.INIT=8'h8F;
  DFFRE \IKASCC_SYNC_MODE.wr_syncchain_1_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [1]),
    .D(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  DFFRE \IKASCC_SYNC_MODE.wr_syncchain_0_s0  (
    .Q(\IKASCC_SYNC_MODE.wr_syncchain [0]),
    .D(n9_4),
    .CLK(clk_14m_d),
    .RESET(GND),
    .CE(cenop_29) 
);
  IKASCC_vrc_s \IKASCC_SYNC_MODE.u_vrc_s_main  (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .n40_5(n40_5),
    .ff_enable(ff_enable),
    .bus_wdata(bus_wdata[5:0]),
    .bus_address({bus_address_15,bus_address_14,bus_address_13,bus_address_12,bus_address_11}),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .n271_6(n271_6),
    .db_z(db_z[5:0]),
    .bankreg2({bankreg2[5:3],bankreg2_0[2:0]})
);
  IKASCC_player_s \IKASCC_SYNC_MODE.u_player_main  (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .cenop_29(cenop_29),
    .ff_enable(ff_enable),
    .audio_mclk_d(audio_mclk_d),
    .bus_rdata_5_4(bus_rdata_5_4),
    .bus_rdata_5_9(bus_rdata_5_9),
    .n271_6(n271_6),
    .bus_write(bus_write),
    .bus_rdata_5_15(bus_rdata_5_15),
    .write_4(write_4),
    .write_4_41(write_4_86),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address_0(bus_address_0),
    .bus_address_1(bus_address_1),
    .bus_address_2(bus_address_2),
    .bus_address_3(bus_address_3),
    .bus_address_4(bus_address_4),
    .bus_address_5(bus_address_5),
    .bus_address_6(bus_address_6),
    .bus_address_7(bus_address_7),
    .bus_address_11(bus_address_11),
    .bus_address_12(bus_address_12),
    .bus_address_13(bus_address_13),
    .bus_address_14(bus_address_14),
    .bus_address_15(bus_address_15),
    .bankreg2(bankreg2_0[2:0]),
    .db_z(db_z[5:0]),
    .\IKASCC_SYNC_MODE.wr_syncchain (\IKASCC_SYNC_MODE.wr_syncchain [1:0]),
    .n544_6(n544_6),
    .n163_5(n163_5),
    .ch2_ram_addr_4_5(ch2_ram_addr_4_5),
    .ch3_ram_addr_4_5(ch3_ram_addr_4_5),
    .n396_5(n396_5),
    .n251_6(n251_6),
    .test(test[7:6]),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 ),
    .\ramstyle_block.wavedata_ram_1_43 (\ramstyle_block.wavedata_ram_1_88 ),
    .\ramstyle_block.wavedata_ram_2_44 (\ramstyle_block.wavedata_ram_2_89 ),
    .\ramstyle_block.wavedata_ram_5_45 (\ramstyle_block.wavedata_ram_5_90 ),
    .\ramstyle_block.wavedata_ram_6_46 (\ramstyle_block.wavedata_ram_6_91 ),
    .\ramstyle_block.wavedata_ram_7_47 (\ramstyle_block.wavedata_ram_7_92 ),
    .\ramstyle_block.wavedata_cpu_1_49 (\ramstyle_block.wavedata_cpu_1_94 ),
    .\ramstyle_block.wavedata_cpu_2_50 (\ramstyle_block.wavedata_cpu_2_95 ),
    .\ramstyle_block.wavedata_cpu_5_51 (\ramstyle_block.wavedata_cpu_5_96 ),
    .\ramstyle_block.wavedata_cpu_6_52 (\ramstyle_block.wavedata_cpu_6_97 ),
    .\ramstyle_block.wavedata_cpu_7_53 (\ramstyle_block.wavedata_cpu_7_98 ),
    .\ramstyle_block.wavedata_ram_1_55 (\ramstyle_block.wavedata_ram_1_100 ),
    .\ramstyle_block.wavedata_ram_2_56 (\ramstyle_block.wavedata_ram_2_101 ),
    .\ramstyle_block.wavedata_ram_5_57 (\ramstyle_block.wavedata_ram_5_102 ),
    .\ramstyle_block.wavedata_ram_6_58 (\ramstyle_block.wavedata_ram_6_103 ),
    .\ramstyle_block.wavedata_ram_7_59 (\ramstyle_block.wavedata_ram_7_104 ),
    .\ramstyle_block.wavedata_cpu_1_61 (\ramstyle_block.wavedata_cpu_1_106 ),
    .\ramstyle_block.wavedata_cpu_2_62 (\ramstyle_block.wavedata_cpu_2_107 ),
    .\ramstyle_block.wavedata_cpu_5_63 (\ramstyle_block.wavedata_cpu_5_108 ),
    .\ramstyle_block.wavedata_cpu_6_64 (\ramstyle_block.wavedata_cpu_6_109 ),
    .\ramstyle_block.wavedata_cpu_7_65 (\ramstyle_block.wavedata_cpu_7_110 ),
    .\ramstyle_block.wavedata_ram_1_67 (\ramstyle_block.wavedata_ram_1_112 ),
    .\ramstyle_block.wavedata_ram_2_68 (\ramstyle_block.wavedata_ram_2_113 ),
    .\ramstyle_block.wavedata_ram_5_69 (\ramstyle_block.wavedata_ram_5_114 ),
    .\ramstyle_block.wavedata_ram_6_70 (\ramstyle_block.wavedata_ram_6_115 ),
    .\ramstyle_block.wavedata_ram_7_71 (\ramstyle_block.wavedata_ram_7_116 ),
    .\ramstyle_block.wavedata_cpu_1_73 (\ramstyle_block.wavedata_cpu_1_118 ),
    .\ramstyle_block.wavedata_cpu_2_74 (\ramstyle_block.wavedata_cpu_2_119 ),
    .\ramstyle_block.wavedata_cpu_5_75 (\ramstyle_block.wavedata_cpu_5_120 ),
    .\ramstyle_block.wavedata_cpu_6_76 (\ramstyle_block.wavedata_cpu_6_121 ),
    .\ramstyle_block.wavedata_cpu_7_77 (\ramstyle_block.wavedata_cpu_7_122 )
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKASCC */
module scc (
  clk_14m_d,
  cenop_29,
  bus_memreq,
  w_bus_ssg_ready1,
  bus_write,
  n40_5,
  ff_enable,
  audio_mclk_d,
  bus_rdata_5_4,
  bus_rdata_5_9,
  bus_rdata_5_15,
  write_4,
  write_4_123,
  bus_wdata,
  bus_address_0,
  bus_address_1,
  bus_address_2,
  bus_address_3,
  bus_address_4,
  bus_address_5,
  bus_address_6,
  bus_address_7,
  bus_address_11,
  bus_address_12,
  bus_address_13,
  bus_address_14,
  bus_address_15,
  n544_6,
  n163_5,
  ch2_ram_addr_4_5,
  ch3_ram_addr_4_5,
  n396_5,
  n251_6,
  bankreg2,
  test,
  w_scc_out,
  \ramstyle_block.wavedata_ram_1 ,
  \ramstyle_block.wavedata_ram_2 ,
  \ramstyle_block.wavedata_ram_5 ,
  \ramstyle_block.wavedata_ram_6 ,
  \ramstyle_block.wavedata_ram_7 ,
  \ramstyle_block.wavedata_cpu_1 ,
  \ramstyle_block.wavedata_cpu_2 ,
  \ramstyle_block.wavedata_cpu_5 ,
  \ramstyle_block.wavedata_cpu_6 ,
  \ramstyle_block.wavedata_cpu_7 ,
  \ramstyle_block.wavedata_ram_1_125 ,
  \ramstyle_block.wavedata_ram_2_126 ,
  \ramstyle_block.wavedata_ram_5_127 ,
  \ramstyle_block.wavedata_ram_6_128 ,
  \ramstyle_block.wavedata_ram_7_129 ,
  \ramstyle_block.wavedata_cpu_1_131 ,
  \ramstyle_block.wavedata_cpu_2_132 ,
  \ramstyle_block.wavedata_cpu_5_133 ,
  \ramstyle_block.wavedata_cpu_6_134 ,
  \ramstyle_block.wavedata_cpu_7_135 ,
  \ramstyle_block.wavedata_ram_1_137 ,
  \ramstyle_block.wavedata_ram_2_138 ,
  \ramstyle_block.wavedata_ram_5_139 ,
  \ramstyle_block.wavedata_ram_6_140 ,
  \ramstyle_block.wavedata_ram_7_141 ,
  \ramstyle_block.wavedata_cpu_1_143 ,
  \ramstyle_block.wavedata_cpu_2_144 ,
  \ramstyle_block.wavedata_cpu_5_145 ,
  \ramstyle_block.wavedata_cpu_6_146 ,
  \ramstyle_block.wavedata_cpu_7_147 ,
  \ramstyle_block.wavedata_ram_1_149 ,
  \ramstyle_block.wavedata_ram_2_150 ,
  \ramstyle_block.wavedata_ram_5_151 ,
  \ramstyle_block.wavedata_ram_6_152 ,
  \ramstyle_block.wavedata_ram_7_153 ,
  \ramstyle_block.wavedata_cpu_1_155 ,
  \ramstyle_block.wavedata_cpu_2_156 ,
  \ramstyle_block.wavedata_cpu_5_157 ,
  \ramstyle_block.wavedata_cpu_6_158 ,
  \ramstyle_block.wavedata_cpu_7_159 
)
;
input clk_14m_d;
input cenop_29;
input bus_memreq;
input w_bus_ssg_ready1;
input bus_write;
input n40_5;
input ff_enable;
input audio_mclk_d;
input bus_rdata_5_4;
input bus_rdata_5_9;
input bus_rdata_5_15;
input write_4;
input write_4_123;
input [7:0] bus_wdata;
input bus_address_0;
input bus_address_1;
input bus_address_2;
input bus_address_3;
input bus_address_4;
input bus_address_5;
input bus_address_6;
input bus_address_7;
input bus_address_11;
input bus_address_12;
input bus_address_13;
input bus_address_14;
input bus_address_15;
output n544_6;
output n163_5;
output ch2_ram_addr_4_5;
output ch3_ram_addr_4_5;
output n396_5;
output n251_6;
output [5:3] bankreg2;
output [7:6] test;
output [10:0] w_scc_out;
output \ramstyle_block.wavedata_ram_1 ;
output \ramstyle_block.wavedata_ram_2 ;
output \ramstyle_block.wavedata_ram_5 ;
output \ramstyle_block.wavedata_ram_6 ;
output \ramstyle_block.wavedata_ram_7 ;
output \ramstyle_block.wavedata_cpu_1 ;
output \ramstyle_block.wavedata_cpu_2 ;
output \ramstyle_block.wavedata_cpu_5 ;
output \ramstyle_block.wavedata_cpu_6 ;
output \ramstyle_block.wavedata_cpu_7 ;
output \ramstyle_block.wavedata_ram_1_125 ;
output \ramstyle_block.wavedata_ram_2_126 ;
output \ramstyle_block.wavedata_ram_5_127 ;
output \ramstyle_block.wavedata_ram_6_128 ;
output \ramstyle_block.wavedata_ram_7_129 ;
output \ramstyle_block.wavedata_cpu_1_131 ;
output \ramstyle_block.wavedata_cpu_2_132 ;
output \ramstyle_block.wavedata_cpu_5_133 ;
output \ramstyle_block.wavedata_cpu_6_134 ;
output \ramstyle_block.wavedata_cpu_7_135 ;
output \ramstyle_block.wavedata_ram_1_137 ;
output \ramstyle_block.wavedata_ram_2_138 ;
output \ramstyle_block.wavedata_ram_5_139 ;
output \ramstyle_block.wavedata_ram_6_140 ;
output \ramstyle_block.wavedata_ram_7_141 ;
output \ramstyle_block.wavedata_cpu_1_143 ;
output \ramstyle_block.wavedata_cpu_2_144 ;
output \ramstyle_block.wavedata_cpu_5_145 ;
output \ramstyle_block.wavedata_cpu_6_146 ;
output \ramstyle_block.wavedata_cpu_7_147 ;
output \ramstyle_block.wavedata_ram_1_149 ;
output \ramstyle_block.wavedata_ram_2_150 ;
output \ramstyle_block.wavedata_ram_5_151 ;
output \ramstyle_block.wavedata_ram_6_152 ;
output \ramstyle_block.wavedata_ram_7_153 ;
output \ramstyle_block.wavedata_cpu_1_155 ;
output \ramstyle_block.wavedata_cpu_2_156 ;
output \ramstyle_block.wavedata_cpu_5_157 ;
output \ramstyle_block.wavedata_cpu_6_158 ;
output \ramstyle_block.wavedata_cpu_7_159 ;
wire VCC;
wire GND;
  IKASCC u_ikascc (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .bus_memreq(bus_memreq),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .n40_5(n40_5),
    .ff_enable(ff_enable),
    .audio_mclk_d(audio_mclk_d),
    .bus_rdata_5_4(bus_rdata_5_4),
    .bus_rdata_5_9(bus_rdata_5_9),
    .bus_rdata_5_15(bus_rdata_5_15),
    .write_4(write_4),
    .write_4_86(write_4_123),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address_0(bus_address_0),
    .bus_address_1(bus_address_1),
    .bus_address_2(bus_address_2),
    .bus_address_3(bus_address_3),
    .bus_address_4(bus_address_4),
    .bus_address_5(bus_address_5),
    .bus_address_6(bus_address_6),
    .bus_address_7(bus_address_7),
    .bus_address_11(bus_address_11),
    .bus_address_12(bus_address_12),
    .bus_address_13(bus_address_13),
    .bus_address_14(bus_address_14),
    .bus_address_15(bus_address_15),
    .n544_6(n544_6),
    .n163_5(n163_5),
    .ch2_ram_addr_4_5(ch2_ram_addr_4_5),
    .ch3_ram_addr_4_5(ch3_ram_addr_4_5),
    .n396_5(n396_5),
    .n251_6(n251_6),
    .bankreg2(bankreg2[5:3]),
    .test(test[7:6]),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram_1 ),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram_2 ),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram_5 ),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram_6 ),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram_7 ),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu_1 ),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu_2 ),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu_5 ),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu_6 ),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu_7 ),
    .\ramstyle_block.wavedata_ram_1_88 (\ramstyle_block.wavedata_ram_1_125 ),
    .\ramstyle_block.wavedata_ram_2_89 (\ramstyle_block.wavedata_ram_2_126 ),
    .\ramstyle_block.wavedata_ram_5_90 (\ramstyle_block.wavedata_ram_5_127 ),
    .\ramstyle_block.wavedata_ram_6_91 (\ramstyle_block.wavedata_ram_6_128 ),
    .\ramstyle_block.wavedata_ram_7_92 (\ramstyle_block.wavedata_ram_7_129 ),
    .\ramstyle_block.wavedata_cpu_1_94 (\ramstyle_block.wavedata_cpu_1_131 ),
    .\ramstyle_block.wavedata_cpu_2_95 (\ramstyle_block.wavedata_cpu_2_132 ),
    .\ramstyle_block.wavedata_cpu_5_96 (\ramstyle_block.wavedata_cpu_5_133 ),
    .\ramstyle_block.wavedata_cpu_6_97 (\ramstyle_block.wavedata_cpu_6_134 ),
    .\ramstyle_block.wavedata_cpu_7_98 (\ramstyle_block.wavedata_cpu_7_135 ),
    .\ramstyle_block.wavedata_ram_1_100 (\ramstyle_block.wavedata_ram_1_137 ),
    .\ramstyle_block.wavedata_ram_2_101 (\ramstyle_block.wavedata_ram_2_138 ),
    .\ramstyle_block.wavedata_ram_5_102 (\ramstyle_block.wavedata_ram_5_139 ),
    .\ramstyle_block.wavedata_ram_6_103 (\ramstyle_block.wavedata_ram_6_140 ),
    .\ramstyle_block.wavedata_ram_7_104 (\ramstyle_block.wavedata_ram_7_141 ),
    .\ramstyle_block.wavedata_cpu_1_106 (\ramstyle_block.wavedata_cpu_1_143 ),
    .\ramstyle_block.wavedata_cpu_2_107 (\ramstyle_block.wavedata_cpu_2_144 ),
    .\ramstyle_block.wavedata_cpu_5_108 (\ramstyle_block.wavedata_cpu_5_145 ),
    .\ramstyle_block.wavedata_cpu_6_109 (\ramstyle_block.wavedata_cpu_6_146 ),
    .\ramstyle_block.wavedata_cpu_7_110 (\ramstyle_block.wavedata_cpu_7_147 ),
    .\ramstyle_block.wavedata_ram_1_112 (\ramstyle_block.wavedata_ram_1_149 ),
    .\ramstyle_block.wavedata_ram_2_113 (\ramstyle_block.wavedata_ram_2_150 ),
    .\ramstyle_block.wavedata_ram_5_114 (\ramstyle_block.wavedata_ram_5_151 ),
    .\ramstyle_block.wavedata_ram_6_115 (\ramstyle_block.wavedata_ram_6_152 ),
    .\ramstyle_block.wavedata_ram_7_116 (\ramstyle_block.wavedata_ram_7_153 ),
    .\ramstyle_block.wavedata_cpu_1_118 (\ramstyle_block.wavedata_cpu_1_155 ),
    .\ramstyle_block.wavedata_cpu_2_119 (\ramstyle_block.wavedata_cpu_2_156 ),
    .\ramstyle_block.wavedata_cpu_5_120 (\ramstyle_block.wavedata_cpu_5_157 ),
    .\ramstyle_block.wavedata_cpu_6_121 (\ramstyle_block.wavedata_cpu_6_158 ),
    .\ramstyle_block.wavedata_cpu_7_122 (\ramstyle_block.wavedata_cpu_7_159 )
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* scc */
module i2s_audio (
  clk_14m_d,
  n40_5,
  audio_mclk_d,
  n344_9,
  w_sound_out_14_2,
  w_sound_out,
  audio_sdata_d,
  audio_bclk_d,
  audio_lrclk_d
)
;
input clk_14m_d;
input n40_5;
input audio_mclk_d;
input n344_9;
input w_sound_out_14_2;
input [14:0] w_sound_out;
output audio_sdata_d;
output audio_bclk_d;
output audio_lrclk_d;
wire n53_3;
wire n193_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_6;
wire n25_4;
wire n24_4;
wire n80_4;
wire n79_4;
wire n78_4;
wire n53_4;
wire n193_4;
wire n98_4;
wire n96_5;
wire n190_6;
wire n42_7;
wire n98_7;
wire n98_8;
wire ff_clk_en;
wire ff_lrclk;
wire ff_bclk;
wire n55_5;
wire n26_6;
wire n81_6;
wire [2:0] ff_divider;
wire [3:0] ff_bit_count;
wire [14:0] ff_shift_reg;
wire VCC;
wire GND;
  LUT4 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(ff_bit_count[0]),
    .I2(ff_bit_count[1]),
    .I3(n96_5) 
);
defparam n53_s0.INIT=16'h8000;
  LUT2 audio_bclk_d_s (
    .F(audio_bclk_d),
    .I0(ff_bclk),
    .I1(ff_clk_en) 
);
defparam audio_bclk_d_s.INIT=4'h8;
  LUT2 audio_lrclk_d_s (
    .F(audio_lrclk_d),
    .I0(ff_lrclk),
    .I1(ff_clk_en) 
);
defparam audio_lrclk_d_s.INIT=4'h8;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_bit_count[0]),
    .I1(n193_4),
    .I2(ff_bit_count[1]),
    .I3(n96_5) 
);
defparam n193_s0.INIT=16'h4000;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(w_sound_out[14]),
    .I1(ff_shift_reg[13]),
    .I2(n98_4) 
);
defparam n99_s0.INIT=8'hAC;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(w_sound_out[13]),
    .I1(ff_shift_reg[12]),
    .I2(n98_4) 
);
defparam n100_s0.INIT=8'hAC;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(w_sound_out[12]),
    .I1(ff_shift_reg[11]),
    .I2(n98_4) 
);
defparam n101_s0.INIT=8'hAC;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(w_sound_out[11]),
    .I1(ff_shift_reg[10]),
    .I2(n98_4) 
);
defparam n102_s0.INIT=8'hAC;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(w_sound_out[10]),
    .I1(ff_shift_reg[9]),
    .I2(n98_4) 
);
defparam n103_s0.INIT=8'hAC;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(w_sound_out[9]),
    .I1(ff_shift_reg[8]),
    .I2(n98_4) 
);
defparam n104_s0.INIT=8'hAC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(w_sound_out[8]),
    .I1(ff_shift_reg[7]),
    .I2(n98_4) 
);
defparam n105_s0.INIT=8'hAC;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(w_sound_out[7]),
    .I1(ff_shift_reg[6]),
    .I2(n98_4) 
);
defparam n106_s0.INIT=8'hAC;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_sound_out[6]),
    .I1(ff_shift_reg[5]),
    .I2(n98_4) 
);
defparam n107_s0.INIT=8'hAC;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(w_sound_out[5]),
    .I1(ff_shift_reg[4]),
    .I2(n98_4) 
);
defparam n108_s0.INIT=8'hAC;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(w_sound_out[4]),
    .I1(ff_shift_reg[3]),
    .I2(n98_4) 
);
defparam n109_s0.INIT=8'hAC;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(w_sound_out[3]),
    .I1(ff_shift_reg[2]),
    .I2(n98_4) 
);
defparam n110_s0.INIT=8'hAC;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(w_sound_out[2]),
    .I1(ff_shift_reg[1]),
    .I2(n98_4) 
);
defparam n111_s0.INIT=8'hAC;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(w_sound_out[1]),
    .I1(ff_shift_reg[0]),
    .I2(n98_4) 
);
defparam n112_s0.INIT=8'hAC;
  LUT2 n113_s1 (
    .F(n113_6),
    .I0(w_sound_out[0]),
    .I1(n98_4) 
);
defparam n113_s1.INIT=4'h8;
  LUT2 n25_s0 (
    .F(n25_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]) 
);
defparam n25_s0.INIT=4'h6;
  LUT3 n24_s0 (
    .F(n24_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]) 
);
defparam n24_s0.INIT=8'h78;
  LUT2 n80_s0 (
    .F(n80_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]) 
);
defparam n80_s0.INIT=4'h6;
  LUT3 n79_s0 (
    .F(n79_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]) 
);
defparam n79_s0.INIT=8'h78;
  LUT4 n78_s0 (
    .F(n78_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n78_s0.INIT=16'h7F80;
  LUT2 n53_s1 (
    .F(n53_4),
    .I0(ff_bit_count[2]),
    .I1(ff_bit_count[3]) 
);
defparam n53_s1.INIT=4'h8;
  LUT4 n193_s1 (
    .F(n193_4),
    .I0(ff_lrclk),
    .I1(ff_clk_en),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n193_s1.INIT=16'h1000;
  LUT4 n98_s1 (
    .F(n98_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n98_s1.INIT=16'h0001;
  LUT4 n96_s1 (
    .F(n96_5),
    .I0(ff_bclk),
    .I1(ff_divider[0]),
    .I2(ff_divider[1]),
    .I3(ff_divider[2]) 
);
defparam n96_s1.INIT=16'h2000;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(audio_mclk_d) 
);
defparam n190_s2.INIT=16'h40FF;
  LUT4 n42_s3 (
    .F(n42_7),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_bclk) 
);
defparam n42_s3.INIT=16'hBF40;
  LUT3 n98_s2 (
    .F(n98_7),
    .I0(ff_shift_reg[14]),
    .I1(n98_8),
    .I2(n98_4) 
);
defparam n98_s2.INIT=8'h3A;
  LUT3 n98_s3 (
    .F(n98_8),
    .I0(n344_9),
    .I1(GND),
    .I2(w_sound_out_14_2) 
);
defparam n98_s3.INIT=8'h69;
  DFFRE ff_divider_1_s0 (
    .Q(ff_divider[1]),
    .D(n25_4),
    .CLK(clk_14m_d),
    .RESET(n190_6),
    .CE(VCC) 
);
  DFFRE ff_divider_0_s0 (
    .Q(ff_divider[0]),
    .D(n26_6),
    .CLK(clk_14m_d),
    .RESET(n190_6),
    .CE(VCC) 
);
  DFFRE ff_clk_en_s0 (
    .Q(ff_clk_en),
    .D(VCC),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n193_3) 
);
  DFFSE ff_bit_count_3_s0 (
    .Q(ff_bit_count[3]),
    .D(n78_4),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n96_5) 
);
  DFFSE ff_bit_count_2_s0 (
    .Q(ff_bit_count[2]),
    .D(n79_4),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n96_5) 
);
  DFFSE ff_bit_count_1_s0 (
    .Q(ff_bit_count[1]),
    .D(n80_4),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n96_5) 
);
  DFFSE ff_bit_count_0_s0 (
    .Q(ff_bit_count[0]),
    .D(n81_6),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_15_s0 (
    .Q(audio_sdata_d),
    .D(n98_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_14_s0 (
    .Q(ff_shift_reg[14]),
    .D(n99_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_13_s0 (
    .Q(ff_shift_reg[13]),
    .D(n100_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_12_s0 (
    .Q(ff_shift_reg[12]),
    .D(n101_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_11_s0 (
    .Q(ff_shift_reg[11]),
    .D(n102_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_10_s0 (
    .Q(ff_shift_reg[10]),
    .D(n103_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_9_s0 (
    .Q(ff_shift_reg[9]),
    .D(n104_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_8_s0 (
    .Q(ff_shift_reg[8]),
    .D(n105_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_7_s0 (
    .Q(ff_shift_reg[7]),
    .D(n106_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_6_s0 (
    .Q(ff_shift_reg[6]),
    .D(n107_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_5_s0 (
    .Q(ff_shift_reg[5]),
    .D(n108_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_4_s0 (
    .Q(ff_shift_reg[4]),
    .D(n109_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_3_s0 (
    .Q(ff_shift_reg[3]),
    .D(n110_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_2_s0 (
    .Q(ff_shift_reg[2]),
    .D(n111_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_1_s0 (
    .Q(ff_shift_reg[1]),
    .D(n112_3),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_shift_reg_0_s0 (
    .Q(ff_shift_reg[0]),
    .D(n113_6),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(n96_5) 
);
  DFFRE ff_divider_2_s0 (
    .Q(ff_divider[2]),
    .D(n24_4),
    .CLK(clk_14m_d),
    .RESET(n190_6),
    .CE(VCC) 
);
  DFFSE ff_lrclk_s1 (
    .Q(ff_lrclk),
    .D(n55_5),
    .CLK(clk_14m_d),
    .SET(n40_5),
    .CE(n53_3) 
);
defparam ff_lrclk_s1.INIT=1'b1;
  DFFRE ff_bclk_s2 (
    .Q(ff_bclk),
    .D(n42_7),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
defparam ff_bclk_s2.INIT=1'b0;
  INV n55_s2 (
    .O(n55_5),
    .I(ff_lrclk) 
);
  INV n26_s2 (
    .O(n26_6),
    .I(ff_divider[0]) 
);
  INV n81_s2 (
    .O(n81_6),
    .I(ff_bit_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2s_audio */
module y8960cartridge_tangprimer25k (
  clk_14m,
  clk_50m,
  slot_reset,
  slot_a,
  slot_d,
  slot_sltsl_n,
  slot_mereq_n,
  slot_ioreq_n,
  slot_wr_n,
  slot_rd_n,
  slot_wait,
  slot_intr,
  slot_busdir,
  audio_mclk,
  audio_bclk,
  audio_lrclk,
  audio_sdata,
  flash_spi_clk,
  flash_spi_cs_n,
  flash_spi_wp_n,
  flash_spi_hold_n,
  flash_spi_miso,
  flash_spi_mosi,
  psram_ce_n,
  psram_sclk,
  psram_sio,
  dipsw,
  led
)
;
input clk_14m;
input clk_50m;
input slot_reset;
input [15:0] slot_a;
inout [7:0] slot_d;
input slot_sltsl_n;
input slot_mereq_n;
input slot_ioreq_n;
input slot_wr_n;
input slot_rd_n;
output slot_wait;
output slot_intr;
output slot_busdir;
output audio_mclk;
output audio_bclk;
output audio_lrclk;
output audio_sdata;
output flash_spi_clk;
output flash_spi_cs_n;
output flash_spi_wp_n;
output flash_spi_hold_n;
input flash_spi_miso;
output flash_spi_mosi;
output psram_ce_n;
output psram_sclk;
inout [3:0] psram_sio;
input [1:0] dipsw;
output [3:0] led;
wire clk_14m_d;
wire slot_reset_d;
wire slot_sltsl_n_d;
wire slot_mereq_n_d;
wire slot_ioreq_n_d;
wire slot_wr_n_d;
wire slot_rd_n_d;
wire n22_4;
wire n385_4;
wire bus_rdata_en;
wire n22_5;
wire bus_rdata_1_4;
wire bus_rdata_1_5;
wire bus_rdata_2_4;
wire bus_rdata_2_5;
wire bus_rdata_5_4;
wire bus_rdata_5_5;
wire bus_rdata_5_6;
wire bus_rdata_5_7;
wire bus_rdata_6_4;
wire bus_rdata_6_5;
wire bus_rdata_7_4;
wire bus_rdata_en_4;
wire bus_rdata_1_6;
wire bus_rdata_1_7;
wire bus_rdata_1_8;
wire bus_rdata_1_9;
wire bus_rdata_2_6;
wire bus_rdata_2_7;
wire bus_rdata_2_8;
wire bus_rdata_2_9;
wire bus_rdata_5_9;
wire bus_rdata_5_11;
wire bus_rdata_5_12;
wire bus_rdata_5_13;
wire bus_rdata_6_6;
wire bus_rdata_6_7;
wire bus_rdata_6_8;
wire bus_rdata_7_7;
wire bus_rdata_7_8;
wire bus_rdata_7_9;
wire bus_rdata_en_5;
wire bus_rdata_5_15;
wire bus_rdata_7_11;
wire bus_rdata_6_12;
wire bus_rdata_6_14;
wire bus_rdata_5_17;
wire bus_rdata_7_13;
wire ff_enable;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n24_1;
wire n24_0_COUT;
wire w_sound_out_0_1;
wire w_sound_out_0_2;
wire w_sound_out_1_1;
wire w_sound_out_1_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n352_1;
wire n352_2;
wire n351_1;
wire n351_2;
wire n350_1;
wire n350_2;
wire n349_1;
wire n349_2;
wire n348_1;
wire n347_11;
wire w_sound_out_0_3;
wire w_sound_out_0_4;
wire w_sound_out_1_3;
wire w_sound_out_1_4;
wire n357_3;
wire n357_4;
wire n356_3;
wire n356_4;
wire n355_3;
wire n355_4;
wire n354_3;
wire n354_4;
wire n353_3;
wire n353_4;
wire n352_3;
wire n352_4;
wire n351_3;
wire n351_4;
wire n350_3;
wire n350_4;
wire n349_3;
wire n349_4;
wire n348_3;
wire n348_4;
wire n347_3;
wire n347_4;
wire n346_3;
wire n346_4;
wire n345_3;
wire n345_4;
wire n344_3;
wire n344_1_COUT;
wire w_sound_out_0_5;
wire w_sound_out_0_6;
wire w_sound_out_1_5;
wire w_sound_out_1_6;
wire n357_5;
wire n357_6;
wire n356_5;
wire n356_6;
wire n355_5;
wire n355_6;
wire n354_5;
wire n354_6;
wire n353_5;
wire n353_6;
wire n352_5;
wire n352_6;
wire n351_5;
wire n351_6;
wire n350_5;
wire n350_6;
wire n349_5;
wire n349_6;
wire n348_5;
wire n348_6;
wire n347_5;
wire n347_6;
wire n346_5;
wire n346_6;
wire n345_5;
wire n345_6;
wire n344_5;
wire n344_2_COUT;
wire w_sound_out_0_7;
wire w_sound_out_0_8;
wire w_sound_out_1_7;
wire w_sound_out_1_8;
wire n357_7;
wire n357_8;
wire n356_7;
wire n356_8;
wire n355_7;
wire n355_8;
wire n354_7;
wire n354_8;
wire n353_7;
wire n353_8;
wire n352_7;
wire n352_8;
wire n351_7;
wire n351_8;
wire n350_7;
wire n350_8;
wire n349_7;
wire n349_8;
wire n348_7;
wire n348_8;
wire n347_7;
wire n347_8;
wire n346_7;
wire n346_8;
wire n345_7;
wire n345_8;
wire n344_7;
wire n344_3_COUT;
wire w_sound_out_0_10;
wire w_sound_out_1_10;
wire n357_9;
wire n357_10;
wire n356_9;
wire n356_10;
wire n355_9;
wire n355_10;
wire n354_9;
wire n354_10;
wire n353_9;
wire n353_10;
wire n352_9;
wire n352_10;
wire n351_9;
wire n351_10;
wire n350_9;
wire n350_10;
wire n349_9;
wire n349_10;
wire n348_9;
wire n348_10;
wire n347_9;
wire n347_10;
wire n346_9;
wire n346_10;
wire n345_9;
wire n345_10;
wire n344_9;
wire n344_4_COUT;
wire w_sound_out_2_2;
wire w_sound_out_3_2;
wire w_sound_out_4_2;
wire w_sound_out_5_2;
wire w_sound_out_6_2;
wire w_sound_out_7_2;
wire w_sound_out_8_2;
wire w_sound_out_9_2;
wire w_sound_out_10_2;
wire w_sound_out_11_2;
wire w_sound_out_12_2;
wire w_sound_out_13_2;
wire w_sound_out_14_2;
wire n40_5;
wire n28_6;
wire bus_memreq;
wire bus_ioreq;
wire audio_mclk_d;
wire bus_write;
wire slot_busdir_d;
wire slot_intr_d;
wire w_bus_ssg_ready1;
wire p_slot_data_0_6;
wire ff_memreq_15;
wire bus_timer_rdata_en;
wire w_timer_intr_n;
wire n227_5;
wire n313_5;
wire n20_9;
wire bus_opl2_rdata_en;
wire write_4;
wire flagen_A_Z;
wire flagen_B_Z;
wire cenop_29;
wire pre_A;
wire pre_B;
wire write_4_160;
wire flagen_A_Z_161;
wire flagen_B_Z_162;
wire pre_A_163;
wire pre_B_164;
wire w_rdata_en1;
wire n544_6;
wire n163_5;
wire ch2_ram_addr_4_5;
wire ch3_ram_addr_4_5;
wire n396_5;
wire n251_6;
wire audio_sdata_d;
wire audio_bclk_d;
wire audio_lrclk_d;
wire [15:0] slot_a_d;
wire [1:1] dipsw_d;
wire [7:0] slot_d_in;
wire [7:1] bus_rdata;
wire [4:0] ff_divider;
wire [14:0] w_sound_out;
wire [7:0] bus_wdata;
wire [15:0] bus_address;
wire [7:1] ff_rdata;
wire [7:1] bus_timer_rdata;
wire [15:0] w_opl2_out_l;
wire [15:0] w_opl2_out_r;
wire [15:0] w_opll_out_l;
wire [15:0] w_opll_out_r;
wire [11:0] w_ssg_out_l;
wire [7:1] w_rdata1;
wire [11:0] w_ssg_out_r;
wire [5:3] bankreg2;
wire [7:6] test;
wire [10:0] w_scc_out;
wire [7:1] \ramstyle_block.wavedata_ram ;
wire [7:1] \ramstyle_block.wavedata_cpu ;
wire [7:1] \ramstyle_block.wavedata_ram_165 ;
wire [7:1] \ramstyle_block.wavedata_cpu_165 ;
wire [7:1] \ramstyle_block.wavedata_ram_166 ;
wire [7:1] \ramstyle_block.wavedata_cpu_166 ;
wire [7:1] \ramstyle_block.wavedata_ram_167 ;
wire [7:1] \ramstyle_block.wavedata_cpu_167 ;
wire VCC;
wire GND;
  IBUF clk_14m_ibuf (
    .O(clk_14m_d),
    .I(clk_14m) 
);
  IBUF slot_reset_ibuf (
    .O(slot_reset_d),
    .I(slot_reset) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IBUF slot_a_8_ibuf (
    .O(slot_a_d[8]),
    .I(slot_a[8]) 
);
  IBUF slot_a_9_ibuf (
    .O(slot_a_d[9]),
    .I(slot_a[9]) 
);
  IBUF slot_a_10_ibuf (
    .O(slot_a_d[10]),
    .I(slot_a[10]) 
);
  IBUF slot_a_11_ibuf (
    .O(slot_a_d[11]),
    .I(slot_a[11]) 
);
  IBUF slot_a_12_ibuf (
    .O(slot_a_d[12]),
    .I(slot_a[12]) 
);
  IBUF slot_a_13_ibuf (
    .O(slot_a_d[13]),
    .I(slot_a[13]) 
);
  IBUF slot_a_14_ibuf (
    .O(slot_a_d[14]),
    .I(slot_a[14]) 
);
  IBUF slot_a_15_ibuf (
    .O(slot_a_d[15]),
    .I(slot_a[15]) 
);
  IBUF slot_sltsl_n_ibuf (
    .O(slot_sltsl_n_d),
    .I(slot_sltsl_n) 
);
  IBUF slot_mereq_n_ibuf (
    .O(slot_mereq_n_d),
    .I(slot_mereq_n) 
);
  IBUF slot_ioreq_n_ibuf (
    .O(slot_ioreq_n_d),
    .I(slot_ioreq_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF dipsw_1_ibuf (
    .O(dipsw_d[1]),
    .I(dipsw[1]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(GND),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(GND),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(GND),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_6) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_6) 
);
  OBUF psram_sio_0_obuf (
    .O(psram_sio[0]),
    .I(GND) 
);
  OBUF psram_sio_1_obuf (
    .O(psram_sio[1]),
    .I(GND) 
);
  OBUF psram_sio_2_obuf (
    .O(psram_sio[2]),
    .I(GND) 
);
  OBUF psram_sio_3_obuf (
    .O(psram_sio[3]),
    .I(GND) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(GND) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(slot_intr_d) 
);
  OBUF slot_busdir_obuf (
    .O(slot_busdir),
    .I(slot_busdir_d) 
);
  OBUF audio_mclk_obuf (
    .O(audio_mclk),
    .I(audio_mclk_d) 
);
  OBUF audio_bclk_obuf (
    .O(audio_bclk),
    .I(audio_bclk_d) 
);
  OBUF audio_lrclk_obuf (
    .O(audio_lrclk),
    .I(audio_lrclk_d) 
);
  OBUF audio_sdata_obuf (
    .O(audio_sdata),
    .I(audio_sdata_d) 
);
  OBUF flash_spi_clk_obuf (
    .O(flash_spi_clk),
    .I(GND) 
);
  OBUF flash_spi_cs_n_obuf (
    .O(flash_spi_cs_n),
    .I(VCC) 
);
  OBUF flash_spi_wp_n_obuf (
    .O(flash_spi_wp_n),
    .I(GND) 
);
  OBUF flash_spi_hold_n_obuf (
    .O(flash_spi_hold_n),
    .I(VCC) 
);
  OBUF flash_spi_mosi_obuf (
    .O(flash_spi_mosi),
    .I(GND) 
);
  OBUF psram_ce_n_obuf (
    .O(psram_ce_n),
    .I(VCC) 
);
  OBUF psram_sclk_obuf (
    .O(psram_sclk),
    .I(GND) 
);
  OBUF led_0_obuf (
    .O(led[0]),
    .I(GND) 
);
  OBUF led_1_obuf (
    .O(led[1]),
    .I(GND) 
);
  OBUF led_2_obuf (
    .O(led[2]),
    .I(GND) 
);
  OBUF led_3_obuf (
    .O(led[3]),
    .I(GND) 
);
  LUT4 n22_s0 (
    .F(n22_4),
    .I0(n22_5),
    .I1(ff_divider[0]),
    .I2(ff_divider[1]),
    .I3(ff_divider[2]) 
);
defparam n22_s0.INIT=16'h8000;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(n22_4),
    .I1(audio_mclk_d) 
);
defparam n385_s1.INIT=4'hB;
  LUT4 bus_rdata_1_s0 (
    .F(bus_rdata[1]),
    .I0(bus_rdata_1_4),
    .I1(bus_rdata_1_5),
    .I2(bus_timer_rdata[1]),
    .I3(w_rdata1[1]) 
);
defparam bus_rdata_1_s0.INIT=16'hD000;
  LUT4 bus_rdata_2_s0 (
    .F(bus_rdata[2]),
    .I0(bus_rdata_2_4),
    .I1(bus_rdata_2_5),
    .I2(bus_timer_rdata[2]),
    .I3(w_rdata1[2]) 
);
defparam bus_rdata_2_s0.INIT=16'hD000;
  LUT4 bus_rdata_5_s0 (
    .F(bus_rdata[5]),
    .I0(bus_rdata_5_4),
    .I1(bus_rdata_5_5),
    .I2(bus_rdata_5_6),
    .I3(bus_rdata_5_7) 
);
defparam bus_rdata_5_s0.INIT=16'hEF00;
  LUT4 bus_rdata_6_s0 (
    .F(bus_rdata[6]),
    .I0(bus_rdata_6_4),
    .I1(bus_rdata_6_5),
    .I2(bus_timer_rdata[6]),
    .I3(w_rdata1[6]) 
);
defparam bus_rdata_6_s0.INIT=16'h1000;
  LUT4 bus_rdata_7_s0 (
    .F(bus_rdata[7]),
    .I0(bus_rdata_7_4),
    .I1(bus_rdata_7_13),
    .I2(bus_rdata_5_4),
    .I3(bus_rdata_7_11) 
);
defparam bus_rdata_7_s0.INIT=16'h3500;
  LUT4 bus_rdata_en_s0 (
    .F(bus_rdata_en),
    .I0(bus_rdata_en_4),
    .I1(bus_timer_rdata_en),
    .I2(bus_opl2_rdata_en),
    .I3(w_rdata_en1) 
);
defparam bus_rdata_en_s0.INIT=16'hFFFE;
  LUT2 n22_s1 (
    .F(n22_5),
    .I0(ff_divider[3]),
    .I1(ff_divider[4]) 
);
defparam n22_s1.INIT=4'h4;
  LUT4 bus_rdata_1_s1 (
    .F(bus_rdata_1_4),
    .I0(n251_6),
    .I1(\ramstyle_block.wavedata_cpu_166 [1]),
    .I2(bus_rdata_1_6),
    .I3(n396_5) 
);
defparam bus_rdata_1_s1.INIT=16'h0777;
  LUT4 bus_rdata_1_s2 (
    .F(bus_rdata_1_5),
    .I0(bus_rdata_1_7),
    .I1(bus_rdata_1_8),
    .I2(bus_rdata_1_9),
    .I3(n163_5) 
);
defparam bus_rdata_1_s2.INIT=16'h0FBB;
  LUT4 bus_rdata_2_s1 (
    .F(bus_rdata_2_4),
    .I0(n251_6),
    .I1(\ramstyle_block.wavedata_cpu_166 [2]),
    .I2(bus_rdata_2_6),
    .I3(n396_5) 
);
defparam bus_rdata_2_s1.INIT=16'h0777;
  LUT4 bus_rdata_2_s2 (
    .F(bus_rdata_2_5),
    .I0(bus_rdata_2_7),
    .I1(bus_rdata_2_8),
    .I2(bus_rdata_2_9),
    .I3(n163_5) 
);
defparam bus_rdata_2_s2.INIT=16'h0FBB;
  LUT4 bus_rdata_5_s1 (
    .F(bus_rdata_5_4),
    .I0(bus_address[5]),
    .I1(bus_address[6]),
    .I2(bus_rdata_5_15),
    .I3(bus_rdata_5_9) 
);
defparam bus_rdata_5_s1.INIT=16'h1000;
  LUT4 bus_rdata_5_s2 (
    .F(bus_rdata_5_5),
    .I0(\ramstyle_block.wavedata_cpu_166 [5]),
    .I1(\ramstyle_block.wavedata_ram_166 [5]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_5) 
);
defparam bus_rdata_5_s2.INIT=16'hAC00;
  LUT4 bus_rdata_5_s3 (
    .F(bus_rdata_5_6),
    .I0(ch2_ram_addr_4_5),
    .I1(bus_rdata_5_17),
    .I2(bus_rdata_5_11),
    .I3(n396_5) 
);
defparam bus_rdata_5_s3.INIT=16'h0DDD;
  LUT4 bus_rdata_5_s4 (
    .F(bus_rdata_5_7),
    .I0(bus_rdata_5_12),
    .I1(bus_rdata_5_13),
    .I2(w_rdata1[5]),
    .I3(bus_timer_rdata[5]) 
);
defparam bus_rdata_5_s4.INIT=16'h1000;
  LUT4 bus_rdata_6_s1 (
    .F(bus_rdata_6_4),
    .I0(pre_A_163),
    .I1(flagen_A_Z_161),
    .I2(pre_A),
    .I3(flagen_A_Z) 
);
defparam bus_rdata_6_s1.INIT=16'h0777;
  LUT4 bus_rdata_6_s2 (
    .F(bus_rdata_6_5),
    .I0(bus_rdata_6_6),
    .I1(n396_5),
    .I2(bus_rdata_6_7),
    .I3(bus_rdata_6_8) 
);
defparam bus_rdata_6_s2.INIT=16'h0B00;
  LUT4 bus_rdata_7_s1 (
    .F(bus_rdata_7_4),
    .I0(n396_5),
    .I1(bus_rdata_7_7),
    .I2(bus_rdata_7_8),
    .I3(bus_rdata_7_9) 
);
defparam bus_rdata_7_s1.INIT=16'h0007;
  LUT4 bus_rdata_en_s1 (
    .F(bus_rdata_en_4),
    .I0(bus_write),
    .I1(bus_rdata_en_5),
    .I2(n544_6),
    .I3(bus_rdata_5_9) 
);
defparam bus_rdata_en_s1.INIT=16'h4000;
  LUT4 bus_rdata_1_s3 (
    .F(bus_rdata_1_6),
    .I0(\ramstyle_block.wavedata_cpu_167 [1]),
    .I1(\ramstyle_block.wavedata_ram_167 [1]),
    .I2(test[7]),
    .I3(n163_5) 
);
defparam bus_rdata_1_s3.INIT=16'hCACC;
  LUT2 bus_rdata_1_s4 (
    .F(bus_rdata_1_7),
    .I0(\ramstyle_block.wavedata_ram_166 [1]),
    .I1(ch3_ram_addr_4_5) 
);
defparam bus_rdata_1_s4.INIT=4'h8;
  LUT4 bus_rdata_1_s5 (
    .F(bus_rdata_1_8),
    .I0(\ramstyle_block.wavedata_ram_165 [1]),
    .I1(ch2_ram_addr_4_5),
    .I2(\ramstyle_block.wavedata_ram [1]),
    .I3(bus_rdata_5_4) 
);
defparam bus_rdata_1_s5.INIT=16'h0777;
  LUT4 bus_rdata_1_s6 (
    .F(bus_rdata_1_9),
    .I0(\ramstyle_block.wavedata_cpu_165 [1]),
    .I1(ch2_ram_addr_4_5),
    .I2(\ramstyle_block.wavedata_cpu [1]),
    .I3(bus_rdata_5_4) 
);
defparam bus_rdata_1_s6.INIT=16'h0777;
  LUT4 bus_rdata_2_s3 (
    .F(bus_rdata_2_6),
    .I0(\ramstyle_block.wavedata_cpu_167 [2]),
    .I1(\ramstyle_block.wavedata_ram_167 [2]),
    .I2(test[7]),
    .I3(n163_5) 
);
defparam bus_rdata_2_s3.INIT=16'hCACC;
  LUT2 bus_rdata_2_s4 (
    .F(bus_rdata_2_7),
    .I0(\ramstyle_block.wavedata_ram_166 [2]),
    .I1(ch3_ram_addr_4_5) 
);
defparam bus_rdata_2_s4.INIT=4'h8;
  LUT4 bus_rdata_2_s5 (
    .F(bus_rdata_2_8),
    .I0(\ramstyle_block.wavedata_ram_165 [2]),
    .I1(ch2_ram_addr_4_5),
    .I2(\ramstyle_block.wavedata_ram [2]),
    .I3(bus_rdata_5_4) 
);
defparam bus_rdata_2_s5.INIT=16'h0777;
  LUT4 bus_rdata_2_s6 (
    .F(bus_rdata_2_9),
    .I0(\ramstyle_block.wavedata_cpu_165 [2]),
    .I1(ch2_ram_addr_4_5),
    .I2(\ramstyle_block.wavedata_cpu [2]),
    .I3(bus_rdata_5_4) 
);
defparam bus_rdata_2_s6.INIT=16'h0777;
  LUT3 bus_rdata_5_s6 (
    .F(bus_rdata_5_9),
    .I0(bankreg2[3]),
    .I1(bankreg2[4]),
    .I2(bankreg2[5]) 
);
defparam bus_rdata_5_s6.INIT=8'h80;
  LUT4 bus_rdata_5_s8 (
    .F(bus_rdata_5_11),
    .I0(\ramstyle_block.wavedata_cpu_167 [5]),
    .I1(\ramstyle_block.wavedata_ram_167 [5]),
    .I2(test[7]),
    .I3(n163_5) 
);
defparam bus_rdata_5_s8.INIT=16'hCACC;
  LUT4 bus_rdata_5_s9 (
    .F(bus_rdata_5_12),
    .I0(\ramstyle_block.wavedata_cpu [5]),
    .I1(\ramstyle_block.wavedata_ram [5]),
    .I2(n163_5),
    .I3(bus_rdata_5_4) 
);
defparam bus_rdata_5_s9.INIT=16'h5300;
  LUT4 bus_rdata_5_s10 (
    .F(bus_rdata_5_13),
    .I0(pre_B_164),
    .I1(flagen_B_Z_162),
    .I2(pre_B),
    .I3(flagen_B_Z) 
);
defparam bus_rdata_5_s10.INIT=16'h0777;
  LUT4 bus_rdata_6_s3 (
    .F(bus_rdata_6_6),
    .I0(\ramstyle_block.wavedata_cpu_167 [6]),
    .I1(\ramstyle_block.wavedata_ram_167 [6]),
    .I2(test[7]),
    .I3(n163_5) 
);
defparam bus_rdata_6_s3.INIT=16'h3533;
  LUT4 bus_rdata_6_s4 (
    .F(bus_rdata_6_7),
    .I0(\ramstyle_block.wavedata_cpu_166 [6]),
    .I1(\ramstyle_block.wavedata_ram_166 [6]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_5) 
);
defparam bus_rdata_6_s4.INIT=16'hAC00;
  LUT4 bus_rdata_6_s5 (
    .F(bus_rdata_6_8),
    .I0(bus_rdata_5_4),
    .I1(bus_rdata_6_14),
    .I2(bus_rdata_6_12),
    .I3(ch2_ram_addr_4_5) 
);
defparam bus_rdata_6_s5.INIT=16'h0DDD;
  LUT4 bus_rdata_7_s4 (
    .F(bus_rdata_7_7),
    .I0(\ramstyle_block.wavedata_cpu_167 [7]),
    .I1(\ramstyle_block.wavedata_ram_167 [7]),
    .I2(test[7]),
    .I3(n163_5) 
);
defparam bus_rdata_7_s4.INIT=16'hCACC;
  LUT4 bus_rdata_7_s5 (
    .F(bus_rdata_7_8),
    .I0(\ramstyle_block.wavedata_cpu_165 [7]),
    .I1(\ramstyle_block.wavedata_ram_165 [7]),
    .I2(n163_5),
    .I3(ch2_ram_addr_4_5) 
);
defparam bus_rdata_7_s5.INIT=16'hAC00;
  LUT4 bus_rdata_7_s6 (
    .F(bus_rdata_7_9),
    .I0(\ramstyle_block.wavedata_cpu_166 [7]),
    .I1(\ramstyle_block.wavedata_ram_166 [7]),
    .I2(n163_5),
    .I3(ch3_ram_addr_4_5) 
);
defparam bus_rdata_7_s6.INIT=16'hAC00;
  LUT3 bus_rdata_en_s2 (
    .F(bus_rdata_en_5),
    .I0(bus_memreq),
    .I1(w_bus_ssg_ready1),
    .I2(bus_address[7]) 
);
defparam bus_rdata_en_s2.INIT=8'h07;
  LUT4 bus_rdata_5_s11 (
    .F(bus_rdata_5_15),
    .I0(bus_memreq),
    .I1(w_bus_ssg_ready1),
    .I2(bus_address[7]),
    .I3(n544_6) 
);
defparam bus_rdata_5_s11.INIT=16'h0700;
  LUT4 bus_rdata_7_s7 (
    .F(bus_rdata_7_11),
    .I0(bus_rdata_5_13),
    .I1(bus_rdata_6_4),
    .I2(w_rdata1[7]),
    .I3(bus_timer_rdata[7]) 
);
defparam bus_rdata_7_s7.INIT=16'h7000;
  LUT4 bus_rdata_6_s8 (
    .F(bus_rdata_6_12),
    .I0(\ramstyle_block.wavedata_cpu_165 [6]),
    .I1(\ramstyle_block.wavedata_ram_165 [6]),
    .I2(test[6]),
    .I3(bus_write) 
);
defparam bus_rdata_6_s8.INIT=16'hCACC;
  LUT4 bus_rdata_6_s9 (
    .F(bus_rdata_6_14),
    .I0(\ramstyle_block.wavedata_cpu [6]),
    .I1(\ramstyle_block.wavedata_ram [6]),
    .I2(test[6]),
    .I3(bus_write) 
);
defparam bus_rdata_6_s9.INIT=16'h3533;
  LUT4 bus_rdata_5_s12 (
    .F(bus_rdata_5_17),
    .I0(\ramstyle_block.wavedata_cpu_165 [5]),
    .I1(\ramstyle_block.wavedata_ram_165 [5]),
    .I2(test[6]),
    .I3(bus_write) 
);
defparam bus_rdata_5_s12.INIT=16'h3533;
  LUT4 bus_rdata_7_s8 (
    .F(bus_rdata_7_13),
    .I0(\ramstyle_block.wavedata_cpu [7]),
    .I1(\ramstyle_block.wavedata_ram [7]),
    .I2(test[6]),
    .I3(bus_write) 
);
defparam bus_rdata_7_s8.INIT=16'h3533;
  DFFRE ff_divider_3_s0 (
    .Q(ff_divider[3]),
    .D(n25_1),
    .CLK(clk_14m_d),
    .RESET(n385_4),
    .CE(VCC) 
);
  DFFRE ff_divider_2_s0 (
    .Q(ff_divider[2]),
    .D(n26_1),
    .CLK(clk_14m_d),
    .RESET(n385_4),
    .CE(VCC) 
);
  DFFRE ff_divider_1_s0 (
    .Q(ff_divider[1]),
    .D(n27_1),
    .CLK(clk_14m_d),
    .RESET(n385_4),
    .CE(VCC) 
);
  DFFRE ff_divider_0_s0 (
    .Q(ff_divider[0]),
    .D(n28_6),
    .CLK(clk_14m_d),
    .RESET(n385_4),
    .CE(VCC) 
);
  DFFRE ff_enable_s0 (
    .Q(ff_enable),
    .D(n22_4),
    .CLK(clk_14m_d),
    .RESET(n40_5),
    .CE(VCC) 
);
  DFFRE ff_divider_4_s0 (
    .Q(ff_divider[4]),
    .D(n24_1),
    .CLK(clk_14m_d),
    .RESET(n385_4),
    .CE(VCC) 
);
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_divider[1]),
    .I1(ff_divider[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_divider[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_divider[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_0_COUT),
    .I0(ff_divider[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n25_2) 
);
defparam n24_s.ALU_MODE=0;
  ALU w_sound_out_0_s (
    .SUM(w_sound_out_0_1),
    .COUT(w_sound_out_0_2),
    .I0(w_ssg_out_l[0]),
    .I1(w_ssg_out_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_out_0_s.ALU_MODE=0;
  ALU w_sound_out_1_s (
    .SUM(w_sound_out_1_1),
    .COUT(w_sound_out_1_2),
    .I0(w_ssg_out_l[1]),
    .I1(w_ssg_out_r[1]),
    .I3(GND),
    .CIN(w_sound_out_0_2) 
);
defparam w_sound_out_1_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(w_ssg_out_l[2]),
    .I1(w_ssg_out_r[2]),
    .I3(GND),
    .CIN(w_sound_out_1_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(w_ssg_out_l[3]),
    .I1(w_ssg_out_r[3]),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(w_ssg_out_l[4]),
    .I1(w_ssg_out_r[4]),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(w_ssg_out_l[5]),
    .I1(w_ssg_out_r[5]),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(w_ssg_out_l[6]),
    .I1(w_ssg_out_r[6]),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n352_s (
    .SUM(n352_1),
    .COUT(n352_2),
    .I0(w_ssg_out_l[7]),
    .I1(w_ssg_out_r[7]),
    .I3(GND),
    .CIN(n353_2) 
);
defparam n352_s.ALU_MODE=0;
  ALU n351_s (
    .SUM(n351_1),
    .COUT(n351_2),
    .I0(w_ssg_out_l[8]),
    .I1(w_ssg_out_r[8]),
    .I3(GND),
    .CIN(n352_2) 
);
defparam n351_s.ALU_MODE=0;
  ALU n350_s (
    .SUM(n350_1),
    .COUT(n350_2),
    .I0(w_ssg_out_l[9]),
    .I1(w_ssg_out_r[9]),
    .I3(GND),
    .CIN(n351_2) 
);
defparam n350_s.ALU_MODE=0;
  ALU n349_s (
    .SUM(n349_1),
    .COUT(n349_2),
    .I0(w_ssg_out_l[10]),
    .I1(w_ssg_out_r[10]),
    .I3(GND),
    .CIN(n350_2) 
);
defparam n349_s.ALU_MODE=0;
  ALU n348_s (
    .SUM(n348_1),
    .COUT(n347_11),
    .I0(w_ssg_out_l[11]),
    .I1(w_ssg_out_r[11]),
    .I3(GND),
    .CIN(n349_2) 
);
defparam n348_s.ALU_MODE=0;
  ALU w_sound_out_0_s0 (
    .SUM(w_sound_out_0_3),
    .COUT(w_sound_out_0_4),
    .I0(w_opll_out_l[0]),
    .I1(w_opll_out_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_out_0_s0.ALU_MODE=0;
  ALU w_sound_out_1_s0 (
    .SUM(w_sound_out_1_3),
    .COUT(w_sound_out_1_4),
    .I0(w_opll_out_l[1]),
    .I1(w_opll_out_r[1]),
    .I3(GND),
    .CIN(w_sound_out_0_4) 
);
defparam w_sound_out_1_s0.ALU_MODE=0;
  ALU n357_s0 (
    .SUM(n357_3),
    .COUT(n357_4),
    .I0(w_opll_out_l[2]),
    .I1(w_opll_out_r[2]),
    .I3(GND),
    .CIN(w_sound_out_1_4) 
);
defparam n357_s0.ALU_MODE=0;
  ALU n356_s0 (
    .SUM(n356_3),
    .COUT(n356_4),
    .I0(w_opll_out_l[3]),
    .I1(w_opll_out_r[3]),
    .I3(GND),
    .CIN(n357_4) 
);
defparam n356_s0.ALU_MODE=0;
  ALU n355_s0 (
    .SUM(n355_3),
    .COUT(n355_4),
    .I0(w_opll_out_l[4]),
    .I1(w_opll_out_r[4]),
    .I3(GND),
    .CIN(n356_4) 
);
defparam n355_s0.ALU_MODE=0;
  ALU n354_s0 (
    .SUM(n354_3),
    .COUT(n354_4),
    .I0(w_opll_out_l[5]),
    .I1(w_opll_out_r[5]),
    .I3(GND),
    .CIN(n355_4) 
);
defparam n354_s0.ALU_MODE=0;
  ALU n353_s0 (
    .SUM(n353_3),
    .COUT(n353_4),
    .I0(w_opll_out_l[6]),
    .I1(w_opll_out_r[6]),
    .I3(GND),
    .CIN(n354_4) 
);
defparam n353_s0.ALU_MODE=0;
  ALU n352_s0 (
    .SUM(n352_3),
    .COUT(n352_4),
    .I0(w_opll_out_l[7]),
    .I1(w_opll_out_r[7]),
    .I3(GND),
    .CIN(n353_4) 
);
defparam n352_s0.ALU_MODE=0;
  ALU n351_s0 (
    .SUM(n351_3),
    .COUT(n351_4),
    .I0(w_opll_out_l[8]),
    .I1(w_opll_out_r[8]),
    .I3(GND),
    .CIN(n352_4) 
);
defparam n351_s0.ALU_MODE=0;
  ALU n350_s0 (
    .SUM(n350_3),
    .COUT(n350_4),
    .I0(w_opll_out_l[9]),
    .I1(w_opll_out_r[9]),
    .I3(GND),
    .CIN(n351_4) 
);
defparam n350_s0.ALU_MODE=0;
  ALU n349_s0 (
    .SUM(n349_3),
    .COUT(n349_4),
    .I0(w_opll_out_l[10]),
    .I1(w_opll_out_r[10]),
    .I3(GND),
    .CIN(n350_4) 
);
defparam n349_s0.ALU_MODE=0;
  ALU n348_s0 (
    .SUM(n348_3),
    .COUT(n348_4),
    .I0(w_opll_out_l[11]),
    .I1(w_opll_out_r[11]),
    .I3(GND),
    .CIN(n349_4) 
);
defparam n348_s0.ALU_MODE=0;
  ALU n347_s0 (
    .SUM(n347_3),
    .COUT(n347_4),
    .I0(w_opll_out_l[12]),
    .I1(w_opll_out_r[12]),
    .I3(GND),
    .CIN(n348_4) 
);
defparam n347_s0.ALU_MODE=0;
  ALU n346_s0 (
    .SUM(n346_3),
    .COUT(n346_4),
    .I0(w_opll_out_l[13]),
    .I1(w_opll_out_r[13]),
    .I3(GND),
    .CIN(n347_4) 
);
defparam n346_s0.ALU_MODE=0;
  ALU n345_s0 (
    .SUM(n345_3),
    .COUT(n345_4),
    .I0(w_opll_out_l[14]),
    .I1(w_opll_out_r[14]),
    .I3(GND),
    .CIN(n346_4) 
);
defparam n345_s0.ALU_MODE=0;
  ALU n344_s0 (
    .SUM(n344_3),
    .COUT(n344_1_COUT),
    .I0(w_opll_out_l[15]),
    .I1(w_opll_out_r[15]),
    .I3(GND),
    .CIN(n345_4) 
);
defparam n344_s0.ALU_MODE=0;
  ALU w_sound_out_0_s1 (
    .SUM(w_sound_out_0_5),
    .COUT(w_sound_out_0_6),
    .I0(w_opl2_out_l[0]),
    .I1(w_opl2_out_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_out_0_s1.ALU_MODE=0;
  ALU w_sound_out_1_s1 (
    .SUM(w_sound_out_1_5),
    .COUT(w_sound_out_1_6),
    .I0(w_opl2_out_l[1]),
    .I1(w_opl2_out_r[1]),
    .I3(GND),
    .CIN(w_sound_out_0_6) 
);
defparam w_sound_out_1_s1.ALU_MODE=0;
  ALU n357_s1 (
    .SUM(n357_5),
    .COUT(n357_6),
    .I0(w_opl2_out_l[2]),
    .I1(w_opl2_out_r[2]),
    .I3(GND),
    .CIN(w_sound_out_1_6) 
);
defparam n357_s1.ALU_MODE=0;
  ALU n356_s1 (
    .SUM(n356_5),
    .COUT(n356_6),
    .I0(w_opl2_out_l[3]),
    .I1(w_opl2_out_r[3]),
    .I3(GND),
    .CIN(n357_6) 
);
defparam n356_s1.ALU_MODE=0;
  ALU n355_s1 (
    .SUM(n355_5),
    .COUT(n355_6),
    .I0(w_opl2_out_l[4]),
    .I1(w_opl2_out_r[4]),
    .I3(GND),
    .CIN(n356_6) 
);
defparam n355_s1.ALU_MODE=0;
  ALU n354_s1 (
    .SUM(n354_5),
    .COUT(n354_6),
    .I0(w_opl2_out_l[5]),
    .I1(w_opl2_out_r[5]),
    .I3(GND),
    .CIN(n355_6) 
);
defparam n354_s1.ALU_MODE=0;
  ALU n353_s1 (
    .SUM(n353_5),
    .COUT(n353_6),
    .I0(w_opl2_out_l[6]),
    .I1(w_opl2_out_r[6]),
    .I3(GND),
    .CIN(n354_6) 
);
defparam n353_s1.ALU_MODE=0;
  ALU n352_s1 (
    .SUM(n352_5),
    .COUT(n352_6),
    .I0(w_opl2_out_l[7]),
    .I1(w_opl2_out_r[7]),
    .I3(GND),
    .CIN(n353_6) 
);
defparam n352_s1.ALU_MODE=0;
  ALU n351_s1 (
    .SUM(n351_5),
    .COUT(n351_6),
    .I0(w_opl2_out_l[8]),
    .I1(w_opl2_out_r[8]),
    .I3(GND),
    .CIN(n352_6) 
);
defparam n351_s1.ALU_MODE=0;
  ALU n350_s1 (
    .SUM(n350_5),
    .COUT(n350_6),
    .I0(w_opl2_out_l[9]),
    .I1(w_opl2_out_r[9]),
    .I3(GND),
    .CIN(n351_6) 
);
defparam n350_s1.ALU_MODE=0;
  ALU n349_s1 (
    .SUM(n349_5),
    .COUT(n349_6),
    .I0(w_opl2_out_l[10]),
    .I1(w_opl2_out_r[10]),
    .I3(GND),
    .CIN(n350_6) 
);
defparam n349_s1.ALU_MODE=0;
  ALU n348_s1 (
    .SUM(n348_5),
    .COUT(n348_6),
    .I0(w_opl2_out_l[11]),
    .I1(w_opl2_out_r[11]),
    .I3(GND),
    .CIN(n349_6) 
);
defparam n348_s1.ALU_MODE=0;
  ALU n347_s1 (
    .SUM(n347_5),
    .COUT(n347_6),
    .I0(w_opl2_out_l[12]),
    .I1(w_opl2_out_r[12]),
    .I3(GND),
    .CIN(n348_6) 
);
defparam n347_s1.ALU_MODE=0;
  ALU n346_s1 (
    .SUM(n346_5),
    .COUT(n346_6),
    .I0(w_opl2_out_l[13]),
    .I1(w_opl2_out_r[13]),
    .I3(GND),
    .CIN(n347_6) 
);
defparam n346_s1.ALU_MODE=0;
  ALU n345_s1 (
    .SUM(n345_5),
    .COUT(n345_6),
    .I0(w_opl2_out_l[14]),
    .I1(w_opl2_out_r[14]),
    .I3(GND),
    .CIN(n346_6) 
);
defparam n345_s1.ALU_MODE=0;
  ALU n344_s1 (
    .SUM(n344_5),
    .COUT(n344_2_COUT),
    .I0(w_opl2_out_l[15]),
    .I1(w_opl2_out_r[15]),
    .I3(GND),
    .CIN(n345_6) 
);
defparam n344_s1.ALU_MODE=0;
  ALU w_sound_out_0_s2 (
    .SUM(w_sound_out_0_7),
    .COUT(w_sound_out_0_8),
    .I0(w_sound_out_0_1),
    .I1(w_sound_out_0_3),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_out_0_s2.ALU_MODE=0;
  ALU w_sound_out_1_s2 (
    .SUM(w_sound_out_1_7),
    .COUT(w_sound_out_1_8),
    .I0(w_sound_out_1_1),
    .I1(w_sound_out_1_3),
    .I3(GND),
    .CIN(w_sound_out_0_8) 
);
defparam w_sound_out_1_s2.ALU_MODE=0;
  ALU n357_s2 (
    .SUM(n357_7),
    .COUT(n357_8),
    .I0(n357_1),
    .I1(n357_3),
    .I3(GND),
    .CIN(w_sound_out_1_8) 
);
defparam n357_s2.ALU_MODE=0;
  ALU n356_s2 (
    .SUM(n356_7),
    .COUT(n356_8),
    .I0(n356_1),
    .I1(n356_3),
    .I3(GND),
    .CIN(n357_8) 
);
defparam n356_s2.ALU_MODE=0;
  ALU n355_s2 (
    .SUM(n355_7),
    .COUT(n355_8),
    .I0(n355_1),
    .I1(n355_3),
    .I3(GND),
    .CIN(n356_8) 
);
defparam n355_s2.ALU_MODE=0;
  ALU n354_s2 (
    .SUM(n354_7),
    .COUT(n354_8),
    .I0(n354_1),
    .I1(n354_3),
    .I3(GND),
    .CIN(n355_8) 
);
defparam n354_s2.ALU_MODE=0;
  ALU n353_s2 (
    .SUM(n353_7),
    .COUT(n353_8),
    .I0(n353_1),
    .I1(n353_3),
    .I3(GND),
    .CIN(n354_8) 
);
defparam n353_s2.ALU_MODE=0;
  ALU n352_s2 (
    .SUM(n352_7),
    .COUT(n352_8),
    .I0(n352_1),
    .I1(n352_3),
    .I3(GND),
    .CIN(n353_8) 
);
defparam n352_s2.ALU_MODE=0;
  ALU n351_s2 (
    .SUM(n351_7),
    .COUT(n351_8),
    .I0(n351_1),
    .I1(n351_3),
    .I3(GND),
    .CIN(n352_8) 
);
defparam n351_s2.ALU_MODE=0;
  ALU n350_s2 (
    .SUM(n350_7),
    .COUT(n350_8),
    .I0(n350_1),
    .I1(n350_3),
    .I3(GND),
    .CIN(n351_8) 
);
defparam n350_s2.ALU_MODE=0;
  ALU n349_s2 (
    .SUM(n349_7),
    .COUT(n349_8),
    .I0(n349_1),
    .I1(n349_3),
    .I3(GND),
    .CIN(n350_8) 
);
defparam n349_s2.ALU_MODE=0;
  ALU n348_s2 (
    .SUM(n348_7),
    .COUT(n348_8),
    .I0(n348_1),
    .I1(n348_3),
    .I3(GND),
    .CIN(n349_8) 
);
defparam n348_s2.ALU_MODE=0;
  ALU n347_s2 (
    .SUM(n347_7),
    .COUT(n347_8),
    .I0(n347_11),
    .I1(n347_3),
    .I3(GND),
    .CIN(n348_8) 
);
defparam n347_s2.ALU_MODE=0;
  ALU n346_s2 (
    .SUM(n346_7),
    .COUT(n346_8),
    .I0(GND),
    .I1(n346_3),
    .I3(GND),
    .CIN(n347_8) 
);
defparam n346_s2.ALU_MODE=0;
  ALU n345_s2 (
    .SUM(n345_7),
    .COUT(n345_8),
    .I0(GND),
    .I1(n345_3),
    .I3(GND),
    .CIN(n346_8) 
);
defparam n345_s2.ALU_MODE=0;
  ALU n344_s2 (
    .SUM(n344_7),
    .COUT(n344_3_COUT),
    .I0(GND),
    .I1(n344_3),
    .I3(GND),
    .CIN(n345_8) 
);
defparam n344_s2.ALU_MODE=0;
  ALU w_sound_out_0_s3 (
    .SUM(w_sound_out[0]),
    .COUT(w_sound_out_0_10),
    .I0(w_sound_out_0_7),
    .I1(w_sound_out_0_5),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_out_0_s3.ALU_MODE=0;
  ALU w_sound_out_1_s3 (
    .SUM(w_sound_out[1]),
    .COUT(w_sound_out_1_10),
    .I0(w_sound_out_1_7),
    .I1(w_sound_out_1_5),
    .I3(GND),
    .CIN(w_sound_out_0_10) 
);
defparam w_sound_out_1_s3.ALU_MODE=0;
  ALU n357_s3 (
    .SUM(n357_9),
    .COUT(n357_10),
    .I0(n357_7),
    .I1(n357_5),
    .I3(GND),
    .CIN(w_sound_out_1_10) 
);
defparam n357_s3.ALU_MODE=0;
  ALU n356_s3 (
    .SUM(n356_9),
    .COUT(n356_10),
    .I0(n356_7),
    .I1(n356_5),
    .I3(GND),
    .CIN(n357_10) 
);
defparam n356_s3.ALU_MODE=0;
  ALU n355_s3 (
    .SUM(n355_9),
    .COUT(n355_10),
    .I0(n355_7),
    .I1(n355_5),
    .I3(GND),
    .CIN(n356_10) 
);
defparam n355_s3.ALU_MODE=0;
  ALU n354_s3 (
    .SUM(n354_9),
    .COUT(n354_10),
    .I0(n354_7),
    .I1(n354_5),
    .I3(GND),
    .CIN(n355_10) 
);
defparam n354_s3.ALU_MODE=0;
  ALU n353_s3 (
    .SUM(n353_9),
    .COUT(n353_10),
    .I0(n353_7),
    .I1(n353_5),
    .I3(GND),
    .CIN(n354_10) 
);
defparam n353_s3.ALU_MODE=0;
  ALU n352_s3 (
    .SUM(n352_9),
    .COUT(n352_10),
    .I0(n352_7),
    .I1(n352_5),
    .I3(GND),
    .CIN(n353_10) 
);
defparam n352_s3.ALU_MODE=0;
  ALU n351_s3 (
    .SUM(n351_9),
    .COUT(n351_10),
    .I0(n351_7),
    .I1(n351_5),
    .I3(GND),
    .CIN(n352_10) 
);
defparam n351_s3.ALU_MODE=0;
  ALU n350_s3 (
    .SUM(n350_9),
    .COUT(n350_10),
    .I0(n350_7),
    .I1(n350_5),
    .I3(GND),
    .CIN(n351_10) 
);
defparam n350_s3.ALU_MODE=0;
  ALU n349_s3 (
    .SUM(n349_9),
    .COUT(n349_10),
    .I0(n349_7),
    .I1(n349_5),
    .I3(GND),
    .CIN(n350_10) 
);
defparam n349_s3.ALU_MODE=0;
  ALU n348_s3 (
    .SUM(n348_9),
    .COUT(n348_10),
    .I0(n348_7),
    .I1(n348_5),
    .I3(GND),
    .CIN(n349_10) 
);
defparam n348_s3.ALU_MODE=0;
  ALU n347_s3 (
    .SUM(n347_9),
    .COUT(n347_10),
    .I0(n347_7),
    .I1(n347_5),
    .I3(GND),
    .CIN(n348_10) 
);
defparam n347_s3.ALU_MODE=0;
  ALU n346_s3 (
    .SUM(n346_9),
    .COUT(n346_10),
    .I0(n346_7),
    .I1(n346_5),
    .I3(GND),
    .CIN(n347_10) 
);
defparam n346_s3.ALU_MODE=0;
  ALU n345_s3 (
    .SUM(n345_9),
    .COUT(n345_10),
    .I0(n345_7),
    .I1(n345_5),
    .I3(GND),
    .CIN(n346_10) 
);
defparam n345_s3.ALU_MODE=0;
  ALU n344_s3 (
    .SUM(n344_9),
    .COUT(n344_4_COUT),
    .I0(n344_7),
    .I1(n344_5),
    .I3(GND),
    .CIN(n345_10) 
);
defparam n344_s3.ALU_MODE=0;
  ALU w_sound_out_2_s (
    .SUM(w_sound_out[2]),
    .COUT(w_sound_out_2_2),
    .I0(n357_9),
    .I1(w_scc_out[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_out_2_s.ALU_MODE=0;
  ALU w_sound_out_3_s (
    .SUM(w_sound_out[3]),
    .COUT(w_sound_out_3_2),
    .I0(n356_9),
    .I1(w_scc_out[1]),
    .I3(GND),
    .CIN(w_sound_out_2_2) 
);
defparam w_sound_out_3_s.ALU_MODE=0;
  ALU w_sound_out_4_s (
    .SUM(w_sound_out[4]),
    .COUT(w_sound_out_4_2),
    .I0(n355_9),
    .I1(w_scc_out[2]),
    .I3(GND),
    .CIN(w_sound_out_3_2) 
);
defparam w_sound_out_4_s.ALU_MODE=0;
  ALU w_sound_out_5_s (
    .SUM(w_sound_out[5]),
    .COUT(w_sound_out_5_2),
    .I0(n354_9),
    .I1(w_scc_out[3]),
    .I3(GND),
    .CIN(w_sound_out_4_2) 
);
defparam w_sound_out_5_s.ALU_MODE=0;
  ALU w_sound_out_6_s (
    .SUM(w_sound_out[6]),
    .COUT(w_sound_out_6_2),
    .I0(n353_9),
    .I1(w_scc_out[4]),
    .I3(GND),
    .CIN(w_sound_out_5_2) 
);
defparam w_sound_out_6_s.ALU_MODE=0;
  ALU w_sound_out_7_s (
    .SUM(w_sound_out[7]),
    .COUT(w_sound_out_7_2),
    .I0(n352_9),
    .I1(w_scc_out[5]),
    .I3(GND),
    .CIN(w_sound_out_6_2) 
);
defparam w_sound_out_7_s.ALU_MODE=0;
  ALU w_sound_out_8_s (
    .SUM(w_sound_out[8]),
    .COUT(w_sound_out_8_2),
    .I0(n351_9),
    .I1(w_scc_out[6]),
    .I3(GND),
    .CIN(w_sound_out_7_2) 
);
defparam w_sound_out_8_s.ALU_MODE=0;
  ALU w_sound_out_9_s (
    .SUM(w_sound_out[9]),
    .COUT(w_sound_out_9_2),
    .I0(n350_9),
    .I1(w_scc_out[7]),
    .I3(GND),
    .CIN(w_sound_out_8_2) 
);
defparam w_sound_out_9_s.ALU_MODE=0;
  ALU w_sound_out_10_s (
    .SUM(w_sound_out[10]),
    .COUT(w_sound_out_10_2),
    .I0(n349_9),
    .I1(w_scc_out[8]),
    .I3(GND),
    .CIN(w_sound_out_9_2) 
);
defparam w_sound_out_10_s.ALU_MODE=0;
  ALU w_sound_out_11_s (
    .SUM(w_sound_out[11]),
    .COUT(w_sound_out_11_2),
    .I0(n348_9),
    .I1(w_scc_out[9]),
    .I3(GND),
    .CIN(w_sound_out_10_2) 
);
defparam w_sound_out_11_s.ALU_MODE=0;
  ALU w_sound_out_12_s (
    .SUM(w_sound_out[12]),
    .COUT(w_sound_out_12_2),
    .I0(n347_9),
    .I1(w_scc_out[10]),
    .I3(GND),
    .CIN(w_sound_out_11_2) 
);
defparam w_sound_out_12_s.ALU_MODE=0;
  ALU w_sound_out_13_s (
    .SUM(w_sound_out[13]),
    .COUT(w_sound_out_13_2),
    .I0(n346_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_sound_out_12_2) 
);
defparam w_sound_out_13_s.ALU_MODE=0;
  ALU w_sound_out_14_s (
    .SUM(w_sound_out[14]),
    .COUT(w_sound_out_14_2),
    .I0(n345_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_sound_out_13_2) 
);
defparam w_sound_out_14_s.ALU_MODE=0;
  INV n40_s2 (
    .O(n40_5),
    .I(audio_mclk_d) 
);
  INV n28_s2 (
    .O(n28_6),
    .I(ff_divider[0]) 
);
  msx_slot u_msx_slot (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .bus_rdata_en(bus_rdata_en),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_ioreq_n_d(slot_ioreq_n_d),
    .slot_mereq_n_d(slot_mereq_n_d),
    .slot_sltsl_n_d(slot_sltsl_n_d),
    .w_timer_intr_n(w_timer_intr_n),
    .bus_rdata_5_13(bus_rdata_5_13),
    .bus_rdata_6_4(bus_rdata_6_4),
    .slot_reset_d(slot_reset_d),
    .slot_a_d(slot_a_d[15:0]),
    .slot_d_in(slot_d_in[7:0]),
    .bus_rdata_1(bus_rdata[1]),
    .bus_rdata_2(bus_rdata[2]),
    .bus_rdata_5(bus_rdata[5]),
    .bus_rdata_6(bus_rdata[6]),
    .bus_rdata_7(bus_rdata[7]),
    .bus_memreq(bus_memreq),
    .bus_ioreq(bus_ioreq),
    .audio_mclk_d(audio_mclk_d),
    .bus_write(bus_write),
    .slot_busdir_d(slot_busdir_d),
    .slot_intr_d(slot_intr_d),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .p_slot_data_0_6(p_slot_data_0_6),
    .ff_memreq_15(ff_memreq_15),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address(bus_address[15:0]),
    .ff_rdata_1(ff_rdata[1]),
    .ff_rdata_2(ff_rdata[2]),
    .ff_rdata_5(ff_rdata[5]),
    .ff_rdata_6(ff_rdata[6]),
    .ff_rdata_7(ff_rdata[7])
);
  msx_timer u_msx_timer (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .bus_write(bus_write),
    .audio_mclk_d(audio_mclk_d),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_ioreq(bus_ioreq),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address(bus_address[7:0]),
    .bus_timer_rdata_en(bus_timer_rdata_en),
    .w_timer_intr_n(w_timer_intr_n),
    .n227_5(n227_5),
    .n313_5(n313_5),
    .n20_9(n20_9),
    .bus_timer_rdata_1(bus_timer_rdata[1]),
    .bus_timer_rdata_2(bus_timer_rdata[2]),
    .bus_timer_rdata_5(bus_timer_rdata[5]),
    .bus_timer_rdata_6(bus_timer_rdata[6]),
    .bus_timer_rdata_7(bus_timer_rdata[7])
);
  dual_opl2 u_dual_opl2 (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .bus_write(bus_write),
    .ff_enable(ff_enable),
    .n227_5(n227_5),
    .audio_mclk_d(audio_mclk_d),
    .bus_address(bus_address[7:0]),
    .bus_wdata(bus_wdata[7:0]),
    .bus_opl2_rdata_en(bus_opl2_rdata_en),
    .write_4(write_4),
    .flagen_A_Z(flagen_A_Z),
    .flagen_B_Z(flagen_B_Z),
    .cenop_29(cenop_29),
    .pre_A(pre_A),
    .pre_B(pre_B),
    .write_4_6(write_4_160),
    .flagen_A_Z_7(flagen_A_Z_161),
    .flagen_B_Z_8(flagen_B_Z_162),
    .pre_A_9(pre_A_163),
    .pre_B_10(pre_B_164),
    .w_opl2_out_l(w_opl2_out_l[15:0]),
    .w_opl2_out_r(w_opl2_out_r[15:0])
);
  dual_opll u_dual_opll (
    .bus_ioreq(bus_ioreq),
    .bus_memreq(bus_memreq),
    .bus_write(bus_write),
    .clk_14m_d(clk_14m_d),
    .ff_enable(ff_enable),
    .ff_memreq_15(ff_memreq_15),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .audio_mclk_d(audio_mclk_d),
    .bus_address(bus_address[15:0]),
    .bus_wdata(bus_wdata[7:0]),
    .w_opll_out_l(w_opll_out_l[15:0]),
    .w_opll_out_r(w_opll_out_r[15:0])
);
  dual_ssg u_dual_ssg (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .ff_enable(ff_enable),
    .bus_write(bus_write),
    .n20_9(n20_9),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_ioreq(bus_ioreq),
    .n313_5(n313_5),
    .audio_mclk_d(audio_mclk_d),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address_0(bus_address[0]),
    .bus_address_1(bus_address[1]),
    .bus_address_4(bus_address[4]),
    .dipsw_d(dipsw_d[1]),
    .w_rdata_en1(w_rdata_en1),
    .w_ssg_out_l(w_ssg_out_l[11:0]),
    .w_rdata1_1(w_rdata1[1]),
    .w_rdata1_2(w_rdata1[2]),
    .w_rdata1_5(w_rdata1[5]),
    .w_rdata1_6(w_rdata1[6]),
    .w_rdata1_7(w_rdata1[7]),
    .w_ssg_out_r(w_ssg_out_r[11:0])
);
  scc u_scc (
    .clk_14m_d(clk_14m_d),
    .cenop_29(cenop_29),
    .bus_memreq(bus_memreq),
    .w_bus_ssg_ready1(w_bus_ssg_ready1),
    .bus_write(bus_write),
    .n40_5(n40_5),
    .ff_enable(ff_enable),
    .audio_mclk_d(audio_mclk_d),
    .bus_rdata_5_4(bus_rdata_5_4),
    .bus_rdata_5_9(bus_rdata_5_9),
    .bus_rdata_5_15(bus_rdata_5_15),
    .write_4(write_4),
    .write_4_123(write_4_160),
    .bus_wdata(bus_wdata[7:0]),
    .bus_address_0(bus_address[0]),
    .bus_address_1(bus_address[1]),
    .bus_address_2(bus_address[2]),
    .bus_address_3(bus_address[3]),
    .bus_address_4(bus_address[4]),
    .bus_address_5(bus_address[5]),
    .bus_address_6(bus_address[6]),
    .bus_address_7(bus_address[7]),
    .bus_address_11(bus_address[11]),
    .bus_address_12(bus_address[12]),
    .bus_address_13(bus_address[13]),
    .bus_address_14(bus_address[14]),
    .bus_address_15(bus_address[15]),
    .n544_6(n544_6),
    .n163_5(n163_5),
    .ch2_ram_addr_4_5(ch2_ram_addr_4_5),
    .ch3_ram_addr_4_5(ch3_ram_addr_4_5),
    .n396_5(n396_5),
    .n251_6(n251_6),
    .bankreg2(bankreg2[5:3]),
    .test(test[7:6]),
    .w_scc_out(w_scc_out[10:0]),
    .\ramstyle_block.wavedata_ram_1 (\ramstyle_block.wavedata_ram [1]),
    .\ramstyle_block.wavedata_ram_2 (\ramstyle_block.wavedata_ram [2]),
    .\ramstyle_block.wavedata_ram_5 (\ramstyle_block.wavedata_ram [5]),
    .\ramstyle_block.wavedata_ram_6 (\ramstyle_block.wavedata_ram [6]),
    .\ramstyle_block.wavedata_ram_7 (\ramstyle_block.wavedata_ram [7]),
    .\ramstyle_block.wavedata_cpu_1 (\ramstyle_block.wavedata_cpu [1]),
    .\ramstyle_block.wavedata_cpu_2 (\ramstyle_block.wavedata_cpu [2]),
    .\ramstyle_block.wavedata_cpu_5 (\ramstyle_block.wavedata_cpu [5]),
    .\ramstyle_block.wavedata_cpu_6 (\ramstyle_block.wavedata_cpu [6]),
    .\ramstyle_block.wavedata_cpu_7 (\ramstyle_block.wavedata_cpu [7]),
    .\ramstyle_block.wavedata_ram_1_125 (\ramstyle_block.wavedata_ram_165 [1]),
    .\ramstyle_block.wavedata_ram_2_126 (\ramstyle_block.wavedata_ram_165 [2]),
    .\ramstyle_block.wavedata_ram_5_127 (\ramstyle_block.wavedata_ram_165 [5]),
    .\ramstyle_block.wavedata_ram_6_128 (\ramstyle_block.wavedata_ram_165 [6]),
    .\ramstyle_block.wavedata_ram_7_129 (\ramstyle_block.wavedata_ram_165 [7]),
    .\ramstyle_block.wavedata_cpu_1_131 (\ramstyle_block.wavedata_cpu_165 [1]),
    .\ramstyle_block.wavedata_cpu_2_132 (\ramstyle_block.wavedata_cpu_165 [2]),
    .\ramstyle_block.wavedata_cpu_5_133 (\ramstyle_block.wavedata_cpu_165 [5]),
    .\ramstyle_block.wavedata_cpu_6_134 (\ramstyle_block.wavedata_cpu_165 [6]),
    .\ramstyle_block.wavedata_cpu_7_135 (\ramstyle_block.wavedata_cpu_165 [7]),
    .\ramstyle_block.wavedata_ram_1_137 (\ramstyle_block.wavedata_ram_166 [1]),
    .\ramstyle_block.wavedata_ram_2_138 (\ramstyle_block.wavedata_ram_166 [2]),
    .\ramstyle_block.wavedata_ram_5_139 (\ramstyle_block.wavedata_ram_166 [5]),
    .\ramstyle_block.wavedata_ram_6_140 (\ramstyle_block.wavedata_ram_166 [6]),
    .\ramstyle_block.wavedata_ram_7_141 (\ramstyle_block.wavedata_ram_166 [7]),
    .\ramstyle_block.wavedata_cpu_1_143 (\ramstyle_block.wavedata_cpu_166 [1]),
    .\ramstyle_block.wavedata_cpu_2_144 (\ramstyle_block.wavedata_cpu_166 [2]),
    .\ramstyle_block.wavedata_cpu_5_145 (\ramstyle_block.wavedata_cpu_166 [5]),
    .\ramstyle_block.wavedata_cpu_6_146 (\ramstyle_block.wavedata_cpu_166 [6]),
    .\ramstyle_block.wavedata_cpu_7_147 (\ramstyle_block.wavedata_cpu_166 [7]),
    .\ramstyle_block.wavedata_ram_1_149 (\ramstyle_block.wavedata_ram_167 [1]),
    .\ramstyle_block.wavedata_ram_2_150 (\ramstyle_block.wavedata_ram_167 [2]),
    .\ramstyle_block.wavedata_ram_5_151 (\ramstyle_block.wavedata_ram_167 [5]),
    .\ramstyle_block.wavedata_ram_6_152 (\ramstyle_block.wavedata_ram_167 [6]),
    .\ramstyle_block.wavedata_ram_7_153 (\ramstyle_block.wavedata_ram_167 [7]),
    .\ramstyle_block.wavedata_cpu_1_155 (\ramstyle_block.wavedata_cpu_167 [1]),
    .\ramstyle_block.wavedata_cpu_2_156 (\ramstyle_block.wavedata_cpu_167 [2]),
    .\ramstyle_block.wavedata_cpu_5_157 (\ramstyle_block.wavedata_cpu_167 [5]),
    .\ramstyle_block.wavedata_cpu_6_158 (\ramstyle_block.wavedata_cpu_167 [6]),
    .\ramstyle_block.wavedata_cpu_7_159 (\ramstyle_block.wavedata_cpu_167 [7])
);
  i2s_audio u_i2s (
    .clk_14m_d(clk_14m_d),
    .n40_5(n40_5),
    .audio_mclk_d(audio_mclk_d),
    .n344_9(n344_9),
    .w_sound_out_14_2(w_sound_out_14_2),
    .w_sound_out(w_sound_out[14:0]),
    .audio_sdata_d(audio_sdata_d),
    .audio_bclk_d(audio_bclk_d),
    .audio_lrclk_d(audio_lrclk_d)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* y8960cartridge_tangprimer25k */
