--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controlador.twx controlador.ncd -o controlador.twr
controlador.pcf -ucf controlador_cf.ucf

Design file:              controlador.ncd
Physical constraint file: controlador.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2220 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.413ns.
--------------------------------------------------------------------------------

Paths for end point E (SLICE_X32Y80.SR), 275 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_0 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_0 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcko                  0.652   cuenta<1>
                                                       cuenta_0
    SLICE_X25Y78.F1      net (fanout=1)        0.497   cuenta<0>
    SLICE_X25Y78.COUT    Topcyf                1.162   cuenta_addsub0000<0>
                                                       Madd_cuenta_addsub0000_lut<0>_INV_0
                                                       Madd_cuenta_addsub0000_cy<0>
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X25Y79.COUT    Tbyp                  0.118   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X25Y80.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X25Y81.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X25Y82.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X25Y83.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X25Y83.Y       Tciny                 0.869   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_xor<11>
    SLICE_X24Y83.F1      net (fanout=1)        0.119   cuenta_addsub0000<11>
    SLICE_X24Y83.X       Tilo                  0.759   cuenta<11>
                                                       cuenta_mux0000<11>1
    SLICE_X27Y80.G1      net (fanout=1)        0.797   cuenta_mux0000<11>
    SLICE_X27Y80.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X27Y81.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y80.SR      net (fanout=1)        1.057   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y80.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (5.943ns logic, 2.470ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_0 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.275ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_0 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y78.YQ      Tcko                  0.652   cuenta<1>
                                                       cuenta_0
    SLICE_X25Y78.F1      net (fanout=1)        0.497   cuenta<0>
    SLICE_X25Y78.COUT    Topcyf                1.162   cuenta_addsub0000<0>
                                                       Madd_cuenta_addsub0000_lut<0>_INV_0
                                                       Madd_cuenta_addsub0000_cy<0>
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X25Y79.COUT    Tbyp                  0.118   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X25Y80.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X25Y81.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X25Y82.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X25Y83.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X25Y83.COUT    Tbyp                  0.118   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_cy<11>
    SLICE_X25Y84.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<11>
    SLICE_X25Y84.Y       Tciny                 0.869   cuenta_addsub0000<12>
                                                       Madd_cuenta_addsub0000_cy<12>
                                                       Madd_cuenta_addsub0000_xor<13>
    SLICE_X24Y85.F2      net (fanout=1)        0.072   cuenta_addsub0000<13>
    SLICE_X24Y85.X       Tilo                  0.759   cuenta<13>
                                                       cuenta_mux0000<13>1
    SLICE_X27Y80.G4      net (fanout=1)        0.588   cuenta_mux0000<13>
    SLICE_X27Y80.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X27Y81.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y80.SR      net (fanout=1)        1.057   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y80.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.275ns (6.061ns logic, 2.214ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.259ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_2 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y79.YQ      Tcko                  0.652   cuenta<3>
                                                       cuenta_2
    SLICE_X25Y79.F2      net (fanout=1)        0.461   cuenta<2>
    SLICE_X25Y79.COUT    Topcyf                1.162   cuenta_addsub0000<2>
                                                       cuenta<2>_rt
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X25Y80.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X25Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X25Y81.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X25Y82.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X25Y82.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X25Y83.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X25Y83.Y       Tciny                 0.869   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_xor<11>
    SLICE_X24Y83.F1      net (fanout=1)        0.119   cuenta_addsub0000<11>
    SLICE_X24Y83.X       Tilo                  0.759   cuenta<11>
                                                       cuenta_mux0000<11>1
    SLICE_X27Y80.G1      net (fanout=1)        0.797   cuenta_mux0000<11>
    SLICE_X27Y80.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X27Y81.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y80.SR      net (fanout=1)        1.057   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X32Y80.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (5.825ns logic, 2.434ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Paths for end point m0/count_2 (SLICE_X31Y46.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/count_7 (FF)
  Destination:          m0/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m0/count_7 to m0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.YQ      Tcko                  0.587   m0/count<6>
                                                       m0/count_7
    SLICE_X27Y49.F3      net (fanout=3)        0.757   m0/count<7>
    SLICE_X27Y49.COUT    Topcyf                1.162   m0/Mcompar_count_cmp_lt0000_cy<1>
                                                       m0/count<7>_rt
                                                       m0/Mcompar_count_cmp_lt0000_cy<0>
                                                       m0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X27Y50.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X27Y50.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<3>
                                                       m0/Mcompar_count_cmp_lt0000_cy<2>
                                                       m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<5>
                                                       m0/Mcompar_count_cmp_lt0000_cy<4>
                                                       m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<7>
                                                       m0/Mcompar_count_cmp_lt0000_cy<6>
                                                       m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<9>
                                                       m0/Mcompar_count_cmp_lt0000_cy<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.XB      Tcinxb                0.404   m0/Mcompar_count_cmp_lt0000_cy<10>
                                                       m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.SR      net (fanout=12)       1.825   m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.CLK     Tsrck                 0.910   m0/count<2>
                                                       m0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (3.535ns logic, 2.582ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/count_9 (FF)
  Destination:          m0/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m0/count_9 to m0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.YQ      Tcko                  0.587   m0/count<8>
                                                       m0/count_9
    SLICE_X27Y50.F2      net (fanout=3)        0.808   m0/count<9>
    SLICE_X27Y50.COUT    Topcyf                1.162   m0/Mcompar_count_cmp_lt0000_cy<3>
                                                       m0/Mcompar_count_cmp_lt0000_lut<2>
                                                       m0/Mcompar_count_cmp_lt0000_cy<2>
                                                       m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<5>
                                                       m0/Mcompar_count_cmp_lt0000_cy<4>
                                                       m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<7>
                                                       m0/Mcompar_count_cmp_lt0000_cy<6>
                                                       m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<9>
                                                       m0/Mcompar_count_cmp_lt0000_cy<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.XB      Tcinxb                0.404   m0/Mcompar_count_cmp_lt0000_cy<10>
                                                       m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.SR      net (fanout=12)       1.825   m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.CLK     Tsrck                 0.910   m0/count<2>
                                                       m0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (3.417ns logic, 2.633ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/count_19 (FF)
  Destination:          m0/count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.033ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m0/count_19 to m0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.YQ      Tcko                  0.587   m0/count<18>
                                                       m0/count_19
    SLICE_X27Y53.F1      net (fanout=3)        1.145   m0/count<19>
    SLICE_X27Y53.COUT    Topcyf                1.162   m0/Mcompar_count_cmp_lt0000_cy<9>
                                                       m0/Mcompar_count_cmp_lt0000_lut<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.XB      Tcinxb                0.404   m0/Mcompar_count_cmp_lt0000_cy<10>
                                                       m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.SR      net (fanout=12)       1.825   m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.CLK     Tsrck                 0.910   m0/count<2>
                                                       m0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (3.063ns logic, 2.970ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point m0/count_3 (SLICE_X31Y46.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/count_7 (FF)
  Destination:          m0/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m0/count_7 to m0/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y48.YQ      Tcko                  0.587   m0/count<6>
                                                       m0/count_7
    SLICE_X27Y49.F3      net (fanout=3)        0.757   m0/count<7>
    SLICE_X27Y49.COUT    Topcyf                1.162   m0/Mcompar_count_cmp_lt0000_cy<1>
                                                       m0/count<7>_rt
                                                       m0/Mcompar_count_cmp_lt0000_cy<0>
                                                       m0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X27Y50.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<1>
    SLICE_X27Y50.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<3>
                                                       m0/Mcompar_count_cmp_lt0000_cy<2>
                                                       m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<5>
                                                       m0/Mcompar_count_cmp_lt0000_cy<4>
                                                       m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<7>
                                                       m0/Mcompar_count_cmp_lt0000_cy<6>
                                                       m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<9>
                                                       m0/Mcompar_count_cmp_lt0000_cy<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.XB      Tcinxb                0.404   m0/Mcompar_count_cmp_lt0000_cy<10>
                                                       m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.SR      net (fanout=12)       1.825   m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.CLK     Tsrck                 0.910   m0/count<2>
                                                       m0/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (3.535ns logic, 2.582ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/count_9 (FF)
  Destination:          m0/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m0/count_9 to m0/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y49.YQ      Tcko                  0.587   m0/count<8>
                                                       m0/count_9
    SLICE_X27Y50.F2      net (fanout=3)        0.808   m0/count<9>
    SLICE_X27Y50.COUT    Topcyf                1.162   m0/Mcompar_count_cmp_lt0000_cy<3>
                                                       m0/Mcompar_count_cmp_lt0000_lut<2>
                                                       m0/Mcompar_count_cmp_lt0000_cy<2>
                                                       m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<3>
    SLICE_X27Y51.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<5>
                                                       m0/Mcompar_count_cmp_lt0000_cy<4>
                                                       m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<5>
    SLICE_X27Y52.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<7>
                                                       m0/Mcompar_count_cmp_lt0000_cy<6>
                                                       m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<7>
    SLICE_X27Y53.COUT    Tbyp                  0.118   m0/Mcompar_count_cmp_lt0000_cy<9>
                                                       m0/Mcompar_count_cmp_lt0000_cy<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.XB      Tcinxb                0.404   m0/Mcompar_count_cmp_lt0000_cy<10>
                                                       m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.SR      net (fanout=12)       1.825   m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.CLK     Tsrck                 0.910   m0/count<2>
                                                       m0/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (3.417ns logic, 2.633ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m0/count_19 (FF)
  Destination:          m0/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.033ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: m0/count_19 to m0/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y54.YQ      Tcko                  0.587   m0/count<18>
                                                       m0/count_19
    SLICE_X27Y53.F1      net (fanout=3)        1.145   m0/count<19>
    SLICE_X27Y53.COUT    Topcyf                1.162   m0/Mcompar_count_cmp_lt0000_cy<9>
                                                       m0/Mcompar_count_cmp_lt0000_lut<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<8>
                                                       m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.CIN     net (fanout=1)        0.000   m0/Mcompar_count_cmp_lt0000_cy<9>
    SLICE_X27Y54.XB      Tcinxb                0.404   m0/Mcompar_count_cmp_lt0000_cy<10>
                                                       m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.SR      net (fanout=12)       1.825   m0/Mcompar_count_cmp_lt0000_cy<10>
    SLICE_X31Y46.CLK     Tsrck                 0.910   m0/count<2>
                                                       m0/count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.033ns (3.063ns logic, 2.970ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mS3/count_4 (SLICE_X43Y62.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mS3/count_4 (FF)
  Destination:          mS3/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mS3/count_4 to mS3/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.XQ      Tcko                  0.473   mS3/count<4>
                                                       mS3/count_4
    SLICE_X43Y62.F4      net (fanout=1)        0.291   mS3/count<4>
    SLICE_X43Y62.CLK     Tckf        (-Th)    -0.801   mS3/count<4>
                                                       mS3/count<4>_rt
                                                       mS3/Mcount_count_xor<4>
                                                       mS3/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point m0/count_4 (SLICE_X31Y47.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/count_4 (FF)
  Destination:          m0/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: m0/count_4 to m0/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.XQ      Tcko                  0.473   m0/count<4>
                                                       m0/count_4
    SLICE_X31Y47.F4      net (fanout=1)        0.291   m0/count<4>
    SLICE_X31Y47.CLK     Tckf        (-Th)    -0.801   m0/count<4>
                                                       m0/count<4>_rt
                                                       m0/Mcount_count_xor<4>
                                                       m0/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point m0/count_2 (SLICE_X31Y46.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m0/count_2 (FF)
  Destination:          m0/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: m0/count_2 to m0/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y46.XQ      Tcko                  0.473   m0/count<2>
                                                       m0/count_2
    SLICE_X31Y46.F3      net (fanout=1)        0.306   m0/count<2>
    SLICE_X31Y46.CLK     Tckf        (-Th)    -0.801   m0/count<2>
                                                       m0/count<2>_rt
                                                       m0/Mcount_count_xor<2>
                                                       m0/count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (1.274ns logic, 0.306ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X24Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2220 paths, 0 nets, and 323 connections

Design statistics:
   Minimum period:   8.413ns{1}   (Maximum frequency: 118.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 18 10:38:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



