
synpwrap -msg -prj "Practica8DSD_impl1_synplify.tcl" -log "Practica8DSD_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Practica8DSD_impl1.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Wed Oct 24 02:28:45 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":6:7:6:12|Top entity is set to memROM.
File C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":6:7:6:12|Synthesizing work.memrom.behavioral.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":99:10:99:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":106:26:106:30|Referenced variable disp4 is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":105:26:105:30|Referenced variable disp3 is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":104:26:104:30|Referenced variable disp2 is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":103:26:103:30|Referenced variable disp1 is not in sensitivity list.
Post processing for work.memrom.behavioral
@W: CL260 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":77:2:77:3|Pruning register bit 6 of disp4(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":77:2:77:3|Pruning register bit 6 of disp3(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":77:2:77:3|Pruning register bit 6 of disp2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\Practica8.vhd":77:2:77:3|Pruning register bit 6 of disp1(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 02:28:46 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 02:28:47 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 02:28:47 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\synwork\Practica8DSD_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 24 02:28:48 2018

###########################################################]
Pre-mapping Report

# Wed Oct 24 02:28:49 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\Practica8DSD_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\Practica8DSD_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist memROM

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                              Requested     Requested     Clock                                          Clock                   Clock
Level     Clock                              Frequency     Period        Type                                           Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       memROM|Clock_inferred_clock        53.2 MHz      18.797        inferred                                       Inferred_clkgroup_0     39   
1 .         memROM|clk_low_derived_clock     53.2 MHz      18.797        derived (from memROM|Clock_inferred_clock)     Inferred_clkgroup_0     28   
=====================================================================================================================================================

@W: MT529 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":56:2:56:3|Found inferred clock memROM|Clock_inferred_clock which controls 39 sequential elements including m[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 24 02:28:49 2018

###########################################################]
Map & Optimize Report

# Wed Oct 24 02:28:50 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|ROM disp4_1[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|ROM disp4_1[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|ROM disp3_1[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|ROM disp3_1[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|ROM disp2_1[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|ROM disp2_1[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|ROM disp1_2[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|ROM disp1_2[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|ROM disp4_1[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|ROM disp4_1[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":88:14:88:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|ROM disp3_1[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|ROM disp3_1[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":87:14:87:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|ROM disp2_1[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|ROM disp2_1[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":86:14:86:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|ROM disp1_2[7] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 1 bit.
@W: FA239 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|ROM disp1_2[5:0] (in view: work.memROM(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\asdf1\documents\digitaldesign\practica8dsd\practica8.vhd":85:14:85:20|Found ROM .delname. (in view: work.memROM(behavioral)) with 32 words by 6 bits.
@N: FX493 |Applying initial value "000000" on instance disp4[5:0].
@N: FX493 |Applying initial value "000000" on instance disp3[5:0].
@N: FX493 |Applying initial value "000000" on instance disp2[5:0].
@N: FX493 |Applying initial value "000000" on instance disp1[5:0].
@N: FX493 |Applying initial value "0001" on instance m[3:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    12.67ns		  98 /        67

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)

@N: MT611 :|Automatically generated clock memROM|clk_low_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 67 clock pin(s) of sequential element(s)
0 instances converted, 67 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   67         clk_low             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 147MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\synwork\Practica8DSD_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Practica8DSD\impl1\Practica8DSD_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)

@W: MT420 |Found inferred clock memROM|Clock_inferred_clock with period 18.80ns. Please declare a user-defined clock on object "n:Clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 24 02:28:52 2018
#


Top view:               memROM
Requested Frequency:    53.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 11.717

                                Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------
memROM|Clock_inferred_clock     53.2 MHz      141.2 MHz     18.797        7.080         11.717     inferred     Inferred_clkgroup_0
System                          1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup    
===================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------
Starting                     Ending                       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------
memROM|Clock_inferred_clock  memROM|Clock_inferred_clock  |  18.797      11.717  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: memROM|Clock_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                          Arrival           
Instance      Reference                       Type        Pin     Net           Time        Slack 
              Clock                                                                               
--------------------------------------------------------------------------------------------------
count[5]      memROM|Clock_inferred_clock     FD1S3IX     Q       count[5]      1.044       11.717
count[6]      memROM|Clock_inferred_clock     FD1S3AX     Q       count[6]      1.044       11.717
count[7]      memROM|Clock_inferred_clock     FD1S3AX     Q       count[7]      1.044       11.717
count[8]      memROM|Clock_inferred_clock     FD1S3IX     Q       count[8]      1.044       11.717
count[9]      memROM|Clock_inferred_clock     FD1S3AX     Q       count[9]      1.044       11.717
count[10]     memROM|Clock_inferred_clock     FD1S3AX     Q       count[10]     1.044       11.717
count[11]     memROM|Clock_inferred_clock     FD1S3AX     Q       count[11]     1.044       11.717
count[12]     memROM|Clock_inferred_clock     FD1S3IX     Q       count[12]     1.044       11.717
count[13]     memROM|Clock_inferred_clock     FD1S3IX     Q       count[13]     1.044       11.717
count[14]     memROM|Clock_inferred_clock     FD1S3IX     Q       count[14]     1.044       11.717
==================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                   Required           
Instance     Reference                       Type        Pin     Net                    Time         Slack 
             Clock                                                                                         
-----------------------------------------------------------------------------------------------------------
disp1[0]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp1[1]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp1[2]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp1[3]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp1[4]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp1[5]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp1[7]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp2[0]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp2[1]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
disp2[2]     memROM|Clock_inferred_clock     FD1P3DX     SP      Enable_pad_RNIH3BG     18.325       11.717
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.797
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.325

    - Propagation time:                      6.609
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     11.717

    Number of logic level(s):                5
    Starting point:                          count[5] / Q
    Ending point:                            disp1[0] / SP
    The start point is clocked by            memROM|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            memROM|Clock_inferred_clock [rising] on pin CK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
count[5]                   FD1S3IX      Q        Out     1.044     1.044       -         
count[5]                   Net          -        -       -         -           2         
lowClk\.un2_countlto8      ORCALUT4     A        In      0.000     1.044       -         
lowClk\.un2_countlto8      ORCALUT4     Z        Out     1.017     2.061       -         
lowClk\.un2_countlt11      Net          -        -       -         -           1         
lowClk\.un2_countlto16     ORCALUT4     B        In      0.000     2.061       -         
lowClk\.un2_countlto16     ORCALUT4     Z        Out     1.017     3.077       -         
lowClk\.un2_countlt17      Net          -        -       -         -           1         
lowClk\.un2_countlto19     ORCALUT4     D        In      0.000     3.077       -         
lowClk\.un2_countlto19     ORCALUT4     Z        Out     1.089     4.166       -         
lowClk\.un2_countlt21      Net          -        -       -         -           2         
lowClk\.un2_countlto23     ORCALUT4     C        In      0.000     4.166       -         
lowClk\.un2_countlto23     ORCALUT4     Z        Out     1.089     5.255       -         
lowClk\.un2_count          Net          -        -       -         -           2         
Enable_pad_RNIH3BG         ORCALUT4     C        In      0.000     5.255       -         
Enable_pad_RNIH3BG         ORCALUT4     Z        Out     1.354     6.609       -         
Enable_pad_RNIH3BG         Net          -        -       -         -           28        
disp1[0]                   FD1P3DX      SP       In      0.000     6.609       -         
=========================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 150MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 150MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 67 of 6864 (1%)
PIC Latch:       0
I/O cells:       21


Details:
CCU2D:          19
FD1P3AX:        3
FD1P3AY:        1
FD1P3DX:        28
FD1S3AX:        19
FD1S3IX:        16
GSR:            1
IB:             8
INV:            2
OB:             13
ORCALUT4:       96
OSCH:           1
PFUMX:          7
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 150MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Oct 24 02:28:52 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/impl1" -path "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD"   "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/impl1/Practica8DSD_impl1.edi" "Practica8DSD_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Practica8DSD_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/impl1" -p "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD"  "Practica8DSD_impl1.ngo" "Practica8DSD_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Practica8DSD_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCInst0_SEDSTDBY" arg2="OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    216 blocks expanded
Complete the first expansion.
Writing 'Practica8DSD_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "Practica8DSD_impl1.ngd" -o "Practica8DSD_impl1_map.ncd" -pr "Practica8DSD_impl1.prf" -mp "Practica8DSD_impl1.mrp" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/impl1/Practica8DSD_impl1_synplify.lpf" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/Practica8DSD.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Practica8DSD_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

2 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="Reset_c"  />



Design Summary:
   Number of registers:     67 out of  7209 (1%)
      PFU registers:           67 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        69 out of  3432 (2%)
      SLICEs as Logic/ROM:     69 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         19 out of  3432 (1%)
   Number of LUT4s:        136 out of  6864 (2%)
      Number used as logic LUTs:         98
      Number used as distributed RAM:     0
      Number used as ripple logic:       38
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 115 (22%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net Clock_0: 40 loads, 40 rising, 0 falling (Driver: OSCInst0 )
   Number of Clock Enables:  2
     Net Enable_pad_RNIH3BG: 16 loads, 16 LSLICEs
     Net lowClk.un2_muxcount_i: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net Reset_c merged into GSR:  28
   Number of LSRs:  2
     Net lowClk.un2_count_i: 8 loads, 8 LSLICEs
     Net lowClk.un2_muxcount_i: 3 loads, 3 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net Address_c[1]: 28 loads
     Net Address_c[0]: 27 loads
     Net Address_c[2]: 21 loads
     Net Address_c[4]: 21 loads
     Net reed_c: 18 loads
     Net Enable_pad_RNIH3BG: 16 loads
     Net Address_c[3]: 15 loads
     Net mux_c[3]: 11 loads
     Net mux_c[0]: 10 loads
     Net disp4_2_i_0_a2[0]: 9 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

Dumping design to file Practica8DSD_impl1_map.ncd.

mpartrce -p "Practica8DSD_impl1.p2t" -f "Practica8DSD_impl1.p3t" -tf "Practica8DSD_impl1.pt" "Practica8DSD_impl1_map.ncd" "Practica8DSD_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Practica8DSD_impl1_map.ncd"
Wed Oct 24 02:28:57 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/asdf1/Documents/DigitalDesign/Practica8DSD/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Practica8DSD_impl1_map.ncd Practica8DSD_impl1.dir/5_1.ncd Practica8DSD_impl1.prf
Preference file: Practica8DSD_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Practica8DSD_impl1_map.ncd.
Design name: memROM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   21+4(JTAG)/336     7% used
                  21+4(JTAG)/115     22% bonded

   SLICE             69/3432          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 216
Number of Connections: 529

Pin Constraint Summary:
   21 out of 21 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    Clock_0 (driver: OSCInst0, clk load #: 40)


The following 1 signal is selected to use the secondary clock routing resources:
    Enable_pad_RNIH3BG (driver: SLICE_55, clk load #: 0, sr load #: 0, ce load #: 16)

Signal Reset_c is selected as Global Set/Reset.
Starting Placer Phase 0.
........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 42511.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  42498
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "Clock_0" from OSC on comp "OSCInst0" on site "OSC", clk load = 40
  SECONDARY "Enable_pad_RNIH3BG" from F0 on comp "SLICE_55" on site "R14C18D", clk load = 0, ce load = 16, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   21 + 4(JTAG) out of 336 (7.4%) PIO sites used.
   21 + 4(JTAG) out of 115 (21.7%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 12 / 29 ( 41%) | 2.5V       | -         |
| 2        | 1 / 29 (  3%)  | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 8 / 10 ( 80%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file Practica8DSD_impl1.dir/5_1.ncd.

0 connections routed; 529 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 02:29:03 10/24/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 02:29:03 10/24/18

Start NBR section for initial routing at 02:29:03 10/24/18
Level 1, iteration 1
0(0.00%) conflict; 396(74.86%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.916ns/0.000ns; real time: 6 secs 
Level 2, iteration 1
2(0.00%) conflicts; 392(74.10%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.960ns/0.000ns; real time: 6 secs 
Level 3, iteration 1
0(0.00%) conflict; 392(74.10%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.949ns/0.000ns; real time: 6 secs 
Level 4, iteration 1
14(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.357ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 02:29:03 10/24/18
Level 4, iteration 1
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.357ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.357ns/0.000ns; real time: 6 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.357ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 02:29:03 10/24/18

Start NBR section for re-routing at 02:29:03 10/24/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 9.357ns/0.000ns; real time: 6 secs 

Start NBR section for post-routing at 02:29:03 10/24/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 9.357ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 6 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  529 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Practica8DSD_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 9.357
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.307
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 7 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Practica8DSD_impl1.t2b" -w "Practica8DSD_impl1.ncd" -jedec "Practica8DSD_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Practica8DSD_impl1.ncd.
Design name: memROM
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Practica8DSD_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "Practica8DSD_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
