=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob115_shift18/Prob115_shift18_sample01 results\phi4_14b_0shot_temp0.0\Prob115_shift18/Prob115_shift18_sample01.sv dataset_code-complete-iccad2023/Prob115_shift18_test.sv dataset_code-complete-iccad2023/Prob115_shift18_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob115_shift18/Prob115_shift18_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'q' has 1966 mismatches. First mismatch occurred at time 160.
Hint: Total mismatched samples is 1966 out of 4041 samples

Simulation finished at 20206 ps
Mismatches: 1966 in 4041 samples


--- stderr ---
