{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1563111733287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1563111733287 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "openMSP430_fpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"openMSP430_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563111733309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563111733451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563111733451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563111733687 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1563111733699 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563111733903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563111733903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563111733903 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563111733903 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563111733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563111733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563111733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563111733918 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563111733918 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563111733918 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563111733922 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "173 173 " "No exact pin location assignment(s) for 173 pins of 173 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1563111734477 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/design.sdc " "Reading SDC File: '../scripts/design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563111734857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "design.sdc 41 FPGA_CLK1_50 port " "Ignored filter at design.sdc(41): FPGA_CLK1_50 could not be matched with a port" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563111734865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock design.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at design.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{FPGA_CLK1_50\} -period 1000.000 -waveform \{ 0.000 10.000 \} \[get_ports \{ FPGA_CLK1_50 \}\] " "create_clock -name \{FPGA_CLK1_50\} -period 1000.000 -waveform \{ 0.000 10.000 \} \[get_ports \{ FPGA_CLK1_50 \}\]" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563111734866 ""}  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "design.sdc 60 FPGA_CLK1_50 clock " "Ignored filter at design.sdc(60): FPGA_CLK1_50 could not be matched with a clock" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563111734866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 60 Argument -rise_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(60): Argument -rise_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{FPGA_CLK1_50\}\] -rise_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{FPGA_CLK1_50\}\] -rise_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020  " {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563111734867 ""}  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 60 Argument -rise_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(60): Argument -rise_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 61 Argument -rise_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(61): Argument -rise_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{FPGA_CLK1_50\}\] -fall_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{FPGA_CLK1_50\}\] -fall_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020  " {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563111734867 ""}  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 61 Argument -fall_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(61): Argument -fall_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 62 Argument -fall_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(62): Argument -fall_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{FPGA_CLK1_50\}\] -rise_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{FPGA_CLK1_50\}\] -rise_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020  " {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563111734867 ""}  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 62 Argument -rise_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(62): Argument -rise_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 63 Argument -fall_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(63): Argument -fall_from with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{FPGA_CLK1_50\}\] -fall_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{FPGA_CLK1_50\}\] -fall_to \[get_clocks \{FPGA_CLK1_50\}\]  0.020  " {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563111734868 ""}  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty design.sdc 63 Argument -fall_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements " "Ignored set_clock_uncertainty at design.sdc(63): Argument -fall_to with value \[get_clocks \{FPGA_CLK1_50\}\] contains zero elements" {  } { { "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563111734868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563111734869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563111734882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563111734882 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563111734883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node mclk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563111735169 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563111735169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk2~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node mclk2~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563111735169 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563111735169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "puc_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node puc_rst~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_r1_syn " "Destination node omsp_qwark:qwark_0\|sp_r1_syn" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[1\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[1\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[2\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[2\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[3\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[3\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[4\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[4\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[5\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[5\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[6\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[6\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[7\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[7\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[8\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[8\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark:qwark_0\|sp_seg_addr\[9\] " "Destination node omsp_qwark:qwark_0\|sp_seg_addr\[9\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 248 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563111735169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563111735169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563111735169 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_qwark_periph.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 2753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563111735169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563111735489 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563111735492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563111735492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563111735496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563111735500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563111735505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563111735505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563111735507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563111735599 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563111735601 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563111735601 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "170 unused 2.5V 140 30 0 " "Number of I/O pins in group: 170 (unused VREF, 2.5V VCCIO, 140 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1563111735609 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1563111735609 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1563111735609 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735610 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1563111735610 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1563111735610 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563111735611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1563111735611 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1563111735611 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "170 2.5 V 146 " "Can't place 170 pins with 2.5 V I/O standard because Fitter has only 146 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1563111735611 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1563111735611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563111735612 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563111736244 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1563111736256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg " "Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563111736414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 16 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563111736469 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 14 06:42:16 2019 " "Processing ended: Sun Jul 14 06:42:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563111736469 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563111736469 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563111736469 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563111736469 ""}
