<profile>

<section name = "Vivado HLS Report for 'resize_Loop_2_proc61'" level="0">
<item name = "Date">Fri Jan 31 23:06:17 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">moments</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.268, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">58141, 58141, 58141, 58141, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">58140, 58140, 323, -, -, 180, no</column>
<column name=" + Loop 1.1">320, 320, 2, 1, 1, 320, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 64</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 87</column>
<column name="Register">-, -, 33, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_92_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_fu_104_p2">+, 0, 0, 15, 9, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_86_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond_fu_98_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i1_reg_64">9, 2, 8, 16</column>
<column name="j2_reg_75">9, 2, 9, 18</column>
<column name="out_image_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_reg_119">1, 0, 1, 0</column>
<column name="i1_reg_64">8, 0, 8, 0</column>
<column name="i_reg_114">8, 0, 8, 0</column>
<column name="j2_reg_75">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, resize_Loop_2_proc61, return value</column>
<column name="out_image_V_V_dout">in, 24, ap_fifo, out_image_V_V, pointer</column>
<column name="out_image_V_V_empty_n">in, 1, ap_fifo, out_image_V_V, pointer</column>
<column name="out_image_V_V_read">out, 1, ap_fifo, out_image_V_V, pointer</column>
<column name="p_dst_data_V_din">out, 24, ap_fifo, p_dst_data_V, pointer</column>
<column name="p_dst_data_V_full_n">in, 1, ap_fifo, p_dst_data_V, pointer</column>
<column name="p_dst_data_V_write">out, 1, ap_fifo, p_dst_data_V, pointer</column>
</table>
</item>
</section>
</profile>
