
---------- Begin Simulation Statistics ----------
final_tick                               371587225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240667                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660600                       # Number of bytes of host memory used
host_op_rate                                   443355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   415.51                       # Real time elapsed on the host
host_tick_rate                              894289320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371587                       # Number of seconds simulated
sim_ticks                                371587225000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715872                       # CPI: cycles per instruction
system.cpu.discardedOps                          4415                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       153853502                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269116                       # IPC: instructions per cycle
system.cpu.numCycles                        371587225                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       217733723                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1311927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2628201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1315569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2631917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            283                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658361                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650067                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650247                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648838                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986770                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2733                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     83749435                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83749435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83749490                       # number of overall hits
system.cpu.dcache.overall_hits::total        83749490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631227                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 350614096000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 350614096000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 350614096000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 350614096000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030461                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030461                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030461                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030461                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133251.987773                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133251.987773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133251.177492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133251.177492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1315398                       # number of writebacks
system.cpu.dcache.writebacks::total           1315398                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168134369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168134369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168135583000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168135583000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015236                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015236                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127755.077245                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127755.077245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127755.223103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127755.223103                       # average overall mshr miss latency
system.cpu.dcache.replacements                1315564                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 115738.095238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 115738.095238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113946.524064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113946.524064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 350589791000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 350589791000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133253.385689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133253.385689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1315881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1315881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168113061000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168113061000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127757.039580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127757.039580                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           55                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            55                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.225352                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.225352                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1214000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1214000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.112676                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       151750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       151750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.763851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.635807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.763851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174077646                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174077646                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071354                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086501                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169211                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32004726                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32004726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32004726                       # number of overall hits
system.cpu.icache.overall_hits::total        32004726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          272                       # number of overall misses
system.cpu.icache.overall_misses::total           272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33108000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33108000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33108000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33108000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32004998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32004998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32004998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32004998                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 121720.588235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 121720.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 121720.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 121720.588235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32564000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32564000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 119720.588235                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 119720.588235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 119720.588235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 119720.588235                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32004726                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32004726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33108000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33108000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32004998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32004998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 121720.588235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 121720.588235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32564000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32564000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 119720.588235                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 119720.588235                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           229.263734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32004998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          117665.433824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.263734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.447781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.447781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64010268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64010268                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 371587225000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               184218810                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                  41                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.demand_misses::.cpu.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316035                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               264                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316035                       # number of overall misses
system.l2.overall_misses::total               1316299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31500000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164186205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164217705000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31500000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164186205000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164217705000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1316348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1316348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999969                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999969                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119318.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124758.235913                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124757.144843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119318.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124758.235913                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124757.144843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1311799                       # number of writebacks
system.l2.writebacks::total                   1311799                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316290                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26136000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 137864768000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 137890904000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26136000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 137864768000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 137890904000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999956                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99376.425856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104758.312709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104757.237387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99376.425856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104758.312709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104757.237387                       # average overall mshr miss latency
system.l2.replacements                        1312194                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1315398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1315398                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1315398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1315398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315875                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164165273000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164165273000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1315881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1315881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124757.498243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124757.498243                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 137847773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137847773000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104757.498243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104757.498243                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31500000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31500000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119318.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119318.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26136000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26136000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99376.425856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99376.425856                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.820513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       130825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       130825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     16995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.779487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.779487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 111809.210526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111809.210526                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.695495                       # Cycle average of tags in use
system.l2.tags.total_refs                     2631852                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999447                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.357306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4036.338189                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986254                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22371178                       # Number of tag accesses
system.l2.tags.data_accesses                 22371178                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5247196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000238290750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       264227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       264227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7958895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5011803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316290                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1311799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265160                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5247196                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265160                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5247196                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 254875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 254876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 262781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 263486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 264229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 264230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 264230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 264230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 264231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 264229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 256326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 255620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       264227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.926593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.848146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.689935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        264225    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        264227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       264227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.858550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.850647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.539846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              745      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              704      0.27%      0.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15804      5.98%      6.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              705      0.27%      6.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           246260     93.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        264227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336970240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335820544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    906.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    903.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  371587126000                       # Total gap between requests
system.mem_ctrls.avgGap                     141390.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        67328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336902912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    335818560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 181190.297917265591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 906659027.365647435188                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 903740864.611263155937                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1052                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264108                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5247196                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     42532000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 241838166500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8812149352000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     40429.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45940.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1679401.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        67328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336902912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336970240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    335820544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    335820544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          263                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1316027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1316290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1311799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1311799                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       181190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    906659027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        906840218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       181190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       181190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    903746204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       903746204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    903746204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       181190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    906659027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1810586422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5265160                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5247165                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       327848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328044                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       327812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       327808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       327884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       327916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327928                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            143158948500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26325800000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       241880698500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                27189.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45939.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4740189                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4709629                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1062507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   633.208817                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   499.786721                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   374.011782                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        29414      2.77%      2.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21763      2.05%      4.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       424227     39.93%     44.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7355      0.69%     45.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        51506      4.85%     50.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9633      0.91%     51.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        38185      3.59%     54.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        12242      1.15%     55.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       468182     44.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1062507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336970240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          335818560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              906.840218                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              903.740865                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3793946100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2016530175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18799591440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13697661060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  84748875090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  71322020640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  223711089225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   602.041928                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 181618574500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 177560670500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3792353880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2015683890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18793650960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13692540240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  84729821130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  71338066080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  223694580900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   601.997501                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 181657599500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 177521645500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1311799                       # Transaction distribution
system.membus.trans_dist::CleanEvict              112                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315875                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315875                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3944491                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3944491                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672790784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672790784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316290                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316290                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         23616985000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22793495250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2627197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1315881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1315881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           272                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          549                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947716                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3948265                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673657344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673728256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1312194                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335820544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2628542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2628203     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    339      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2628542                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 371587225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        13155141000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2448999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11844691992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
