(window.webpackJsonp=window.webpackJsonp||[]).push([[7],{208:function(e,n,r){"use strict";var t=r(72);r.n(t).a},223:function(e,n,r){"use strict";r.r(n);r(208);var t=r(0),o=Object(t.a)({},(function(){var e=this,n=e.$createElement,r=e._self._c||n;return r("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[r("ProfileSection",{attrs:{frontmatter:e.$page.frontmatter}}),e._v(" "),r("h2",{attrs:{id:"about-me"}},[e._v("About Me")]),e._v(" "),r("p",[e._v("I am an associate professor in "),r("a",{attrs:{href:"https://lab.things.ac.cn",target:"_blank",rel:"noopener noreferrer"}},[e._v("ThingsLAB"),r("OutboundLink")],1),e._v(" in Institute of Computing Technology, Chinese Academy of Sciences. I got my Ph.D degree in Department of Electrical and Electronic Engineering at The University of Hong Kong in 2016, advised by "),r("a",{attrs:{href:"http://www.eee.hku.hk/~hso",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Hayden Kwok-Hay So"),r("OutboundLink")],1),e._v(" and "),r("a",{attrs:{href:"http://www.eee.hku.hk/~nwong",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Ngai Wong"),r("OutboundLink")],1),e._v(". Then I worked as a research fellow in Xtra group led by "),r("a",{attrs:{href:"https://www.comp.nus.edu.sg/~hebs/",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Bingsheng He"),r("OutboundLink")],1),e._v(" in National University of Singapore.")]),e._v(" "),r("h2",{attrs:{id:"news"}},[e._v("News")]),e._v(" "),r("ul",[r("li",[e._v('[Jan 2020] Our paper "BitPruner: Network Pruning for Bit-Serial Accelerators" is accepted by DAC\'20.')])]),e._v(" "),r("h2",{attrs:{id:"education"}},[e._v("Education")]),e._v(" "),r("ul",[r("li",[e._v("Ph.D. in Computer Engineering, The University of Hong Kong, 2011-2016")]),e._v(" "),r("li",[e._v("M.Eng. in Electronic Engineering, Harbin Institute of Technology, 2007-2009")]),e._v(" "),r("li",[e._v("B.Eng. in Electronic Engineering, Harbin Institute of Technology, 2003-2007")])]),e._v(" "),r("h2",{attrs:{id:"projects"}},[e._v("Projects")]),e._v(" "),r("ul",[r("li",[e._v("DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family")]),e._v(" "),r("li",[e._v("QuickDough: a rapid loop acceleration on closely coupled CPU-FPGA architectures")]),e._v(" "),r("li",[e._v("Large-scale graph processing on heterogeneous CPU-FPGA architectures")])]),e._v(" "),r("h2",{attrs:{id:"services"}},[e._v("Services")]),e._v(" "),r("ul",[r("li",[e._v("Review for:\n"),r("ul",[r("li",[e._v("IEEE Transactions on Very Large Scale Integration (TVLSI)")]),e._v(" "),r("li",[e._v("Journal of Computer Methods and Programs in Biomedicine\n")])])])])],1)}),[],!1,null,null,null);n.default=o.exports},72:function(e,n,r){}}]);