var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[33.4103, 19.1346, 15.7263, 17.2682, 35.6424], "total":[330057, 586982, 2024, 2053, 1352], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:58 (_ALoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_AFeeder_channel)", "type":"resource", "data":[11, 24582, 205, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 8192 bits wide by 256 deep."}, {"type":"brief", "text":"8192b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:61 (_BLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":61}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_BFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_Out_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.114655, 0.084823, 0.0393036, 0, 0], "total_kernel_resources":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder", "compute_units":1, "type":"function", "total_percent":[3.79074, 2.24505, 1.72764, 3.52359, 0], "total_kernel_resources":[34138, 64484, 413, 0, 388], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:138)\\n - \'_118\' (a.cl:265)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":138}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":265}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:135)\\n - \'_AFeeder_in_v_temp\' (a.cl:137)\\n - \'_49\' (a.cl:184)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":135}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":137}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":184}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:134)", "type":"resource", "data":[5728, 16384, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":134}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width"}]}, {"name":"a.cl:139 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":139}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 16 reads and 16 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_AFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:139", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":139}]]}, {"name":"a.cl:155", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":155}]]}]}]}, {"name":"kernel_AFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2470, 22597, 0, 0, 385], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2470, 22597, 0, 0, 385]}]}, {"name":"Feedback", "type":"resource", "data":[7104, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:137", "type":"resource", "data":[423, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":137}]]}, {"name":"a.cl:138", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":138}]]}, {"name":"a.cl:150", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":150}]]}, {"name":"a.cl:260", "type":"resource", "data":[6656, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":260}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[4147, 8252, 205, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:137", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":137}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:150", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":150}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:159", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":159}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:196", "type":"resource", "data":[560, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":196}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[512, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":203}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:207", "type":"resource", "data":[32, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":207}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[544, 384, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "children":[{"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"139"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:232", "type":"resource", "data":[96, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":232}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[96, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:244", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":244}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:248", "type":"resource", "data":[4768, 8848, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":16, "data":[4256, 8336, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"139"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:257", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":257}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:260", "type":"resource", "data":[7527, 6850, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":260}]], "children":[{"name":"32-bit Select", "type":"resource", "count":240, "data":[7524, 6848, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:265", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":265}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[0.855403, 0.574203, 0.338113, 0.375395, 0.0347222], "total_kernel_resources":[8416, 12620, 44, 1.5, 115], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"85"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_ALoader_s0_j\' (a.cl:79)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:79)", "type":"resource", "data":[24, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 129, 0, 0, 0]}, {"name":"a.cl:73", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":73}]]}, {"name":"a.cl:75", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:82", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:68", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":68}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:126", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":126}]]}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[23, 521, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[23, 521, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[97, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:75", "type":"resource", "data":[68.3333, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:79", "type":"resource", "data":[21.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[82, 143, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[275, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[209, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":106}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[75, 451, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[75, 451, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[244, 341, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:106", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[101.833, 146, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:79", "type":"resource", "data":[81.1667, 125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]]}, {"name":"a.cl:82", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[136, 245, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:79", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":91}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[61, 685, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[61, 685, 0, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[216, 216, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:106", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[57.6667, 108.667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:79", "type":"resource", "data":[29.3333, 25.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]]}, {"name":"a.cl:82", "type":"resource", "data":[68, 11, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]]}, {"name":"a.cl:91", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[209, 382, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:82", "type":"resource", "data":[78.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2.5, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":92}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[171, 1479, 2, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[171, 1479, 2, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[209, 312, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"a.cl:78", "type":"resource", "data":[18, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":78}]]}, {"name":"a.cl:79", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]]}, {"name":"a.cl:82", "type":"resource", "data":[22.5, 7.5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[51, 83, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":85}]]}, {"name":"a.cl:87", "type":"resource", "data":[35, 74, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[35, 74, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":89}]]}, {"name":"a.cl:96", "type":"resource", "data":[4.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[438, 834, 0, 0, 42], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:85", "type":"resource", "data":[72, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[59, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":107}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[3236, 4779, 42, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:117", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":117}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder", "compute_units":1, "type":"function", "total_percent":[1.89341, 1.07987, 0.894687, 2.65336, 0], "total_kernel_resources":[17073, 33394, 311, 0, 154], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:342)\\n - \'_231\' (a.cl:468)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":342}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":468}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:339)\\n - \'_BFeeder_in_v_temp\' (a.cl:341)\\n - \'_163\' (a.cl:388)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":339}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":341}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":388}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:338)", "type":"resource", "data":[2608, 8192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":338}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width"}]}, {"name":"a.cl:343 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 208, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":343}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_BFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:343", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":343}]]}, {"name":"a.cl:359", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":359}]]}]}]}, {"name":"kernel_BFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1023, 12379, 0, 0, 151], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1023, 12379, 0, 0, 151]}]}, {"name":"Feedback", "type":"resource", "data":[3776, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:341", "type":"resource", "data":[423, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":341}]]}, {"name":"a.cl:342", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":342}]]}, {"name":"a.cl:354", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":354}]]}, {"name":"a.cl:463", "type":"resource", "data":[3328, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":463}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2099, 4156, 103, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:341", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":341}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:354", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":354}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:363", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":363}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:400", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":400}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:407", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":407}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:411", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":411}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:429", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"343"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:436", "type":"resource", "data":[48, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":436}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[48, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:448", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":448}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:451", "type":"resource", "data":[2640, 4680, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"343"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:460", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":460}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:463", "type":"resource", "data":[3413, 2658, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":463}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3410, 2656, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:468", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":468}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader", "compute_units":1, "type":"function", "total_percent":[0.802315, 0.540659, 0.315527, 0.375395, 0.0347222], "total_kernel_resources":[8110, 11777, 44, 1.5, 99], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"289"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:279)\\n - \'_BLoader_s0_j\' (a.cl:283)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:279)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:283)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:286)", "type":"resource", "data":[32, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"kernel_BLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 196, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 129, 0, 0, 0]}, {"name":"a.cl:277", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:286", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:272", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":272}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:330", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":330}]]}]}]}, {"name":"kernel_BLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 311, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 311, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[97, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[68.3333, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:283", "type":"resource", "data":[21.6667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[48, 77, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[159, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":282}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[209, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[60, 631, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[60, 631, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[147, 147, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[49.1667, 42.6667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:283", "type":"resource", "data":[70.8333, 98.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]]}, {"name":"a.cl:286", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[104, 181, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:279", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[78, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:295", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":295}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":310}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[53, 523, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[53, 523, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[197, 182, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:279", "type":"resource", "data":[22.6667, 42.6667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]]}, {"name":"a.cl:282", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:283", "type":"resource", "data":[29.3333, 25.3333, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]]}, {"name":"a.cl:286", "type":"resource", "data":[84, 43, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]]}, {"name":"a.cl:295", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":295}]]}, {"name":"a.cl:310", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":310}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[159, 284, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:286", "type":"resource", "data":[78.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2.5, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":296}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:297", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":297}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":300}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[159, 1348, 2, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[159, 1348, 2, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[208, 312, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 64, 0, 0, 0]}, {"name":"a.cl:282", "type":"resource", "data":[18, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":282}]]}, {"name":"a.cl:283", "type":"resource", "data":[9, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]]}, {"name":"a.cl:286", "type":"resource", "data":[22.5, 7.5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]]}, {"name":"a.cl:289", "type":"resource", "data":[51, 83, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":289}]]}, {"name":"a.cl:291", "type":"resource", "data":[35, 76, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":291}]]}, {"name":"a.cl:293", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":293}]]}, {"name":"a.cl:300", "type":"resource", "data":[4.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":300}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[405, 769, 0, 0, 39], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:289", "type":"resource", "data":[73, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":289}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:291", "type":"resource", "data":[92, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":291}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":4, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:293", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":293}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:308", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":308}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":309}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":310}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":311}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:311", "type":"resource", "data":[3236, 4779, 42, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":311}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:321", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":321}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[6.02673, 2.92519, 3.23975, 2.61923, 35.5903], "total_kernel_resources":[43671.3, 120923, 307, 2049.5, 546], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_channel_array\' (a.cl:479)\\n - \'_248\' (a.cl:547)\\n - \'_253\' (a.cl:559)\\n - \'_255\' (a.cl:562)", "type":"resource", "data":[4053, 17861, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":479}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":547}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":559}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":562}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"256 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n256 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_channel_array\' (a.cl:478)\\n - \'_257\' (a.cl:566)\\n - \'_262\' (a.cl:578)\\n - \'_264\' (a.cl:581)", "type":"resource", "data":[1695, 7663, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":566}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":578}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":581}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:490)\\n - \'_315\' (a.cl:674)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":490}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":674}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:482)\\n - \'_328\' (a.cl:702)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":482}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":702}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:481)\\n - \'_272\' (a.cl:596)", "type":"resource", "data":[896, 1792, 128, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":481}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":596}]], "details":[{"type":"text", "text":"Type: Shift Register (256 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 10 and depth 1"}, {"type":"text", "text":"128 registers of width 32 and depth 512"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 10 width by 1 depth,\\n128 regs, 32 width by 512 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j\' (a.cl:497)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:500)", "type":"resource", "data":[31, 138, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:489)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":489}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:482)", "type":"resource", "data":[840, 1680, 120, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":482}]], "details":[{"type":"text", "text":"Type: Shift Register (240 or fewer tap points)"}, {"type":"text", "text":"120 registers of width 10 and depth 1"}, {"type":"text", "text":"120 registers of width 32 and depth 512"}, {"type":"brief", "text":"Shift Register,\\n120 regs, 10 width by 1 depth,\\n120 regs, 32 width by 512 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 506, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 375, 0, 0, 0]}, {"name":"a.cl:495", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":495}]]}, {"name":"a.cl:497", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:630", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":630}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:474", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":474}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:495", "type":"resource", "data":[151, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":495}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:497", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:630", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":630}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:716", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":716}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:478", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}]]}, {"name":"a.cl:497", "type":"resource", "data":[32, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:535", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":535}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[32, 45, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:478", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:497", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:535", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":535}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 75, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[67, 76, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:478", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}]]}, {"name":"a.cl:489", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":489}]]}, {"name":"a.cl:491", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":491}]]}, {"name":"a.cl:497", "type":"resource", "data":[33, 54, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:500", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]]}, {"name":"a.cl:535", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":535}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[103, 182, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:478", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":503}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:535", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":535}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:631", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":631}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5440, 75498, 52, 0, 522], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5440, 75498, 52, 0, 522]}]}, {"name":"Feedback", "type":"resource", "data":[6051.28, 2960, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:478", "type":"resource", "data":[53.1428, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}]]}, {"name":"a.cl:479", "type":"resource", "data":[82.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":479}]]}, {"name":"a.cl:481", "type":"resource", "data":[704, 320, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":481}]]}, {"name":"a.cl:482", "type":"resource", "data":[663.5, 300, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":482}]]}, {"name":"a.cl:489", "type":"resource", "data":[6, 27, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":489}]]}, {"name":"a.cl:490", "type":"resource", "data":[2.33333, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":490}]]}, {"name":"a.cl:491", "type":"resource", "data":[6, 27, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":491}]]}, {"name":"a.cl:492", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":492}]]}, {"name":"a.cl:497", "type":"resource", "data":[49, 116, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]]}, {"name":"a.cl:500", "type":"resource", "data":[57, 69, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]]}, {"name":"a.cl:503", "type":"resource", "data":[23, 79, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":503}]]}, {"name":"a.cl:505", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":505}]]}, {"name":"a.cl:507", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":507}]]}, {"name":"a.cl:522", "type":"resource", "data":[704, 320, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":522}]]}, {"name":"a.cl:534", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":534}]]}, {"name":"a.cl:535", "type":"resource", "data":[53.1428, 14, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":535}]]}, {"name":"a.cl:537", "type":"resource", "data":[18.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":537}]]}, {"name":"a.cl:538", "type":"resource", "data":[82.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":538}]]}, {"name":"a.cl:547", "type":"resource", "data":[18.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":547}]]}, {"name":"a.cl:551", "type":"resource", "data":[18.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":551}]]}, {"name":"a.cl:559", "type":"resource", "data":[18.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":559}]]}, {"name":"a.cl:562", "type":"resource", "data":[18.2857, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":562}]]}, {"name":"a.cl:566", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":566}]]}, {"name":"a.cl:570", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":570}]]}, {"name":"a.cl:578", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":578}]]}, {"name":"a.cl:581", "type":"resource", "data":[9.14286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":581}]]}, {"name":"a.cl:616", "type":"resource", "data":[704.5, 320, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":616}]]}, {"name":"a.cl:621", "type":"resource", "data":[704, 320, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":621}]]}, {"name":"a.cl:631", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":631}]]}, {"name":"a.cl:637", "type":"resource", "data":[3.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":637}]]}, {"name":"a.cl:656", "type":"resource", "data":[2, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":656}]]}, {"name":"a.cl:657", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":657}]]}, {"name":"a.cl:673", "type":"resource", "data":[2, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":673}]]}, {"name":"a.cl:695", "type":"resource", "data":[660, 300, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":695}]]}, {"name":"a.cl:702", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":702}]]}, {"name":"a.cl:703", "type":"resource", "data":[660, 300, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":703}]]}, {"name":"a.cl:704", "type":"resource", "data":[660, 300, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":704}]]}, {"name":"a.cl:708", "type":"resource", "data":[2, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":708}]]}, {"name":"a.cl:709", "type":"resource", "data":[2, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":709}]]}, {"name":"a.cl:710", "type":"resource", "data":[2, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":710}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[220, 393, 7, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:478", "type":"resource", "data":[839.917, 374.667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":478}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[832.917, 374.667, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[5.5, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:479", "type":"resource", "data":[1708.83, 978.667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":479}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1708.83, 978.667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:481", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":481}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[320, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:482", "type":"resource", "data":[334.75, 4.75, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":482}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.75, 4.75, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[300, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":489}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:490", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":490}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:491", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":491}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[67, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":503}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[115, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":505}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:507", "type":"resource", "data":[89, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":507}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:522", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":522}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[320, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:531", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":531}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:534", "type":"resource", "data":[1056.17, 450.667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":534}]], "children":[{"name":"32-bit Select", "type":"resource", "count":192, "data":[1055.17, 450.667, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:535", "type":"resource", "data":[839.917, 374.667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":535}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[832.917, 374.667, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[5.5, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:537", "type":"resource", "data":[2175.33, 1242.67, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":537}]], "children":[{"name":"32-bit Select", "type":"resource", "count":384, "data":[2174.33, 1242.67, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:538", "type":"resource", "data":[1708.83, 978.667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":538}]], "children":[{"name":"32-bit Select", "type":"resource", "count":256, "data":[1708.83, 978.667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:547", "type":"resource", "data":[465.5, 264, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":547}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[465.5, 264, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:551", "type":"resource", "data":[465.5, 264, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":551}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[465.5, 264, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:559", "type":"resource", "data":[465.5, 264, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":559}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[465.5, 264, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:562", "type":"resource", "data":[465.5, 264, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":562}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[465.5, 264, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:566", "type":"resource", "data":[222.25, 76, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":566}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[222.25, 76, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:570", "type":"resource", "data":[222.25, 76, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":570}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[222.25, 76, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:578", "type":"resource", "data":[222.25, 76, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":578}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[222.25, 76, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:581", "type":"resource", "data":[222.25, 76, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":581}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[222.25, 76, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:588", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":588}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:597", "type":"resource", "data":[4096, 4096, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":597}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[4096, 4096, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:609", "type":"resource", "data":[0, 0, 0, 2048, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":609}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 4", "type":"resource", "count":512, "data":[0, 0, 0, 2048, 0]}], "replace_name":"true"}, {"name":"a.cl:616", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":616}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[320, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:621", "type":"resource", "data":[352, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":621}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":128, "data":[320, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":256, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:627", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":627}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:632", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":632}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:633", "type":"resource", "data":[3328, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":633}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[3328, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:645", "type":"resource", "data":[43, 33, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":645}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:649", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":649}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:651", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":651}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[1.16667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":653}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:654", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":654}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:656", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":656}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:673", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":673}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:675", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":675}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:676", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":676}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:680", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":680}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:695", "type":"resource", "data":[334.75, 4.75, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":695}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.75, 4.75, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[300, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:703", "type":"resource", "data":[334.75, 4.75, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":703}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.75, 4.75, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[300, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:704", "type":"resource", "data":[334.75, 4.75, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":704}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":120, "data":[4.75, 4.75, 0, 0, 0]}, {"name":"10-bit Integer Subtract", "type":"resource", "count":120, "data":[300, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":240, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:708", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":708}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:709", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":709}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:710", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":710}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.388, 0.231374, 0.17562, 0.145039, 0], "total_kernel_resources":[3438, 6555, 17, 0, 44], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:724)\\n - \'_338\' (a.cl:744)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":724}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":744}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (a.cl:727)\\n - \'_unloader_s0_j\' (a.cl:730)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}], [{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:727)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 163, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 129, 0, 0, 0]}, {"name":"a.cl:727", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:720", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":720}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:727", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:751", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":751}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 146, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 146, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[120, 170, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:724", "type":"resource", "data":[36, 16.5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":724}]]}, {"name":"a.cl:725", "type":"resource", "data":[36, 16.5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":725}]]}, {"name":"a.cl:727", "type":"resource", "data":[42.6667, 137, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]]}, {"name":"a.cl:730", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[31, 44, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:724", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":724}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:725", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":725}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:727", "type":"resource", "data":[142, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[168, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[37, 214, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[37, 214, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[112, 145, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:724", "type":"resource", "data":[30.5, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":724}]]}, {"name":"a.cl:725", "type":"resource", "data":[30.5, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":725}]]}, {"name":"a.cl:727", "type":"resource", "data":[18, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]]}, {"name":"a.cl:730", "type":"resource", "data":[33, 77, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[68, 113, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:730", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[42, 205, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[23, 38, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}]}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[107, 508, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[107, 508, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[88, 101, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:724", "type":"resource", "data":[8.16667, 22.6667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":724}]]}, {"name":"a.cl:725", "type":"resource", "data":[8.16667, 22.6667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":725}]]}, {"name":"a.cl:727", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]]}, {"name":"a.cl:730", "type":"resource", "data":[32, 20, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]]}, {"name":"a.cl:733", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":733}]]}, {"name":"a.cl:740", "type":"resource", "data":[4.16667, 4.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":740}]]}, {"name":"a.cl:743", "type":"resource", "data":[4.16667, 4.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":743}]]}, {"name":"a.cl:744", "type":"resource", "data":[4.16667, 4.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":744}]]}, {"name":"a.cl:745", "type":"resource", "data":[4.16667, 4.66667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":745}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[277, 513, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:724", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":724}]], "children":[{"name":"5-bit Select", "type":"resource", "count":3, "data":[1.83333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:725", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":725}]], "children":[{"name":"5-bit Select", "type":"resource", "count":3, "data":[1.83333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:733", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":733}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:735", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":735}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":737}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":739}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:740", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":740}]], "children":[{"name":"5-bit Select", "type":"resource", "count":3, "data":[1.83333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:742", "type":"resource", "data":[348, 2436, 17, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":742}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:743", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":743}]], "children":[{"name":"5-bit Select", "type":"resource", "count":3, "data":[1.83333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:744", "type":"resource", "data":[34.3333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":744}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":3, "data":[1.83333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:745", "type":"resource", "data":[2.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":745}]], "children":[{"name":"5-bit Select", "type":"resource", "count":3, "data":[1.83333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_ALoader_channel)","type":"resource"},{"data":[11,24582,205,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":60}]],"details":[{"text":"Channel is implemented 8192 bits wide by 256 deep.","type":"text"},{"text":"8192b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_AFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":61}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:61 (_BLoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":63}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_BFeeder_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":64}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_Out_channel)","type":"resource"}],"data":[55,40734,341,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1463,1467,0,0,6],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1463,1467,0,0,6],"total_percent":[0.114655,0.084823,0.0393036,0,0],"type":"function"},{"children":[{"data":[11264,8268,205,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:138)\\n - \'_118\' (a.cl:265)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:135)\\n - \'_AFeeder_in_v_temp\' (a.cl:137)\\n - \'_49\' (a.cl:184)","type":"resource"},{"data":[5728,16384,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32","type":"text"},{"text":"Register,\\n256 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:134)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:139 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[2470,22597,0,0,385],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[2470,22597,0,0,385],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":137}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":137}]],"name":"/home/u146718/syrk_lab/s10/a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":150}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":150}]],"name":"/home/u146718/syrk_lab/s10/a.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":159}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":159}]],"name":"/home/u146718/syrk_lab/s10/a.cl:159","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":196}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[560,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":196}]],"name":"/home/u146718/syrk_lab/s10/a.cl:196","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":203}]],"name":"32-bit Integer Add","type":"resource"}],"data":[512,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":203}]],"name":"/home/u146718/syrk_lab/s10/a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":207}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":207}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[32,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":207}]],"name":"/home/u146718/syrk_lab/s10/a.cl:207","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":225}]],"name":"Store","type":"resource"}],"data":[544,384,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":225}]],"name":"/home/u146718/syrk_lab/s10/a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[96,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":232}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[96,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":232}]],"name":"/home/u146718/syrk_lab/s10/a.cl:232","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":244}]],"name":"1-bit Xor","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":244}]],"name":"/home/u146718/syrk_lab/s10/a.cl:244","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":248}]],"name":"32-bit Select","type":"resource"},{"count":16,"data":[4256,8336,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":248}]],"name":"Load","type":"resource"}],"data":[4768,8848,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":248}]],"name":"/home/u146718/syrk_lab/s10/a.cl:248","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":257}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":257}]],"name":"/home/u146718/syrk_lab/s10/a.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":240,"data":[7524,6848,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":260}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":260}]],"name":"Channel Write","type":"resource"}],"data":[7527,6850,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":260}]],"name":"/home/u146718/syrk_lab/s10/a.cl:260","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":265}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":265}]],"name":"/home/u146718/syrk_lab/s10/a.cl:265","replace_name":"true","type":"resource"}],"compute_units":1,"data":[34138,64484,413,0,388],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":134}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder","total_kernel_resources":[34138,64484,413,0,388],"total_percent":[3.79074,2.24505,1.72764,3.52359,0],"type":"function"},{"children":[{"data":[1651,2627,0,0,81],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_ALoader_s0_j\' (a.cl:79)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:79)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"children":[{"count":5,"data":[330,3265,2,0,28],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[362,3265,2,0,28],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":73}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":73}]],"name":"/home/u146718/syrk_lab/s10/a.cl:73","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"33-bit Select","type":"resource"}],"data":[394,37,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"name":"/home/u146718/syrk_lab/s10/a.cl:75","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[3.5,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[114.5,3,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":82}]],"name":"/home/u146718/syrk_lab/s10/a.cl:82","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":78}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":78}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":78}]],"name":"/home/u146718/syrk_lab/s10/a.cl:78","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[287,35,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":79}]],"name":"/home/u146718/syrk_lab/s10/a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":106}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"}],"data":[87,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":106}]],"name":"/home/u146718/syrk_lab/s10/a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":91}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":91}]],"name":"/home/u146718/syrk_lab/s10/a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":92}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":92}]],"name":"/home/u146718/syrk_lab/s10/a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":93}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":93}]],"name":"/home/u146718/syrk_lab/s10/a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":96}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":96}]],"name":"1-bit Or","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":96}]],"name":"/home/u146718/syrk_lab/s10/a.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"5-bit Select","type":"resource"}],"data":[72,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}]],"name":"/home/u146718/syrk_lab/s10/a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":87}]],"name":"/home/u146718/syrk_lab/s10/a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"5-bit Select","type":"resource"}],"data":[59,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":89}]],"name":"/home/u146718/syrk_lab/s10/a.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":104}]],"name":"/home/u146718/syrk_lab/s10/a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":105}]],"name":"/home/u146718/syrk_lab/s10/a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":107}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":107}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":107}]],"name":"Load","type":"resource"}],"data":[3652,4779,42,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":107}]],"name":"/home/u146718/syrk_lab/s10/a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":117}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":117}]],"name":"/home/u146718/syrk_lab/s10/a.cl:117","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8416,12620,44,1.5,115],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":75}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":85}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[8416,12620,44,1.5,115],"total_percent":[0.855403,0.574203,0.338113,0.375395,0.0347222],"type":"function"},{"children":[{"data":[5888,4172,103,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:342)\\n - \'_231\' (a.cl:468)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:339)\\n - \'_BFeeder_in_v_temp\' (a.cl:341)\\n - \'_163\' (a.cl:388)","type":"resource"},{"data":[2608,8192,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32","type":"text"},{"text":"Register,\\n128 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:338)","type":"resource"},{"data":[0,0,208,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:343 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1023,12379,0,0,151],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[1023,12379,0,0,151],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":341}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":341}]],"name":"/home/u146718/syrk_lab/s10/a.cl:341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":354}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":354}]],"name":"/home/u146718/syrk_lab/s10/a.cl:354","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":363}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":363}]],"name":"/home/u146718/syrk_lab/s10/a.cl:363","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":400}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":400}]],"name":"/home/u146718/syrk_lab/s10/a.cl:400","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":407}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":407}]],"name":"/home/u146718/syrk_lab/s10/a.cl:407","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":411}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":411}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":411}]],"name":"/home/u146718/syrk_lab/s10/a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":429}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":429}]],"name":"/home/u146718/syrk_lab/s10/a.cl:429","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[48,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":436}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[48,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":436}]],"name":"/home/u146718/syrk_lab/s10/a.cl:436","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":448}]],"name":"1-bit Xor","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":448}]],"name":"/home/u146718/syrk_lab/s10/a.cl:448","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":451}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":451}]],"name":"Load","type":"resource"}],"data":[2640,4680,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":451}]],"name":"/home/u146718/syrk_lab/s10/a.cl:451","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":460}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":460}]],"name":"/home/u146718/syrk_lab/s10/a.cl:460","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3410,2656,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":463}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":463}]],"name":"Channel Write","type":"resource"}],"data":[3413,2658,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":463}]],"name":"/home/u146718/syrk_lab/s10/a.cl:463","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":468}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":468}]],"name":"/home/u146718/syrk_lab/s10/a.cl:468","replace_name":"true","type":"resource"}],"compute_units":1,"data":[17073,33394,311,0,154],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":338}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder","total_kernel_resources":[17073,33394,311,0,154],"total_percent":[1.89341,1.07987,0.894687,2.65336,0],"type":"function"},{"children":[{"data":[1385,2106,0,0,67],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:279)\\n - \'_BLoader_s0_j\' (a.cl:283)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:279)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:283)","type":"resource"},{"data":[32,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:286)","type":"resource"},{"children":[{"count":5,"data":[290,2942,2,0,26],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[322,2942,2,0,26],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":277}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":277}]],"name":"/home/u146718/syrk_lab/s10/a.cl:277","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"33-bit Select","type":"resource"}],"data":[394,38,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"name":"/home/u146718/syrk_lab/s10/a.cl:279","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[3.5,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[114.5,3,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":286}]],"name":"/home/u146718/syrk_lab/s10/a.cl:286","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":282}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":282}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":282}]],"name":"/home/u146718/syrk_lab/s10/a.cl:282","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[287,34,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":283}]],"name":"/home/u146718/syrk_lab/s10/a.cl:283","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":295}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":295}]],"name":"/home/u146718/syrk_lab/s10/a.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":310}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":310}]],"name":"32-bit Integer Add","type":"resource"}],"data":[87,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":310}]],"name":"/home/u146718/syrk_lab/s10/a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":296}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":296}]],"name":"/home/u146718/syrk_lab/s10/a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":297}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":297}]],"name":"/home/u146718/syrk_lab/s10/a.cl:297","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":300}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":300}]],"name":"1-bit Or","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":300}]],"name":"/home/u146718/syrk_lab/s10/a.cl:300","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"5-bit Select","type":"resource"}],"data":[73,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}]],"name":"/home/u146718/syrk_lab/s10/a.cl:289","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"6-bit Integer Compare","type":"resource"},{"count":4,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"6-bit Select","type":"resource"}],"data":[92,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":291}]],"name":"/home/u146718/syrk_lab/s10/a.cl:291","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":293}]],"name":"/home/u146718/syrk_lab/s10/a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":308}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":308}]],"name":"/home/u146718/syrk_lab/s10/a.cl:308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":309}]],"name":"/home/u146718/syrk_lab/s10/a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":311}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":311}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":311}]],"name":"Load","type":"resource"}],"data":[3652,4779,42,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":311}]],"name":"/home/u146718/syrk_lab/s10/a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":321}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":321}]],"name":"/home/u146718/syrk_lab/s10/a.cl:321","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8110,11777,44,1.5,99],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":279}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":289}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader","total_kernel_resources":[8110,11777,44,1.5,99],"total_percent":[0.802315,0.540659,0.315527,0.375395,0.0347222],"type":"function"},{"children":[{"data":[6543.28,3683,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[4053,17861,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"256 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n256 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_channel_array\' (a.cl:479)\\n - \'_248\' (a.cl:547)\\n - \'_253\' (a.cl:559)\\n - \'_255\' (a.cl:562)","type":"resource"},{"data":[1695,7663,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_channel_array\' (a.cl:478)\\n - \'_257\' (a.cl:566)\\n - \'_262\' (a.cl:578)\\n - \'_264\' (a.cl:581)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:490)\\n - \'_315\' (a.cl:674)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (a.cl:482)\\n - \'_328\' (a.cl:702)","type":"resource"},{"data":[896,1792,128,0,0],"details":[{"text":"Type: Shift Register (256 or fewer tap points)","type":"text"},{"text":"128 registers of width 10 and depth 1","type":"text"},{"text":"128 registers of width 32 and depth 512","type":"text"},{"text":"Shift Register,\\n128 regs, 10 width by 1 depth,\\n128 regs, 32 width by 512 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (a.cl:481)\\n - \'_272\' (a.cl:596)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j\' (a.cl:497)","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:500)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:489)","type":"resource"},{"data":[840,1680,120,0,0],"details":[{"text":"Type: Shift Register (240 or fewer tap points)","type":"text"},{"text":"120 registers of width 10 and depth 1","type":"text"},{"text":"120 registers of width 32 and depth 512","type":"text"},{"text":"Shift Register,\\n120 regs, 10 width by 1 depth,\\n120 regs, 32 width by 512 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:482)","type":"resource"},{"children":[{"count":4,"data":[5444,75955,52,0,522],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[5450,75956,52,0,522],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":495}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":495}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":495}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":495}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[151,78,0,1.5,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":495}]],"name":"/home/u146718/syrk_lab/s10/a.cl:495","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[278,70,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":497}]],"name":"/home/u146718/syrk_lab/s10/a.cl:497","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":630}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":630}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":630}]],"name":"/home/u146718/syrk_lab/s10/a.cl:630","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":478}]],"name":"33-bit Select","type":"resource"},{"count":128,"data":[832.917,374.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":478}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":478}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":478}]],"name":"6-bit Select","type":"resource"}],"data":[866.917,374.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":478}]],"name":"/home/u146718/syrk_lab/s10/a.cl:478","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[115.5,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":500}]],"name":"/home/u146718/syrk_lab/s10/a.cl:500","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":535}]],"name":"33-bit Select","type":"resource"},{"count":128,"data":[832.917,374.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":535}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":535}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":535}]],"name":"6-bit Select","type":"resource"}],"data":[866.917,374.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":535}]],"name":"/home/u146718/syrk_lab/s10/a.cl:535","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":503}]],"name":"/home/u146718/syrk_lab/s10/a.cl:503","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":631}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":631}]],"name":"/home/u146718/syrk_lab/s10/a.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[1708.83,978.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":479}]],"name":"32-bit Select","type":"resource"}],"data":[1708.83,978.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":479}]],"name":"/home/u146718/syrk_lab/s10/a.cl:479","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[320,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":481}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":481}]],"name":"10-bit Select","type":"resource"}],"data":[352,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":481}]],"name":"/home/u146718/syrk_lab/s10/a.cl:481","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":482}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[300,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":482}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[30,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":482}]],"name":"10-bit Select","type":"resource"}],"data":[334.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":482}]],"name":"/home/u146718/syrk_lab/s10/a.cl:482","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":489}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":489}]],"name":"/home/u146718/syrk_lab/s10/a.cl:489","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":490}]],"name":"32-bit Select","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":490}]],"name":"/home/u146718/syrk_lab/s10/a.cl:490","replace_name":"true","type":"resource"},{"children":[{"count":5,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":491}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":491}]],"name":"/home/u146718/syrk_lab/s10/a.cl:491","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[115,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":505}]],"name":"/home/u146718/syrk_lab/s10/a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":507}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":507}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":507}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":507}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":507}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[89,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":507}]],"name":"/home/u146718/syrk_lab/s10/a.cl:507","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[320,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":522}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":522}]],"name":"10-bit Select","type":"resource"}],"data":[352,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":522}]],"name":"/home/u146718/syrk_lab/s10/a.cl:522","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":531}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":531}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":531}]],"name":"/home/u146718/syrk_lab/s10/a.cl:531","replace_name":"true","type":"resource"},{"children":[{"count":192,"data":[1055.17,450.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":534}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":534}]],"name":"Channel Read","type":"resource"}],"data":[1056.17,450.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":534}]],"name":"/home/u146718/syrk_lab/s10/a.cl:534","replace_name":"true","type":"resource"},{"children":[{"count":384,"data":[2174.33,1242.67,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":537}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":537}]],"name":"Channel Read","type":"resource"}],"data":[2175.33,1242.67,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":537}]],"name":"/home/u146718/syrk_lab/s10/a.cl:537","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[1708.83,978.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":538}]],"name":"32-bit Select","type":"resource"}],"data":[1708.83,978.667,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":538}]],"name":"/home/u146718/syrk_lab/s10/a.cl:538","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":547}]],"name":"32-bit Select","type":"resource"}],"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":547}]],"name":"/home/u146718/syrk_lab/s10/a.cl:547","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":551}]],"name":"32-bit Select","type":"resource"}],"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":551}]],"name":"/home/u146718/syrk_lab/s10/a.cl:551","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":559}]],"name":"32-bit Select","type":"resource"}],"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":559}]],"name":"/home/u146718/syrk_lab/s10/a.cl:559","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":562}]],"name":"32-bit Select","type":"resource"}],"data":[465.5,264,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":562}]],"name":"/home/u146718/syrk_lab/s10/a.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":566}]],"name":"32-bit Select","type":"resource"}],"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":566}]],"name":"/home/u146718/syrk_lab/s10/a.cl:566","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":570}]],"name":"32-bit Select","type":"resource"}],"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":570}]],"name":"/home/u146718/syrk_lab/s10/a.cl:570","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":578}]],"name":"32-bit Select","type":"resource"}],"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":578}]],"name":"/home/u146718/syrk_lab/s10/a.cl:578","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":581}]],"name":"32-bit Select","type":"resource"}],"data":[222.25,76,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":581}]],"name":"/home/u146718/syrk_lab/s10/a.cl:581","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":588}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":588}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":588}]],"name":"/home/u146718/syrk_lab/s10/a.cl:588","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[4096,4096,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":597}]],"name":"32-bit Select","type":"resource"}],"data":[4096,4096,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":597}]],"name":"/home/u146718/syrk_lab/s10/a.cl:597","replace_name":"true","type":"resource"},{"children":[{"count":512,"data":[0,0,0,2048,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":609}]],"name":"Hardened Floating-Point Dot Product of Size 4","type":"resource"}],"data":[0,0,0,2048,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":609}]],"name":"/home/u146718/syrk_lab/s10/a.cl:609","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[320,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":616}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":616}]],"name":"10-bit Select","type":"resource"}],"data":[352,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":616}]],"name":"/home/u146718/syrk_lab/s10/a.cl:616","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[320,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":621}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":256,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":621}]],"name":"10-bit Select","type":"resource"}],"data":[352,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":621}]],"name":"/home/u146718/syrk_lab/s10/a.cl:621","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":627}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":627}]],"name":"/home/u146718/syrk_lab/s10/a.cl:627","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":632}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":632}]],"name":"/home/u146718/syrk_lab/s10/a.cl:632","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[3328,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":633}]],"name":"32-bit Select","type":"resource"}],"data":[3328,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":633}]],"name":"/home/u146718/syrk_lab/s10/a.cl:633","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":645}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":645}]],"name":"32-bit Or","type":"resource"}],"data":[43,33,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":645}]],"name":"/home/u146718/syrk_lab/s10/a.cl:645","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":649}]],"name":"1-bit And","type":"resource"}],"data":[0.666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":649}]],"name":"/home/u146718/syrk_lab/s10/a.cl:649","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":651}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":651}]],"name":"/home/u146718/syrk_lab/s10/a.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":653}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":653}]],"name":"/home/u146718/syrk_lab/s10/a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":654}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":654}]],"name":"/home/u146718/syrk_lab/s10/a.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":656}]],"name":"32-bit Select","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":656}]],"name":"/home/u146718/syrk_lab/s10/a.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":673}]],"name":"32-bit Select","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":673}]],"name":"/home/u146718/syrk_lab/s10/a.cl:673","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":675}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":675}]],"name":"/home/u146718/syrk_lab/s10/a.cl:675","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":676}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":676}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":676}]],"name":"/home/u146718/syrk_lab/s10/a.cl:676","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":680}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":680}]],"name":"/home/u146718/syrk_lab/s10/a.cl:680","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":695}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[300,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":695}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[30,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":695}]],"name":"10-bit Select","type":"resource"}],"data":[334.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":695}]],"name":"/home/u146718/syrk_lab/s10/a.cl:695","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":703}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[300,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":703}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[30,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":703}]],"name":"10-bit Select","type":"resource"}],"data":[334.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":703}]],"name":"/home/u146718/syrk_lab/s10/a.cl:703","replace_name":"true","type":"resource"},{"children":[{"count":120,"data":[4.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":704}]],"name":"1-bit Xor","type":"resource"},{"count":120,"data":[300,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":704}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":240,"data":[30,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":704}]],"name":"10-bit Select","type":"resource"}],"data":[334.75,4.75,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":704}]],"name":"/home/u146718/syrk_lab/s10/a.cl:704","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":708}]],"name":"32-bit Select","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":708}]],"name":"/home/u146718/syrk_lab/s10/a.cl:708","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":709}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":709}]],"name":"32-bit Select","type":"resource"}],"data":[45,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":709}]],"name":"/home/u146718/syrk_lab/s10/a.cl:709","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":710}]],"name":"32-bit Select","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":710}]],"name":"/home/u146718/syrk_lab/s10/a.cl:710","replace_name":"true","type":"resource"}],"compute_units":1,"data":[43671.274007,120923.005,307,2049.5,546],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":478}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[43671.3,120923,307,2049.5,546],"total_percent":[6.02673,2.92519,3.23975,2.61923,35.5903],"type":"function"},{"children":[{"data":[781,1346,0,0,37],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:724)\\n - \'_338\' (a.cl:744)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (a.cl:727)\\n - \'_unloader_s0_j\' (a.cl:730)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:727)","type":"resource"},{"children":[{"count":5,"data":[170,1003,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[198,1003,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[293,37,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":727}]],"name":"/home/u146718/syrk_lab/s10/a.cl:727","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":724}]],"name":"33-bit Select","type":"resource"},{"count":3,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":724}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":724}]],"name":"6-bit Select","type":"resource"}],"data":[15.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":724}]],"name":"/home/u146718/syrk_lab/s10/a.cl:724","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":725}]],"name":"33-bit Select","type":"resource"},{"count":3,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":725}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":725}]],"name":"6-bit Select","type":"resource"}],"data":[15.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":725}]],"name":"/home/u146718/syrk_lab/s10/a.cl:725","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[214,35,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":730}]],"name":"/home/u146718/syrk_lab/s10/a.cl:730","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":733}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":733}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":733}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":733}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":733}]],"name":"/home/u146718/syrk_lab/s10/a.cl:733","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":735}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":735}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":735}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":735}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":735}]],"name":"/home/u146718/syrk_lab/s10/a.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":737}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":737}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":737}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":737}]],"name":"/home/u146718/syrk_lab/s10/a.cl:737","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":739}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":739}]],"name":"/home/u146718/syrk_lab/s10/a.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":740}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":740}]],"name":"6-bit Select","type":"resource"}],"data":[2.33333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":740}]],"name":"/home/u146718/syrk_lab/s10/a.cl:740","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":742}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":742}]],"name":"/home/u146718/syrk_lab/s10/a.cl:742","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":743}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":743}]],"name":"6-bit Select","type":"resource"}],"data":[2.33333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":743}]],"name":"/home/u146718/syrk_lab/s10/a.cl:743","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":744}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":744}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":744}]],"name":"6-bit Select","type":"resource"}],"data":[34.3333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":744}]],"name":"/home/u146718/syrk_lab/s10/a.cl:744","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":745}]],"name":"5-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":745}]],"name":"6-bit Select","type":"resource"}],"data":[2.33333,0,0,0,0],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":745}]],"name":"/home/u146718/syrk_lab/s10/a.cl:745","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3437.99995,6555,17,0,44],"debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl","line":724}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3438,6555,17,0,44],"total_percent":[0.388,0.231374,0.17562,0.145039,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[130057.273957,311832.005,1557,2052.5,1352],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[330057,586982,2024,2053,1352],"total_percent":[33.4103,19.1346,15.7263,17.2682,35.6424],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_ALoader", "children":[{"type":"bb", "id":3, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":4, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":6, "name":"kernel_ALoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"9"}]}, {"type":"bb", "id":8, "name":"kernel_ALoader.B5", "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"11"}]}, {"type":"bb", "id":9, "name":"kernel_ALoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":10, "name":"kernel_ALoader.B7", "children":[{"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":107}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"15", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":117}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"208", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":15, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":85}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"16"}]}, {"type":"inst", "id":16, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"208", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"208", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":11, "name":"kernel_ALoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":18, "name":"kernel_AFeeder", "children":[{"type":"bb", "id":19, "name":"kernel_AFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":20, "name":"kernel_AFeeder.B1", "children":[{"type":"inst", "id":21, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":159}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"21", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"40", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"41", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"42", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"43", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"44", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"45", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"46", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"47", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"48", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"49", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"50", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"51", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"52", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"53", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"54", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"55", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"56", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":225}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"57", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":248}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"58", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":54, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":260}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"69", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":56, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":150}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"69", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"69", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":58, "name":"Local Memory", "children":[{"type":"memsys", "id":59, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":139}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"524288B requested\\n524288B implemented"}], "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":108, "name":"kernel_BLoader", "children":[{"type":"bb", "id":109, "name":"kernel_BLoader.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":110, "name":"kernel_BLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":111, "name":"kernel_BLoader.B2", "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"112"}]}, {"type":"bb", "id":112, "name":"kernel_BLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":113, "name":"kernel_BLoader.B4", "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"115"}]}, {"type":"bb", "id":114, "name":"kernel_BLoader.B5", "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"117"}]}, {"type":"bb", "id":115, "name":"kernel_BLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":116, "name":"kernel_BLoader.B7", "children":[{"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":311}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"15", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":321}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"208", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":121, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":289}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"122"}]}, {"type":"inst", "id":122, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"208", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"208", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":117, "name":"kernel_BLoader.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":123, "name":"kernel_BFeeder", "children":[{"type":"bb", "id":124, "name":"kernel_BFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":125, "name":"kernel_BFeeder.B1", "children":[{"type":"inst", "id":126, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":363}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"20", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"40", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":429}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"41", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":451}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"42", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":463}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"53", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":145, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":354}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"146"}]}, {"type":"inst", "id":146, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"53", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"53", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":147, "name":"Local Memory", "children":[{"type":"memsys", "id":148, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":343}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"524288B requested\\n524288B implemented"}], "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":173, "name":"kernel_Out", "children":[{"type":"bb", "id":174, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":175, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":176, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"178"}]}, {"type":"bb", "id":177, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"180"}]}, {"type":"bb", "id":178, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":179, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":181, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":534}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":182, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":537}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"9", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":183, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":680}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"75", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":185, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":503}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"186"}]}, {"type":"inst", "id":186, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"75", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"75", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":180, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":187, "name":"kernel_unloader", "children":[{"type":"bb", "id":188, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":189, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":190, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"14", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"192"}]}, {"type":"bb", "id":191, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"194"}]}, {"type":"bb", "id":192, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":193, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":195, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":739}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":196, "name":"Store", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":742}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":197, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":733}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"198"}]}, {"type":"inst", "id":198, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":194, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":199, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":200, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":17, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":55, "name":"_AFeeder_channel", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":131}]], "details":[{"type":"table", "Width":"8192 bits", "Depth":"256"}]}, {"type":"channel", "id":14, "name":"_ALoader_channel", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":67}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":144, "name":"_BFeeder_channel", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":335}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":120, "name":"_BLoader_channel", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":271}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":184, "name":"_Out_channel", "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":473}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}], "links":[{"from":13, "to":14}, {"from":6, "to":4}, {"from":6, "to":5}, {"from":3, "to":5}, {"from":9, "to":6}, {"from":9, "to":7}, {"from":5, "to":7}, {"from":11, "to":8}, {"from":7, "to":8}, {"from":11, "to":9}, {"from":16, "to":15}, {"from":8, "to":15}, {"from":12, "to":16}, {"from":13, "to":16}, {"from":16, "to":11}, {"from":15, "to":12}, {"from":12, "to":13}, {"from":17, "to":12}, {"from":14, "to":21}, {"from":54, "to":55}, {"from":59, "to":23}, {"from":59, "to":25}, {"from":59, "to":27}, {"from":59, "to":29}, {"from":59, "to":31}, {"from":59, "to":33}, {"from":59, "to":35}, {"from":59, "to":37}, {"from":59, "to":39}, {"from":59, "to":41}, {"from":59, "to":43}, {"from":59, "to":45}, {"from":59, "to":47}, {"from":59, "to":49}, {"from":59, "to":51}, {"from":59, "to":53}, {"from":22, "to":59}, {"from":24, "to":59}, {"from":26, "to":59}, {"from":28, "to":59}, {"from":30, "to":59}, {"from":32, "to":59}, {"from":34, "to":59}, {"from":36, "to":59}, {"from":38, "to":59}, {"from":40, "to":59}, {"from":42, "to":59}, {"from":44, "to":59}, {"from":46, "to":59}, {"from":48, "to":59}, {"from":50, "to":59}, {"from":52, "to":59}, {"from":57, "to":56}, {"from":19, "to":56}, {"from":21, "to":57}, {"from":22, "to":57}, {"from":23, "to":57}, {"from":24, "to":57}, {"from":25, "to":57}, {"from":26, "to":57}, {"from":27, "to":57}, {"from":28, "to":57}, {"from":29, "to":57}, {"from":30, "to":57}, {"from":31, "to":57}, {"from":32, "to":57}, {"from":33, "to":57}, {"from":34, "to":57}, {"from":35, "to":57}, {"from":36, "to":57}, {"from":37, "to":57}, {"from":38, "to":57}, {"from":39, "to":57}, {"from":40, "to":57}, {"from":41, "to":57}, {"from":42, "to":57}, {"from":43, "to":57}, {"from":44, "to":57}, {"from":45, "to":57}, {"from":46, "to":57}, {"from":47, "to":57}, {"from":48, "to":57}, {"from":49, "to":57}, {"from":50, "to":57}, {"from":51, "to":57}, {"from":52, "to":57}, {"from":53, "to":57}, {"from":54, "to":57}, {"from":56, "to":21}, {"from":21, "to":22}, {"from":21, "to":23}, {"from":21, "to":24}, {"from":21, "to":25}, {"from":21, "to":26}, {"from":21, "to":27}, {"from":21, "to":28}, {"from":21, "to":29}, {"from":21, "to":30}, {"from":21, "to":31}, {"from":21, "to":32}, {"from":21, "to":33}, {"from":21, "to":34}, {"from":21, "to":35}, {"from":21, "to":36}, {"from":21, "to":37}, {"from":21, "to":38}, {"from":21, "to":39}, {"from":21, "to":40}, {"from":21, "to":41}, {"from":21, "to":42}, {"from":21, "to":43}, {"from":21, "to":44}, {"from":21, "to":45}, {"from":21, "to":46}, {"from":21, "to":47}, {"from":21, "to":48}, {"from":21, "to":49}, {"from":21, "to":50}, {"from":21, "to":51}, {"from":21, "to":52}, {"from":21, "to":53}, {"from":22, "to":54}, {"from":23, "to":54}, {"from":24, "to":54}, {"from":25, "to":54}, {"from":26, "to":54}, {"from":27, "to":54}, {"from":28, "to":54}, {"from":29, "to":54}, {"from":30, "to":54}, {"from":31, "to":54}, {"from":32, "to":54}, {"from":33, "to":54}, {"from":34, "to":54}, {"from":35, "to":54}, {"from":36, "to":54}, {"from":37, "to":54}, {"from":38, "to":54}, {"from":39, "to":54}, {"from":40, "to":54}, {"from":41, "to":54}, {"from":42, "to":54}, {"from":43, "to":54}, {"from":44, "to":54}, {"from":45, "to":54}, {"from":46, "to":54}, {"from":47, "to":54}, {"from":48, "to":54}, {"from":49, "to":54}, {"from":50, "to":54}, {"from":51, "to":54}, {"from":52, "to":54}, {"from":53, "to":54}, {"from":119, "to":120}, {"from":112, "to":110}, {"from":112, "to":111}, {"from":109, "to":111}, {"from":115, "to":112}, {"from":115, "to":113}, {"from":111, "to":113}, {"from":117, "to":114}, {"from":113, "to":114}, {"from":117, "to":115}, {"from":122, "to":121}, {"from":114, "to":121}, {"from":118, "to":122}, {"from":119, "to":122}, {"from":122, "to":117}, {"from":121, "to":118}, {"from":118, "to":119}, {"from":17, "to":118}, {"from":120, "to":126}, {"from":143, "to":144}, {"from":148, "to":128}, {"from":148, "to":130}, {"from":148, "to":132}, {"from":148, "to":134}, {"from":148, "to":136}, {"from":148, "to":138}, {"from":148, "to":140}, {"from":148, "to":142}, {"from":127, "to":148}, {"from":129, "to":148}, {"from":131, "to":148}, {"from":133, "to":148}, {"from":135, "to":148}, {"from":137, "to":148}, {"from":139, "to":148}, {"from":141, "to":148}, {"from":146, "to":145}, {"from":124, "to":145}, {"from":126, "to":146}, {"from":127, "to":146}, {"from":128, "to":146}, {"from":129, "to":146}, {"from":130, "to":146}, {"from":131, "to":146}, {"from":132, "to":146}, {"from":133, "to":146}, {"from":134, "to":146}, {"from":135, "to":146}, {"from":136, "to":146}, {"from":137, "to":146}, {"from":138, "to":146}, {"from":139, "to":146}, {"from":140, "to":146}, {"from":141, "to":146}, {"from":142, "to":146}, {"from":143, "to":146}, {"from":145, "to":126}, {"from":126, "to":127}, {"from":126, "to":128}, {"from":126, "to":129}, {"from":126, "to":130}, {"from":126, "to":131}, {"from":126, "to":132}, {"from":126, "to":133}, {"from":126, "to":134}, {"from":126, "to":135}, {"from":126, "to":136}, {"from":126, "to":137}, {"from":126, "to":138}, {"from":126, "to":139}, {"from":126, "to":140}, {"from":126, "to":141}, {"from":126, "to":142}, {"from":127, "to":143}, {"from":128, "to":143}, {"from":129, "to":143}, {"from":130, "to":143}, {"from":131, "to":143}, {"from":132, "to":143}, {"from":133, "to":143}, {"from":134, "to":143}, {"from":135, "to":143}, {"from":136, "to":143}, {"from":137, "to":143}, {"from":138, "to":143}, {"from":139, "to":143}, {"from":140, "to":143}, {"from":141, "to":143}, {"from":142, "to":143}, {"from":144, "to":181}, {"from":55, "to":182}, {"from":183, "to":184}, {"from":178, "to":175}, {"from":178, "to":176}, {"from":174, "to":176}, {"from":180, "to":177}, {"from":176, "to":177}, {"from":180, "to":178}, {"from":186, "to":185}, {"from":177, "to":185}, {"from":181, "to":186}, {"from":182, "to":186}, {"from":183, "to":186}, {"from":186, "to":180}, {"from":185, "to":181}, {"from":185, "to":182}, {"from":181, "to":183}, {"from":182, "to":183}, {"from":184, "to":195}, {"from":192, "to":189}, {"from":192, "to":190}, {"from":188, "to":190}, {"from":194, "to":191}, {"from":190, "to":191}, {"from":194, "to":192}, {"from":198, "to":197}, {"from":191, "to":197}, {"from":195, "to":198}, {"from":196, "to":198}, {"from":198, "to":194}, {"from":197, "to":195}, {"from":195, "to":196}, {"from":196, "to":17}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":67}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader.B2", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":75}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B4", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":79}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B5", "data":["Yes", ">=1", "6"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B7", "data":["Yes", "~1", "7"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":85}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"107"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5274"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"117"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":87}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":89}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_AFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":131}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":150}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"159"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"260"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":163}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":271}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader.B2", "data":["Yes", ">=1", "8"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":279}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B4", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":283}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B5", "data":["Yes", ">=1", "6"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":286}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader.B7", "data":["Yes", "~1", "7"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":289}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"311"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5274"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"321"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":291}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":293}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":335}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":354}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"363"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"463"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":367}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":473}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck blocks: kernel_Out.B3, kernel_Out.B5"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":497}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":500}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":503}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"534"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"537"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"680"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":505}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":507}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":510}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":513}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":518}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":542}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":545}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":603}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":624}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":661}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":666}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":684}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":687}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":690}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":719}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_unloader.B5"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "7"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":727}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":730}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":733}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"739"}]}, {"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"742"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5705"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":735}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":737}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1, "Off"], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_ALoader"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_ALoader"}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":131}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction Load Operation which does not support it."}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":67}]]}, {"name":"kernel_BFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_ALoader"}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":335}]]}, {"name":"kernel_BLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_ALoader"}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":271}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_ALoader"}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":473}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_ALoader"}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":719}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1463, 1467, 0, 0, 6], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder", "data":[34138, 64484, 413, 0, 388], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":131}]]}, {"name":"kernel_ALoader", "data":[8416, 12620, 44, 1.5, 115], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":67}]]}, {"name":"kernel_BFeeder", "data":[17073, 33394, 311, 0, 154], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":335}]]}, {"name":"kernel_BLoader", "data":[8110, 11777, 44, 1.5, 99], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":271}]]}, {"name":"kernel_Out", "data":[43671.3, 120923, 307, 2049.5, 546], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":473}]]}, {"name":"kernel_unloader", "data":[3438, 6555, 17, 0, 44], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":719}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[116309, 251220, 1136, 2052, 1352]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 40734, 341, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[330057, 586982, 2024, 2052, 1352], "data_percent":[17.6857, 15.7263, 17.2682, 35.6424]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":107}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":311}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed ./a.cl -o ./a.aocx -board=pac_s10_dc"],"name":"Command"},{"data":["Mon Aug  8 23:54:59 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_ALoader.B0":{"name":"kernel_ALoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B1":{"name":"kernel_ALoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B2":{"name":"kernel_ALoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"75"}]}]}}, "kernel_ALoader.B3":{"name":"kernel_ALoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader.B4":{"name":"kernel_ALoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"79"}]}]}}, "kernel_ALoader.B5":{"name":"kernel_ALoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"82"}]}]}}, "kernel_ALoader.B6":{"name":"kernel_ALoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader.B7":{"name":"kernel_ALoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":208, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"85"}]}]}}, "kernel_ALoader.B8":{"name":"kernel_ALoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_AFeeder.B0":{"name":"kernel_AFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder.B1":{"name":"kernel_AFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":69, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"150"}]}]}}, "kernel_BLoader.B0":{"name":"kernel_BLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B1":{"name":"kernel_BLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader.B2":{"name":"kernel_BLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"279"}]}]}}, "kernel_BLoader.B3":{"name":"kernel_BLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader.B4":{"name":"kernel_BLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"283"}]}]}}, "kernel_BLoader.B5":{"name":"kernel_BLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"286"}]}]}}, "kernel_BLoader.B6":{"name":"kernel_BLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader.B7":{"name":"kernel_BLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":208, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"289"}]}]}}, "kernel_BLoader.B8":{"name":"kernel_BLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BFeeder.B0":{"name":"kernel_BFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder.B1":{"name":"kernel_BFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":53, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"354"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"497"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"500"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"388.8", "achieved_ii":1, "latency":75, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}, {"type":"text", "text":"Loop feedback path that lowered Fmax ", "details":[{"type":"text", "text":"Node: 32-bit Integer Add Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"505"}]}, {"type":"text", "text":"Node: 32-bit Select Operation (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"505"}]}, {"type":"text", "text":"Node: 32-bit Select Operation (%L, %L, %L, %L, %L, %L, %L, %L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"489"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"490"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"491"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"656"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"673"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"708"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"709"}, {"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"710"}]}]}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"503"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":14, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"727"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"730"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":"733"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_ALoader":{"debug":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":67}], "loop_hierachy":{"kernel_ALoader__no_loop":["kernel_ALoader.B0", "kernel_ALoader.B1"], "kernel_ALoader.B2":["kernel_ALoader.B2", "kernel_ALoader.B4", "kernel_ALoader.B3"], "kernel_ALoader.B4":["kernel_ALoader.B4", "kernel_ALoader.B5", "kernel_ALoader.B6"], "kernel_ALoader.B5":["kernel_ALoader.B5", "kernel_ALoader.B7", "kernel_ALoader.B8"], "kernel_ALoader.B7":["kernel_ALoader.B7"]}}, "kernel_AFeeder":{"debug":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":131}], "loop_hierachy":{"kernel_AFeeder__no_loop":["kernel_AFeeder.B0"], "kernel_AFeeder.B1":["kernel_AFeeder.B1"]}}, "kernel_BLoader":{"debug":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":271}], "loop_hierachy":{"kernel_BLoader__no_loop":["kernel_BLoader.B0", "kernel_BLoader.B1"], "kernel_BLoader.B2":["kernel_BLoader.B2", "kernel_BLoader.B4", "kernel_BLoader.B3"], "kernel_BLoader.B4":["kernel_BLoader.B4", "kernel_BLoader.B5", "kernel_BLoader.B6"], "kernel_BLoader.B5":["kernel_BLoader.B5", "kernel_BLoader.B7", "kernel_BLoader.B8"], "kernel_BLoader.B7":["kernel_BLoader.B7"]}}, "kernel_BFeeder":{"debug":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":335}], "loop_hierachy":{"kernel_BFeeder__no_loop":["kernel_BFeeder.B0"], "kernel_BFeeder.B1":["kernel_BFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":473}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5"]}}, "kernel_unloader":{"debug":[{"filename":"/home/u146718/syrk_lab/s10/a.cl", "line":719}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var fileJSON=[{"path":"/home/u146718/syrk_lab/s10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146718/syrk_lab/s10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012channel float16 _ALoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[16]; } _AFeeder_channel_array_t;\012channel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(256))) ;\012channel float16 _BLoader_channel __attribute__((depth(256))) ;\012typedef struct { float16 s[8]; } _BFeeder_channel_array_t;\012channel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(256))) ;\012channel float8 _Out_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_ALoader\012#define __address_space__ASerializer_mem_channel __global\012__kernel void kernel_ALoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__ASerializer_mem_channel const float *restrict _ASerializer_mem_channel)\012{\012 int _0 = _A_extent_1 >> 8;\012 int _1 = _0 + 1;\012 for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _1; _ALoader_s0_i++)\012 {\012  int _2 = _B_extent_0 >> 8;\012  int _3 = _2 - _ALoader_s0_i + ((_ALoader_s0_i < _0) ? 0 : 1);\012  for (int _ALoader_s0_j = _ALoader_s0_i; _ALoader_s0_j < _ALoader_s0_i + _3; _ALoader_s0_j++)\012  {\012   int _4 = _A_extent_0 >> 8;\012   for (int _ALoader_s0_k = 0; _ALoader_s0_k < 0 + _4; _ALoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 16; _ALoader_s0_kk++)\012    {\012     for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 16; _ALoader_s0_ii++)\012     {\012      for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 16; _ALoader_s0_iii++)\012      {\012       bool _5 = _ALoader_s0_j == _ALoader_s0_i;\012       bool _6 = _ALoader_s0_k == 0;\012       bool _7 = _5 && _6;\012       int _8 = _A_extent_1 >> 8;\012       bool _9 = _ALoader_s0_i < _8;\012       bool _10 = _7 || _9;\012       if (_10)\012       {\012        float16 _12;\012        int _13 = _A_extent_1 >> 8;\012        bool _14 = _ALoader_s0_i < _13;\012        if (_14)\012        {\012         int _15 = _ALoader_s0_iii*16 + _ALoader_s0_ii*256 + _ALoader_s0_kk*4096;\012         int _16 = _15 + _ALoader_s0_k*65536;\012         int _17 = _16 + _ALoader_s0_i*65536*_4;\012         float16 _27 = vload16(0, (__address_space__ASerializer_mem_channel float*)_ASerializer_mem_channel + _17);\012         _12 = _27;\012        } // if _14\012        else\012        {\012         float _28 = float_from_bits(0 /* 0 */);\012         float16 _29 = _28;\012         _12 = _29;\012        } // if _14 else\012        float16 _30 = _12;\012        write_channel_intel(_ALoader_channel, _30);\012        (void)_30;\012       } // if _10\012      } // for _ALoader_s0_iii\012     } // for _ALoader_s0_ii\012    } // for _ALoader_s0_kk\012   } // for _ALoader_s0_k\012  } // for _ALoader_s0_j\012 } // for _ALoader_s0_i\012} // kernel kernel_ALoader\012#undef __address_space__ASerializer_mem_channel\012// Address spaces for kernel_AFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder(\012)\012{\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 float16 _AFeeder_value_shreg;\012 uint _AFeeder_time_stamp_shreg;\012 float16 _AFeeder_in_v_temp;\012 uint _AFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][16][16][16];\012 #pragma unroll\012 for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 8; _AFeeder_s0_jjj_init++)\012 {\012  bool _33 = _AFeeder_s0_jjj_init == 0;\012  if (_33)\012  {\012   uint _34 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012   _AFeeder_cycle_temp = _34;\012  } // if _33\012 } // for _AFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _35 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012  uint _36 = _AFeeder_cycle_temp;\012  uint _37 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012  uint _38 = _36 & _37;\012  bool _39 = _35 <= _38;\012  if (_39)\012  {\012   float16 __40 = read_channel_intel(_ALoader_channel);\012   _AFeeder_in_v_temp = __40;\012  } // if _39\012  #pragma unroll\012  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 16; _AFeeder_s0_buf++)\012  {\012   bool _41 = _AFeeder_s0_buf == 0;\012   if (_41)\012   {\012    float16 _42 = _AFeeder_in_v_temp;\012    _AFeeder_value_shreg = _42;\012    (void)_42;\012    uint _43 = _AFeeder_cycle_temp;\012    _AFeeder_time_stamp_shreg = _43;\012    (void)_43;\012   } // if _41\012   else\012   {\012    float16 _45 = _AFeeder_value_shreg;\012    _AFeeder_value_shreg = _45;\012    (void)_45;\012    uint _47 = _AFeeder_time_stamp_shreg;\012    _AFeeder_time_stamp_shreg = _47;\012    (void)_47;\012   } // if _41 else\012   float16 _49 = _AFeeder_value_shreg;\012   float16 _50 = __fpga_reg(__fpga_reg(_49));\012   _AFeeder_value_shreg = _50;\012   (void)_50;\012   uint _52 = _AFeeder_time_stamp_shreg;\012   uint _53 = __fpga_reg(__fpga_reg(_52));\012   _AFeeder_time_stamp_shreg = _53;\012   (void)_53;\012   uint _54 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012   uint _56 = _AFeeder_time_stamp_shreg;\012   uint _57 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012   uint _58 = _56 & _57;\012   bool _59 = _54 <= _58;\012   if (_59)\012   {\012    uint _61 = _AFeeder_time_stamp_shreg;\012    uint _62 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012    uint _63 = _61 & _62;\012    uint _64 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012    uint _65 = _63 - _64;\012    uint _66 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _67 = _65 & _66;\012    int _68 = (int)(_67);\012    bool _69 = _AFeeder_s0_buf == _68;\012    if (_69)\012    {\012     float16 _71 = _AFeeder_value_shreg;\012     uint _73 = _AFeeder_time_stamp_shreg;\012     uint _74 = (uint)(ADD_UINT64_T_SUFFIX(13));\012     uint _75 = _73 >> _74;\012     uint _76 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _77 = _75 & _76;\012     bool _78 = (bool)(_77);\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012     uint _81 = _73 & _80;\012     uint _82 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012     uint _83 = _81 - _82;\012     int _84 = (int)(_83);\012     int _85 = _84 >> 8;\012     int _87 = _84 >> 4;\012     int _88 = _87 & 15;\012     _AFeeder_DB_0_ibuffer[_78][_85][_88][_AFeeder_s0_buf] = _71;\012    } // if _69\012   } // if _59\012   uint _89 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _91 = _AFeeder_time_stamp_shreg;\012   uint _92 = (uint)(ADD_UINT64_T_SUFFIX(13));\012   uint _93 = _91 >> _92;\012   bool _94 = _89 < _93;\012   if (_94)\012   {\012    uint _96 = _AFeeder_time_stamp_shreg;\012    uint _97 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012    uint _98 = _96 & _97;\012    int _99 = (int)(_98);\012    uint _100 = (uint)(ADD_UINT64_T_SUFFIX(13));\012    uint _101 = _96 >> _100;\012    uint _102 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _103 = _101 & _102;\012    bool _104 = (bool)(_103);\012    bool _105 = !(_104);\012    int _106 = _99 >> 9;\012    int _107 = _99 >> 5;\012    int _108 = _107 & 15;\012    float16 _109 = _AFeeder_DB_0_ibuffer[_105][_106][_108][_AFeeder_s0_buf];\012    _AFeeder_channel_array.s[_AFeeder_s0_buf] = _109;\012    (void)_AFeeder_s0_buf;\012   } // if _94\012  } // for _AFeeder_s0_buf\012  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _112 = _AFeeder_time_stamp_shreg;\012  uint _113 = (uint)(ADD_UINT64_T_SUFFIX(13));\012  uint _114 = _112 >> _113;\012  bool _115 = _110 < _114;\012  if (_115)\012  {\012   write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\012   (void)_AFeeder_channel_array;\012  } // if _115\012  uint _116 = _AFeeder_cycle_temp;\012  uint _117 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _118 = _116 + _117;\012  _AFeeder_cycle_temp = _118;\012 } // while _AFeeder_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder\012// Address spaces for kernel_BLoader\012#define __address_space__BSerializer_mem_channel __global\012__kernel void kernel_BLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__BSerializer_mem_channel const float *restrict _BSerializer_mem_channel)\012{\012 int _119 = _A_extent_1 >> 8;\012 int _120 = _119 + 1;\012 for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _120; _BLoader_s0_i++)\012 {\012  int _121 = _B_extent_0 >> 8;\012  int _122 = _121 - _BLoader_s0_i + ((_BLoader_s0_i < _119) ? 0 : 1);\012  for (int _BLoader_s0_j = _BLoader_s0_i; _BLoader_s0_j < _BLoader_s0_i + _122; _BLoader_s0_j++)\012  {\012   int _123 = _A_extent_0 >> 8;\012   for (int _BLoader_s0_k = 0; _BLoader_s0_k < 0 + _123; _BLoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 16; _BLoader_s0_kk++)\012    {\012     for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 32; _BLoader_s0_jj++)\012     {\012      for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 8; _BLoader_s0_jjj++)\012      {\012       bool _124 = _BLoader_s0_j == _BLoader_s0_i;\012       bool _125 = _BLoader_s0_k == 0;\012       bool _126 = _124 && _125;\012       int _127 = _A_extent_1 >> 8;\012       bool _128 = _BLoader_s0_i < _127;\012       bool _129 = _126 || _128;\012       if (_129)\012       {\012        float16 _130;\012        int _131 = _A_extent_1 >> 8;\012        bool _132 = _BLoader_s0_i < _131;\012        if (_132)\012        {\012         int _18 = _BLoader_s0_jjj*16 + _BLoader_s0_jj*128 + _BLoader_s0_kk*4096;\012         int _19 = _18 + _BLoader_s0_k*65536;\012         int _20 = _19 + _BLoader_s0_j*65536*_123;\012         float16 _141 = vload16(0, (__address_space__BSerializer_mem_channel float*)_BSerializer_mem_channel + _20);\012         _130 = _141;\012        } // if _132\012        else\012        {\012         float _142 = float_from_bits(0 /* 0 */);\012         float16 _143 = _142;\012         _130 = _143;\012        } // if _132 else\012        float16 _144 = _130;\012        write_channel_intel(_BLoader_channel, _144);\012        (void)_144;\012       } // if _129\012      } // for _BLoader_s0_jjj\012     } // for _BLoader_s0_jj\012    } // for _BLoader_s0_kk\012   } // for _BLoader_s0_k\012  } // for _BLoader_s0_j\012 } // for _BLoader_s0_i\012} // kernel kernel_BLoader\012#undef __address_space__BSerializer_mem_channel\012// Address spaces for kernel_BFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_BFeeder(\012)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 float16 _BFeeder_value_shreg;\012 uint _BFeeder_time_stamp_shreg;\012 float16 _BFeeder_in_v_temp;\012 uint _BFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][16][32][8];\012 #pragma unroll\012 for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 16; _BFeeder_s0_iii_init++)\012 {\012  bool _147 = _BFeeder_s0_iii_init == 0;\012  if (_147)\012  {\012   uint _148 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012   _BFeeder_cycle_temp = _148;\012  } // if _147\012 } // for _BFeeder_s0_iii_init\012 while(1)\012 {\012  uint _149 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012  uint _150 = _BFeeder_cycle_temp;\012  uint _151 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012  uint _152 = _150 & _151;\012  bool _153 = _149 <= _152;\012  if (_153)\012  {\012   float16 __154 = read_channel_intel(_BLoader_channel);\012   _BFeeder_in_v_temp = __154;\012  } // if _153\012  #pragma unroll\012  for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 8; _BFeeder_s0_buf++)\012  {\012   bool _155 = _BFeeder_s0_buf == 0;\012   if (_155)\012   {\012    float16 _156 = _BFeeder_in_v_temp;\012    _BFeeder_value_shreg = _156;\012    (void)_156;\012    uint _157 = _BFeeder_cycle_temp;\012    _BFeeder_time_stamp_shreg = _157;\012    (void)_157;\012   } // if _155\012   else\012   {\012    float16 _159 = _BFeeder_value_shreg;\012    _BFeeder_value_shreg = _159;\012    (void)_159;\012    uint _161 = _BFeeder_time_stamp_shreg;\012    _BFeeder_time_stamp_shreg = _161;\012    (void)_161;\012   } // if _155 else\012   float16 _163 = _BFeeder_value_shreg;\012   float16 _164 = __fpga_reg(__fpga_reg(_163));\012   _BFeeder_value_shreg = _164;\012   (void)_164;\012   uint _166 = _BFeeder_time_stamp_shreg;\012   uint _167 = __fpga_reg(__fpga_reg(_166));\012   _BFeeder_time_stamp_shreg = _167;\012   (void)_167;\012   uint _168 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012   uint _170 = _BFeeder_time_stamp_shreg;\012   uint _171 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012   uint _172 = _170 & _171;\012   bool _173 = _168 <= _172;\012   if (_173)\012   {\012    uint _175 = _BFeeder_time_stamp_shreg;\012    uint _176 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012    uint _177 = _175 & _176;\012    uint _178 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012    uint _179 = _177 - _178;\012    uint _180 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _181 = _179 & _180;\012    int _182 = (int)(_181);\012    bool _183 = _BFeeder_s0_buf == _182;\012    if (_183)\012    {\012     float16 _185 = _BFeeder_value_shreg;\012     uint _187 = _BFeeder_time_stamp_shreg;\012     uint _188 = (uint)(ADD_UINT64_T_SUFFIX(13));\012     uint _189 = _187 >> _188;\012     uint _190 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _191 = _189 & _190;\012     bool _192 = (bool)(_191);\012     uint _194 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012     uint _195 = _187 & _194;\012     uint _196 = (uint)(ADD_UINT64_T_SUFFIX(4096));\012     uint _197 = _195 - _196;\012     int _198 = (int)(_197);\012     int _199 = _198 >> 8;\012     int _201 = _198 >> 3;\012     int _202 = _201 & 31;\012     _BFeeder_DB_0_ibuffer[_192][_199][_202][_BFeeder_s0_buf] = _185;\012    } // if _183\012   } // if _173\012   uint _203 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _205 = _BFeeder_time_stamp_shreg;\012   uint _206 = (uint)(ADD_UINT64_T_SUFFIX(13));\012   uint _207 = _205 >> _206;\012   bool _208 = _203 < _207;\012   if (_208)\012   {\012    uint _210 = _BFeeder_time_stamp_shreg;\012    uint _211 = (uint)(ADD_UINT64_T_SUFFIX(8191));\012    uint _212 = _210 & _211;\012    int _213 = (int)(_212);\012    uint _214 = (uint)(ADD_UINT64_T_SUFFIX(13));\012    uint _215 = _210 >> _214;\012    uint _216 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _217 = _215 & _216;\012    bool _218 = (bool)(_217);\012    bool _219 = !(_218);\012    int _220 = _213 >> 9;\012    int _221 = _213 & 31;\012    float16 _222 = _BFeeder_DB_0_ibuffer[_219][_220][_221][_BFeeder_s0_buf];\012    _BFeeder_channel_array.s[_BFeeder_s0_buf] = _222;\012    (void)_BFeeder_s0_buf;\012   } // if _208\012  } // for _BFeeder_s0_buf\012  uint _223 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _225 = _BFeeder_time_stamp_shreg;\012  uint _226 = (uint)(ADD_UINT64_T_SUFFIX(13));\012  uint _227 = _225 >> _226;\012  bool _228 = _223 < _227;\012  if (_228)\012  {\012   write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\012   (void)_BFeeder_channel_array;\012  } // if _228\012  uint _229 = _BFeeder_cycle_temp;\012  uint _230 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _231 = _229 + _230;\012  _BFeeder_cycle_temp = _231;\012 } // while _BFeeder_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 // produce Z\012 float _Z_shreg[512][8][16];\012 float _Z_pipe_shreg[8][7681];\012 // produce Y\012 float16 _Y_shreg[8];\012 float _Z_temp[8][16];\012 // produce X\012 float16 _X_shreg[16];\012 float _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 8192;\012 _Z_pipe_base_temp = 0;\012 int _232 = _A_extent_1 >> 8;\012 int _234 = _B_extent_0 >> 8;\012 int _233 = (2 * _234 - _232 + 1) * _232 / 2;\012 int _235 = _233 + 1;\012 for (int _X_s0_i_j = 0; _X_s0_i_j < 0 + _235; _X_s0_i_j++)\012 {\012   int _236 = _A_extent_0 >> 8;\012   for (int _X_s0_k = 0; _X_s0_k < 0 + _236; _X_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _X_s0_kk = 0; _X_s0_kk < 0 + 16; _X_s0_kk++)\012    {\012     for (int _X_s0_ii = 0; _X_s0_ii < 0 + 16; _X_s0_ii++)\012     {\012      for (int _X_s0_jj = 0; _X_s0_jj < 0 + 32; _X_s0_jj++)\012      {\012       #pragma unroll\012       for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 16; _dummy__1_s0_iii++)\012       {\012        #pragma unroll\012        for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012        {\012         float _238 = _Z_shreg[511][_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _238;\012         #pragma unroll\012         for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 511; _dummy__2_s0_l1++)\012         {\012          int _239 = 511 - _dummy__2_s0_l1;\012          int _240 = 510 - _dummy__2_s0_l1;\012          float _242 = _Z_shreg[_240][_dummy_s0_jjj][_dummy__1_s0_iii];\012          _Z_shreg[_239][_dummy_s0_jjj][_dummy__1_s0_iii] = _242;\012          (void)_242;\012         } // for _dummy__2_s0_l1\012         float _243 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012         _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _243;\012         (void)_243;\012        } // for _dummy_s0_jjj\012       } // for _dummy__1_s0_iii\012       bool _245 = _X_s0_i_j < _233;\012       if (_245)\012       {\012        _BFeeder_channel_array_t __246 = read_channel_intel(_BFeeder_channel);\012        _BFeeder_channel_array = __246;\012        (void)__246;\012        _AFeeder_channel_array_t __247 = read_channel_intel(_AFeeder_channel);\012        _AFeeder_channel_array = __247;\012        (void)__247;\012       } // if _245\012       #pragma unroll\012       for (int _X_s0_iii = 0; _X_s0_iii < 0 + 16; _X_s0_iii++)\012       {\012        #pragma unroll\012        for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012        {\012         float16 _248;\012         bool _249 = _X_s0_jjj == 0;\012         if (_249)\012         {\012          float16 __250 = _AFeeder_channel_array.s[_X_s0_iii];\012          _248 = __250;\012         } // if _249\012         else\012         {\012          float16 _252 = _X_shreg[_X_s0_iii];\012          _248 = _252;\012         } // if _249 else\012         float16 _253 = _248;\012         _X_shreg[_X_s0_iii] = _253;\012         (void)_253;\012         float16 _255 = _X_shreg[_X_s0_iii];\012         float16 _256 = __fpga_reg(__fpga_reg(_255));\012         _X_shreg[_X_s0_iii] = _256;\012         (void)_256;\012         float16 _257;\012         bool _258 = _X_s0_iii == 0;\012         if (_258)\012         {\012          float16 __259 = _BFeeder_channel_array.s[_X_s0_jjj];\012          _257 = __259;\012         } // if _258\012         else\012         {\012          float16 _261 = _Y_shreg[_X_s0_jjj];\012          _257 = _261;\012         } // if _258 else\012         float16 _262 = _257;\012         _Y_shreg[_X_s0_jjj] = _262;\012         (void)_262;\012         float16 _264 = _Y_shreg[_X_s0_jjj];\012         float16 _265 = __fpga_reg(__fpga_reg(_264));\012         _Y_shreg[_X_s0_jjj] = _265;\012         (void)_265;\012         float _266;\012         bool _267 = _X_s0_k == 0;\012         bool _268 = _X_s0_kk == 0;\012         bool _269 = _267 && _268;\012         if (_269)\012         {\012          float _270 = float_from_bits(0 /* 0 */);\012          _266 = _270;\012         } // if _269\012         else\012         {\012          float _272 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012          float _273 = __fpga_reg(_272);\012          _266 = _273;\012         } // if _269 else\012         float _274 = _266;\012         _Z_shreg_temp = _274;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012         {\012          float _275 = _Z_shreg_temp;\012          float _277 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012          float _279 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012          float _280 = _277 * _279;\012          float _281 = _275 + _280;\012          _Z_shreg_temp = _281;\012          int _282 = _X_s0_kkk & 3;\012          bool _283 = _282 == 3;\012          if (_283)\012          {\012           float _284 = _Z_shreg_temp;\012           float _285 = __fpga_reg(_284);\012           _Z_shreg_temp = _285;\012          } // if _283\012         } // for _X_s0_kkk\012         float _286 = _Z_shreg_temp;\012         _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _286;\012         (void)_286;\012         #pragma unroll\012         for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012         {\012          bool _287 = _X_s0_kkk == 15;\012          bool _288 = _X_s0_kk == 15;\012          bool _289 = _287 && _288;\012          int _290 = _A_extent_0 >> 8;\012          int _291 = _290 + -1;\012          bool _292 = _X_s0_k == _291;\012          bool _293 = _289 && _292;\012          if (_293)\012          {\012           int _294 = _X_s0_iii * 512;\012           float _296 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012           _Z_pipe_shreg[_X_s0_jjj][_294] = _296;\012           (void)_296;\012          } // if _293\012         } // for _X_s0_kkk\012        } // for _X_s0_jjj\012       } // for _X_s0_iii\012       bool _297 = _X_s0_jj == 0;\012       bool _298 = _X_s0_ii == 0;\012       bool _299 = _297 && _298;\012       int _300 = _A_extent_0 >> 8;\012       int _301 = _300 + -1;\012       bool _302 = _X_s0_k == _301;\012       bool _303 = _299 && _302;\012       bool _304 = _X_s0_kk == 15;\012       bool _305 = _303 && _304;\012       bool _307 = _X_s0_i_j < _233;\012       bool _308 = _305 && _307;\012       if (_308)\012       {\012        int _309 = _Z_pipe_iter_temp;\012        _Z_pipe_base_temp = _309;\012       } // if _308\012       float8 _Out_channel_temp;\012       #pragma unroll\012       for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 8; _Z_pipe_b__62++)\012       {\012        float _311 = _Z_pipe_shreg[_Z_pipe_b__62][0];\012        _Out_channel_temp[_Z_pipe_b__62] = _311;\012        #pragma unroll\012        for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 8; _Z_pipe_b__62_dummy++)\012        {\012         float _312 = _Out_channel_temp[_Z_pipe_b__62_dummy];\012         float _313 = __fpga_reg(__fpga_reg(_312));\012         _Out_channel_temp[_Z_pipe_b__62_dummy] = _313;\012        } // for _Z_pipe_b__62_dummy\012       } // for _Z_pipe_b__62\012       int _314 = _Z_pipe_iter_temp;\012       int _315 = _Z_pipe_base_temp;\012       int _316 = _315 + 8192;\012       bool _317 = _314 < _316;\012       if (_317)\012       {\012        float8 _318 = _Out_channel_temp;\012        write_channel_intel(_Out_channel, _318);\012        (void)_318;\012       } // if _317\012       #pragma unroll\012       for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 8; _Z_pipe_b__63++)\012       {\012        #pragma unroll\012        for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 15; _Z_pipe_p__31++)\012        {\012         #pragma unroll\012         for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 511; _Z_pipe_l__31++)\012         {\012          int _319 = _Z_pipe_p__31 * 512;\012          int _320 = _319 + _Z_pipe_l__31;\012          int _321 = _320 + 1;\012          float _323 = _Z_pipe_shreg[_Z_pipe_b__63][_321];\012          _Z_pipe_shreg[_Z_pipe_b__63][_320] = _323;\012          (void)_323;\012         } // for _Z_pipe_l__31\012         int _324 = _Z_pipe_p__31 * 512;\012         int _325 = _324 + 511;\012         int _326 = _324 + 512;\012         float _328 = _Z_pipe_shreg[_Z_pipe_b__63][_326];\012         float _329 = __fpga_reg(__fpga_reg(_328));\012         _Z_pipe_shreg[_Z_pipe_b__63][_325] = _329;\012         (void)_329;\012        } // for _Z_pipe_p__31\012       } // for _Z_pipe_b__63\012       int _330 = _Z_pipe_iter_temp;\012       int _331 = _330 + 1;\012       _Z_pipe_iter_temp = _331;\012      } // for _X_s0_jj\012     } // for _X_s0_ii\012    } // for _X_s0_kk\012   } // for _X_s0_k\012 } // for _X_s0_i_j\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _332 = _A_extent_1 >> 8;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _332; _unloader_s0_i++)\012 {\012  int _333 = _B_extent_0 >> 8;\012  for (int _unloader_s0_j = _unloader_s0_i; _unloader_s0_j < 0 + _333; _unloader_s0_j++)\012  {\012   #pragma loop_coalesce 3\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 16; _unloader_s0_iii++)\012   {\012    for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\012    {\012     for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 32; _unloader_s0_jj++)\012     {\012      float8 __334 = read_channel_intel(_Out_channel);\012      int _335 = _addr_temp;\012      int _336 = _335 * 8;\012      vstore8(__334, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _336);\012      int _337 = _addr_temp;\012      int _338 = _337 + 1;\012      _addr_temp = _338;\012     } // for _unloader_s0_jj\012    } // for _unloader_s0_ii\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
