{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 20:52:21 2019 " "Info: Processing started: Mon Dec 02 20:52:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu_ex3 -c alu_ex3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu_ex3 -c alu_ex3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[0\] " "Warning: Node \"cc\[0\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[1\] " "Warning: Node \"cc\[1\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[2\] " "Warning: Node \"cc\[2\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[3\] " "Warning: Node \"cc\[3\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[4\] " "Warning: Node \"cc\[4\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[5\] " "Warning: Node \"cc\[5\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[6\] " "Warning: Node \"cc\[6\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[7\] " "Warning: Node \"cc\[7\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "jinwei " "Warning: Node \"jinwei\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cc\[8\] " "Warning: Node \"cc\[8\]\" is a latch" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "m " "Info: Assuming node \"m\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "jinwei~2 " "Info: Detected gated clock \"jinwei~2\" as buffer" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "jinwei~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cc\[7\]~41 " "Info: Detected gated clock \"cc\[7\]~41\" as buffer" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "cc\[7\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "s\[3\] register register cc\[8\] jinwei 500.0 MHz Internal " "Info: Clock \"s\[3\]\" Internal fmax is restricted to 500.0 MHz between source register \"cc\[8\]\" and destination register \"jinwei\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.259 ns + Longest register register " "Info: + Longest register to register delay is 0.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cc\[8\] 1 REG LCCOMB_X14_Y1_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns jinwei 2 REG LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.46 % ) " "Info: Total cell delay = 0.053 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.206 ns ( 79.54 % ) " "Info: Total interconnect delay = 0.206 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.204 ns - Smallest " "Info: - Smallest clock skew is 0.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] destination 4.497 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[3\]\" to destination register is 4.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns s\[3\] 1 CLK PIN_Y2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 5; CLK Node = 's\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.346 ns) 3.179 ns jinwei~2 2 COMB LCCOMB_X14_Y1_N30 1 " "Info: 2: + IC(2.003 ns) + CELL(0.346 ns) = 3.179 ns; Loc. = LCCOMB_X14_Y1_N30; Fanout = 1; COMB Node = 'jinwei~2'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { s[3] jinwei~2 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.228 ns) 4.497 ns jinwei 3 REG LCCOMB_X14_Y1_N24 1 " "Info: 3: + IC(1.090 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { jinwei~2 jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 31.22 % ) " "Info: Total cell delay = 1.404 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.093 ns ( 68.78 % ) " "Info: Total interconnect delay = 3.093 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { s[3] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { s[3] {} s[3]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 2.003ns 1.090ns } { 0.000ns 0.830ns 0.346ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[3\] source 4.293 ns - Longest register " "Info: - Longest clock path from clock \"s\[3\]\" to source register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns s\[3\] 1 CLK PIN_Y2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 5; CLK Node = 's\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.053 ns) 2.113 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(1.230 ns) + CELL(0.053 ns) = 2.113 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { s[3] cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.355 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.355 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 4.293 ns cc\[8\] 4 REG LCCOMB_X14_Y1_N14 1 " "Info: 4: + IC(0.885 ns) + CELL(0.053 ns) = 4.293 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 21.80 % ) " "Info: Total cell delay = 0.936 ns ( 21.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.357 ns ( 78.20 % ) " "Info: Total interconnect delay = 3.357 ns ( 78.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { s[3] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { s[3] {} s[3]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.230ns 1.242ns 0.885ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { s[3] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { s[3] {} s[3]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 2.003ns 1.090ns } { 0.000ns 0.830ns 0.346ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { s[3] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { s[3] {} s[3]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.230ns 1.242ns 0.885ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.666 ns + " "Info: + Micro setup delay of destination is 0.666 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { s[3] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { s[3] {} s[3]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 2.003ns 1.090ns } { 0.000ns 0.830ns 0.346ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { s[3] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { s[3] {} s[3]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.230ns 1.242ns 0.885ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { jinwei {} } {  } {  } "" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "s\[2\] register register cc\[8\] jinwei 500.0 MHz Internal " "Info: Clock \"s\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"cc\[8\]\" and destination register \"jinwei\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.259 ns + Longest register register " "Info: + Longest register to register delay is 0.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cc\[8\] 1 REG LCCOMB_X14_Y1_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns jinwei 2 REG LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.46 % ) " "Info: Total cell delay = 0.053 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.206 ns ( 79.54 % ) " "Info: Total interconnect delay = 0.206 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.099 ns - Smallest " "Info: - Smallest clock skew is -0.099 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] destination 4.197 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[2\]\" to destination register is 4.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns s\[2\] 1 CLK PIN_W11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 5; CLK Node = 's\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.053 ns) 2.879 ns jinwei~2 2 COMB LCCOMB_X14_Y1_N30 1 " "Info: 2: + IC(1.989 ns) + CELL(0.053 ns) = 2.879 ns; Loc. = LCCOMB_X14_Y1_N30; Fanout = 1; COMB Node = 'jinwei~2'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { s[2] jinwei~2 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.228 ns) 4.197 ns jinwei 3 REG LCCOMB_X14_Y1_N24 1 " "Info: 3: + IC(1.090 ns) + CELL(0.228 ns) = 4.197 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { jinwei~2 jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 26.64 % ) " "Info: Total cell delay = 1.118 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.079 ns ( 73.36 % ) " "Info: Total interconnect delay = 3.079 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { s[2] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { s[2] {} s[2]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.989ns 1.090ns } { 0.000ns 0.837ns 0.053ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[2\] source 4.296 ns - Longest register " "Info: - Longest clock path from clock \"s\[2\]\" to source register is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns s\[2\] 1 CLK PIN_W11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 5; CLK Node = 's\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.225 ns) 2.116 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(1.054 ns) + CELL(0.225 ns) = 2.116 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { s[2] cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.358 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.358 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 4.296 ns cc\[8\] 4 REG LCCOMB_X14_Y1_N14 1 " "Info: 4: + IC(0.885 ns) + CELL(0.053 ns) = 4.296 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 25.95 % ) " "Info: Total cell delay = 1.115 ns ( 25.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.181 ns ( 74.05 % ) " "Info: Total interconnect delay = 3.181 ns ( 74.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { s[2] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { s[2] {} s[2]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.054ns 1.242ns 0.885ns } { 0.000ns 0.837ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { s[2] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { s[2] {} s[2]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.989ns 1.090ns } { 0.000ns 0.837ns 0.053ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { s[2] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { s[2] {} s[2]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.054ns 1.242ns 0.885ns } { 0.000ns 0.837ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.666 ns + " "Info: + Micro setup delay of destination is 0.666 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.197 ns" { s[2] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.197 ns" { s[2] {} s[2]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.989ns 1.090ns } { 0.000ns 0.837ns 0.053ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { s[2] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { s[2] {} s[2]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.054ns 1.242ns 0.885ns } { 0.000ns 0.837ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { jinwei {} } {  } {  } "" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "s\[0\] register register cc\[8\] jinwei 500.0 MHz Internal " "Info: Clock \"s\[0\]\" Internal fmax is restricted to 500.0 MHz between source register \"cc\[8\]\" and destination register \"jinwei\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.259 ns + Longest register register " "Info: + Longest register to register delay is 0.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cc\[8\] 1 REG LCCOMB_X14_Y1_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns jinwei 2 REG LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.46 % ) " "Info: Total cell delay = 0.053 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.206 ns ( 79.54 % ) " "Info: Total interconnect delay = 0.206 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.065 ns - Smallest " "Info: - Smallest clock skew is -0.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 4.317 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[0\]\" to destination register is 4.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns s\[0\] 1 CLK PIN_Y21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.225 ns) 2.999 ns jinwei~2 2 COMB LCCOMB_X14_Y1_N30 1 " "Info: 2: + IC(1.934 ns) + CELL(0.225 ns) = 2.999 ns; Loc. = LCCOMB_X14_Y1_N30; Fanout = 1; COMB Node = 'jinwei~2'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { s[0] jinwei~2 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.228 ns) 4.317 ns jinwei 3 REG LCCOMB_X14_Y1_N24 1 " "Info: 3: + IC(1.090 ns) + CELL(0.228 ns) = 4.317 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { jinwei~2 jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.293 ns ( 29.95 % ) " "Info: Total cell delay = 1.293 ns ( 29.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.024 ns ( 70.05 % ) " "Info: Total interconnect delay = 3.024 ns ( 70.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { s[0] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { s[0] {} s[0]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.934ns 1.090ns } { 0.000ns 0.840ns 0.225ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 4.382 ns - Longest register " "Info: - Longest clock path from clock \"s\[0\]\" to source register is 4.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns s\[0\] 1 CLK PIN_Y21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y21; Fanout = 5; CLK Node = 's\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.228 ns) 2.202 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(1.134 ns) + CELL(0.228 ns) = 2.202 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { s[0] cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.444 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 4.382 ns cc\[8\] 4 REG LCCOMB_X14_Y1_N14 1 " "Info: 4: + IC(0.885 ns) + CELL(0.053 ns) = 4.382 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 25.58 % ) " "Info: Total cell delay = 1.121 ns ( 25.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.261 ns ( 74.42 % ) " "Info: Total interconnect delay = 3.261 ns ( 74.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { s[0] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { s[0] {} s[0]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.134ns 1.242ns 0.885ns } { 0.000ns 0.840ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { s[0] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { s[0] {} s[0]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.934ns 1.090ns } { 0.000ns 0.840ns 0.225ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { s[0] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { s[0] {} s[0]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.134ns 1.242ns 0.885ns } { 0.000ns 0.840ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.666 ns + " "Info: + Micro setup delay of destination is 0.666 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { s[0] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { s[0] {} s[0]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.934ns 1.090ns } { 0.000ns 0.840ns 0.225ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.382 ns" { s[0] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.382 ns" { s[0] {} s[0]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.134ns 1.242ns 0.885ns } { 0.000ns 0.840ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { jinwei {} } {  } {  } "" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "s\[1\] register register cc\[8\] jinwei 500.0 MHz Internal " "Info: Clock \"s\[1\]\" Internal fmax is restricted to 500.0 MHz between source register \"cc\[8\]\" and destination register \"jinwei\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.259 ns + Longest register register " "Info: + Longest register to register delay is 0.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cc\[8\] 1 REG LCCOMB_X14_Y1_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns jinwei 2 REG LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.46 % ) " "Info: Total cell delay = 0.053 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.206 ns ( 79.54 % ) " "Info: Total interconnect delay = 0.206 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.083 ns - Smallest " "Info: - Smallest clock skew is -0.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] destination 4.200 ns + Shortest register " "Info: + Shortest clock path from clock \"s\[1\]\" to destination register is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[1\] 1 CLK PIN_AB15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 5; CLK Node = 's\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.366 ns) 2.882 ns jinwei~2 2 COMB LCCOMB_X14_Y1_N30 1 " "Info: 2: + IC(1.659 ns) + CELL(0.366 ns) = 2.882 ns; Loc. = LCCOMB_X14_Y1_N30; Fanout = 1; COMB Node = 'jinwei~2'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { s[1] jinwei~2 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.228 ns) 4.200 ns jinwei 3 REG LCCOMB_X14_Y1_N24 1 " "Info: 3: + IC(1.090 ns) + CELL(0.228 ns) = 4.200 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { jinwei~2 jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 34.55 % ) " "Info: Total cell delay = 1.451 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.749 ns ( 65.45 % ) " "Info: Total interconnect delay = 2.749 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { s[1] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { s[1] {} s[1]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.659ns 1.090ns } { 0.000ns 0.857ns 0.366ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] source 4.283 ns - Longest register " "Info: - Longest clock path from clock \"s\[1\]\" to source register is 4.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[1\] 1 CLK PIN_AB15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 5; CLK Node = 's\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.346 ns) 2.103 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(0.900 ns) + CELL(0.346 ns) = 2.103 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { s[1] cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.345 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.345 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 4.283 ns cc\[8\] 4 REG LCCOMB_X14_Y1_N14 1 " "Info: 4: + IC(0.885 ns) + CELL(0.053 ns) = 4.283 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 29.33 % ) " "Info: Total cell delay = 1.256 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 70.67 % ) " "Info: Total interconnect delay = 3.027 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { s[1] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.283 ns" { s[1] {} s[1]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 0.900ns 1.242ns 0.885ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { s[1] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { s[1] {} s[1]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.659ns 1.090ns } { 0.000ns 0.857ns 0.366ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { s[1] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.283 ns" { s[1] {} s[1]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 0.900ns 1.242ns 0.885ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.666 ns + " "Info: + Micro setup delay of destination is 0.666 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { s[1] jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { s[1] {} s[1]~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.659ns 1.090ns } { 0.000ns 0.857ns 0.366ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { s[1] cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.283 ns" { s[1] {} s[1]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 0.900ns 1.242ns 0.885ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { jinwei {} } {  } {  } "" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "m register register cc\[8\] jinwei 500.0 MHz Internal " "Info: Clock \"m\" Internal fmax is restricted to 500.0 MHz between source register \"cc\[8\]\" and destination register \"jinwei\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.259 ns + Longest register register " "Info: + Longest register to register delay is 0.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cc\[8\] 1 REG LCCOMB_X14_Y1_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.259 ns jinwei 2 REG LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(0.206 ns) + CELL(0.053 ns) = 0.259 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.053 ns ( 20.46 % ) " "Info: Total cell delay = 0.053 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.206 ns ( 79.54 % ) " "Info: Total interconnect delay = 0.206 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.188 ns - Smallest " "Info: - Smallest clock skew is -0.188 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 4.233 ns + Shortest register " "Info: + Shortest clock path from clock \"m\" to destination register is 4.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns m 1 CLK PIN_R17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 2; CLK Node = 'm'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.228 ns) 2.915 ns jinwei~2 2 COMB LCCOMB_X14_Y1_N30 1 " "Info: 2: + IC(1.907 ns) + CELL(0.228 ns) = 2.915 ns; Loc. = LCCOMB_X14_Y1_N30; Fanout = 1; COMB Node = 'jinwei~2'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { m jinwei~2 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.228 ns) 4.233 ns jinwei 3 REG LCCOMB_X14_Y1_N24 1 " "Info: 3: + IC(1.090 ns) + CELL(0.228 ns) = 4.233 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; REG Node = 'jinwei'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { jinwei~2 jinwei } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.236 ns ( 29.20 % ) " "Info: Total cell delay = 1.236 ns ( 29.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.997 ns ( 70.80 % ) " "Info: Total interconnect delay = 2.997 ns ( 70.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { m jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { m {} m~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.907ns 1.090ns } { 0.000ns 0.780ns 0.228ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 4.421 ns - Longest register " "Info: - Longest clock path from clock \"m\" to source register is 4.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns m 1 CLK PIN_R17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 2; CLK Node = 'm'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.366 ns) 2.241 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(1.095 ns) + CELL(0.366 ns) = 2.241 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { m cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.483 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.483 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 4.421 ns cc\[8\] 4 REG LCCOMB_X14_Y1_N14 1 " "Info: 4: + IC(0.885 ns) + CELL(0.053 ns) = 4.421 ns; Loc. = LCCOMB_X14_Y1_N14; Fanout = 1; REG Node = 'cc\[8\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 27.12 % ) " "Info: Total cell delay = 1.199 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.222 ns ( 72.88 % ) " "Info: Total interconnect delay = 3.222 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { m cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.885ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { m jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { m {} m~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.907ns 1.090ns } { 0.000ns 0.780ns 0.228ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { m cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.885ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.666 ns + " "Info: + Micro setup delay of destination is 0.666 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { cc[8] jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "0.259 ns" { cc[8] {} jinwei {} } { 0.000ns 0.206ns } { 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { m jinwei~2 jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { m {} m~combout {} jinwei~2 {} jinwei {} } { 0.000ns 0.000ns 1.907ns 1.090ns } { 0.000ns 0.780ns 0.228ns 0.228ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { m cc[7]~41 cc[7]~41clkctrl cc[8] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[8] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.885ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { jinwei } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { jinwei {} } {  } {  } "" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cc\[2\] b\[0\] s\[1\] 4.703 ns register " "Info: tsu for register \"cc\[2\]\" (data pin = \"b\[0\]\", clock pin = \"s\[1\]\") is 4.703 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.485 ns + Longest pin register " "Info: + Longest pin to register delay is 8.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns b\[0\] 1 PIN PIN_T2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 5; PIN Node = 'b\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.440 ns) + CELL(0.263 ns) 5.533 ns Add1~3 2 COMB LCCOMB_X18_Y1_N0 2 " "Info: 2: + IC(4.440 ns) + CELL(0.263 ns) = 5.533 ns; Loc. = LCCOMB_X18_Y1_N0; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.703 ns" { b[0] Add1~3 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.172 ns) 5.705 ns Add1~6 3 COMB LCCOMB_X18_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.172 ns) = 5.705 ns; Loc. = LCCOMB_X18_Y1_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.172 ns" { Add1~3 Add1~6 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.830 ns Add1~9 4 COMB LCCOMB_X18_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.830 ns; Loc. = LCCOMB_X18_Y1_N4; Fanout = 1; COMB Node = 'Add1~9'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~6 Add1~9 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii 9.0/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.378 ns) 6.777 ns cc\[2\]~43 5 COMB LCCOMB_X14_Y1_N20 1 " "Info: 5: + IC(0.569 ns) + CELL(0.378 ns) = 6.777 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'cc\[2\]~43'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { Add1~9 cc[2]~43 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.272 ns) 8.485 ns cc\[2\] 6 REG LCCOMB_X31_Y4_N16 1 " "Info: 6: + IC(1.436 ns) + CELL(0.272 ns) = 8.485 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 1; REG Node = 'cc\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { cc[2]~43 cc[2] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.040 ns ( 24.04 % ) " "Info: Total cell delay = 2.040 ns ( 24.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.445 ns ( 75.96 % ) " "Info: Total interconnect delay = 6.445 ns ( 75.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { b[0] Add1~3 Add1~6 Add1~9 cc[2]~43 cc[2] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.485 ns" { b[0] {} b[0]~combout {} Add1~3 {} Add1~6 {} Add1~9 {} cc[2]~43 {} cc[2] {} } { 0.000ns 0.000ns 4.440ns 0.000ns 0.000ns 0.569ns 1.436ns } { 0.000ns 0.830ns 0.263ns 0.172ns 0.125ns 0.378ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.502 ns + " "Info: + Micro setup delay of destination is 0.502 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[1\] destination 4.284 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[1\]\" to destination register is 4.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[1\] 1 CLK PIN_AB15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB15; Fanout = 5; CLK Node = 's\[1\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.346 ns) 2.103 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(0.900 ns) + CELL(0.346 ns) = 2.103 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { s[1] cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.345 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.345 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.053 ns) 4.284 ns cc\[2\] 4 REG LCCOMB_X31_Y4_N16 1 " "Info: 4: + IC(0.886 ns) + CELL(0.053 ns) = 4.284 ns; Loc. = LCCOMB_X31_Y4_N16; Fanout = 1; REG Node = 'cc\[2\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { cc[7]~41clkctrl cc[2] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 29.32 % ) " "Info: Total cell delay = 1.256 ns ( 29.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.028 ns ( 70.68 % ) " "Info: Total interconnect delay = 3.028 ns ( 70.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { s[1] cc[7]~41 cc[7]~41clkctrl cc[2] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { s[1] {} s[1]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[2] {} } { 0.000ns 0.000ns 0.900ns 1.242ns 0.886ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { b[0] Add1~3 Add1~6 Add1~9 cc[2]~43 cc[2] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.485 ns" { b[0] {} b[0]~combout {} Add1~3 {} Add1~6 {} Add1~9 {} cc[2]~43 {} cc[2] {} } { 0.000ns 0.000ns 4.440ns 0.000ns 0.000ns 0.569ns 1.436ns } { 0.000ns 0.830ns 0.263ns 0.172ns 0.125ns 0.378ns 0.272ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.284 ns" { s[1] cc[7]~41 cc[7]~41clkctrl cc[2] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.284 ns" { s[1] {} s[1]~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[2] {} } { 0.000ns 0.000ns 0.900ns 1.242ns 0.886ns } { 0.000ns 0.857ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "m T\[0\] cc\[0\] 9.460 ns register " "Info: tco from clock \"m\" to destination pin \"T\[0\]\" through register \"cc\[0\]\" is 9.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 4.421 ns + Longest register " "Info: + Longest clock path from clock \"m\" to source register is 4.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns m 1 CLK PIN_R17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 2; CLK Node = 'm'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.366 ns) 2.241 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(1.095 ns) + CELL(0.366 ns) = 2.241 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { m cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.483 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.483 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 4.421 ns cc\[0\] 4 REG LCCOMB_X14_Y1_N0 1 " "Info: 4: + IC(0.885 ns) + CELL(0.053 ns) = 4.421 ns; Loc. = LCCOMB_X14_Y1_N0; Fanout = 1; REG Node = 'cc\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { cc[7]~41clkctrl cc[0] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 27.12 % ) " "Info: Total cell delay = 1.199 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.222 ns ( 72.88 % ) " "Info: Total interconnect delay = 3.222 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { m cc[7]~41 cc[7]~41clkctrl cc[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[0] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.885ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.039 ns + Longest register pin " "Info: + Longest register to pin delay is 5.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cc\[0\] 1 REG LCCOMB_X14_Y1_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y1_N0; Fanout = 1; REG Node = 'cc\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { cc[0] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.057 ns) + CELL(1.982 ns) 5.039 ns T\[0\] 2 PIN PIN_A8 0 " "Info: 2: + IC(3.057 ns) + CELL(1.982 ns) = 5.039 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'T\[0\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { cc[0] T[0] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 39.33 % ) " "Info: Total cell delay = 1.982 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.057 ns ( 60.67 % ) " "Info: Total interconnect delay = 3.057 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { cc[0] T[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { cc[0] {} T[0] {} } { 0.000ns 3.057ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.421 ns" { m cc[7]~41 cc[7]~41clkctrl cc[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.421 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[0] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.885ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.039 ns" { cc[0] T[0] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "5.039 ns" { cc[0] {} T[0] {} } { 0.000ns 3.057ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cc\[3\] a\[3\] m 1.988 ns register " "Info: th for register \"cc\[3\]\" (data pin = \"a\[3\]\", clock pin = \"m\") is 1.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 4.425 ns + Longest register " "Info: + Longest clock path from clock \"m\" to destination register is 4.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns m 1 CLK PIN_R17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 2; CLK Node = 'm'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.366 ns) 2.241 ns cc\[7\]~41 2 COMB LCCOMB_X14_Y1_N2 1 " "Info: 2: + IC(1.095 ns) + CELL(0.366 ns) = 2.241 ns; Loc. = LCCOMB_X14_Y1_N2; Fanout = 1; COMB Node = 'cc\[7\]~41'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { m cc[7]~41 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 3.483 ns cc\[7\]~41clkctrl 3 COMB CLKCTRL_G5 9 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 3.483 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'cc\[7\]~41clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { cc[7]~41 cc[7]~41clkctrl } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.053 ns) 4.425 ns cc\[3\] 4 REG LCCOMB_X17_Y1_N28 1 " "Info: 4: + IC(0.889 ns) + CELL(0.053 ns) = 4.425 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 1; REG Node = 'cc\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { cc[7]~41clkctrl cc[3] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 27.10 % ) " "Info: Total cell delay = 1.199 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.226 ns ( 72.90 % ) " "Info: Total interconnect delay = 3.226 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { m cc[7]~41 cc[7]~41clkctrl cc[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[3] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.889ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.437 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns a\[3\] 1 PIN PIN_Y10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 6; PIN Node = 'a\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.053 ns) 1.972 ns cc\[3\]~44 2 COMB LCCOMB_X17_Y1_N20 1 " "Info: 2: + IC(1.120 ns) + CELL(0.053 ns) = 1.972 ns; Loc. = LCCOMB_X17_Y1_N20; Fanout = 1; COMB Node = 'cc\[3\]~44'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { a[3] cc[3]~44 } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.228 ns) 2.437 ns cc\[3\] 3 REG LCCOMB_X17_Y1_N28 1 " "Info: 3: + IC(0.237 ns) + CELL(0.228 ns) = 2.437 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 1; REG Node = 'cc\[3\]'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { cc[3]~44 cc[3] } "NODE_NAME" } } { "alu_ex3.vhd" "" { Text "C:/Users/pigpigpang/Desktop/愿太阳温暖你的心/数电/实验3/alu_ex3/alu_ex3.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.080 ns ( 44.32 % ) " "Info: Total cell delay = 1.080 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 55.68 % ) " "Info: Total interconnect delay = 1.357 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { a[3] cc[3]~44 cc[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { a[3] {} a[3]~combout {} cc[3]~44 {} cc[3] {} } { 0.000ns 0.000ns 1.120ns 0.237ns } { 0.000ns 0.799ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.425 ns" { m cc[7]~41 cc[7]~41clkctrl cc[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "4.425 ns" { m {} m~combout {} cc[7]~41 {} cc[7]~41clkctrl {} cc[3] {} } { 0.000ns 0.000ns 1.095ns 1.242ns 0.889ns } { 0.000ns 0.780ns 0.366ns 0.000ns 0.053ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { a[3] cc[3]~44 cc[3] } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.437 ns" { a[3] {} a[3]~combout {} cc[3]~44 {} cc[3] {} } { 0.000ns 0.000ns 1.120ns 0.237ns } { 0.000ns 0.799ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 20:52:21 2019 " "Info: Processing ended: Mon Dec 02 20:52:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
