version 3
D:/Xilinx_projects/AA/E10_SISO/E10_SISO.vhd
E10_SISO
VHDL
VHDL
tb.xwv
Clocked
-
-
6000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
clr
clk
d
clk
pr
clk
q2
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
q2_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
123417889
631329281
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
clr
d
pr
q2
SIGNAL_ORDER_END
-X-X-X-

