layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mul_16s_16s_29_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_160_8_16_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_3_2_15_1_1
layer_top_mul_15ns_16s_29_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
layer_top_mul_10ns_16ns_25_1_1
layer_top_mac_muladd_10ns_14ns_12ns_23_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W
layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W
layer_top_layer1_fm_buf_RAM_AUTO_1R1W
layer_top_conv_in_buf_RAM_AUTO_1R1W
layer_top_fm_m_axi
layer_top_wt_m_axi
layer_top_control_s_axi
layer_top_Pipeline_BIAS_LOOP
layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv_2
layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2_Pipeline_BIAS_LOOP
layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
conv_1
layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2
layer3_Pipeline_BIAS_LOOP
layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv
layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
layer3
layer_top
