V 50
K _ add_reg
Y 1
D 0 0 330 120
Z 10
i 9
P 1 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 clk
A 0 90 10 0 2 0 PINTYPE=IN
P 2 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 addin[11:0]
A 0 70 10 0 2 0 PINTYPE=IN
P 4 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 reset
A 0 50 10 0 2 0 PINTYPE=IN
P 3 330 80 310 80 0 3 0
L 160 80 10 0 2 0 1 0 addresult[31:0]
A 310 90 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=add_reg
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/add_reg.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=add_reg
U 20 -40 10 0 3 0 PINORDER=clk addin[11:0] addresult[31:0] reset 
b 20 20 310 100
E
