INFO-FLOW: Workspace D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1 opened at Fri Jun 07 14:52:32 +0300 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.159 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.297 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.326 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.139 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./img_inter/solution1/directives.tcl 
Execute     set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Analyzing design file '../src/interleave.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/interleave.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang ../src/interleave.cpp -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.cpp.clang.err.log 
Command       ap_eval done; 0.156 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top img_interleave_manual_seq -name=img_interleave_manual_seq 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.512 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.473 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.443 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.524 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.823 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.853 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.442 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.969 sec.
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_rnd.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/interleave_manual_rnd.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang ../src/interleave_manual_rnd.cpp -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.cpp.clang.err.log 
Command       ap_eval done; 0.147 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top img_interleave_manual_seq -name=img_interleave_manual_seq 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.561 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.481 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.485 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.548 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.86 sec.
Command       clang_tidy done; 0.904 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.459 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.57 sec.
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_seq.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/interleave_manual_seq.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang ../src/interleave_manual_seq.cpp -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.cpp.clang.err.log 
Command       ap_eval done; 0.152 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top img_interleave_manual_seq -name=img_interleave_manual_seq 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.544 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.473 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.698 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.9 sec.
Command       clang_tidy done; 0.944 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.467 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.577 sec.
INFO: [HLS 200-10] Analyzing design file '../src/tomatrix.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/tomatrix.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang ../src/tomatrix.cpp -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.cpp.clang.err.log 
Command       ap_eval done; 0.165 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top img_interleave_manual_seq -name=img_interleave_manual_seq 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.469 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/.systemc_flag -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.407 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/all.directive.json -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.443 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.478 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.782 sec.
Command       clang_tidy done; 0.827 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.38 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.485 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.239 seconds; current allocated memory: 1.174 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.g.bc" "D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.g.bc" "D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.g.bc" "D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave.g.bc D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_rnd.g.bc D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/interleave_manual_seq.g.bc D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/tomatrix.g.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.648 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.649 sec.
Execute       run_link_or_opt -opt -out D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=img_interleave_manual_seq -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=img_interleave_manual_seq -reflow-float-conversion -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.997 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1 sec.
Execute       run_link_or_opt -out D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=img_interleave_manual_seq 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=img_interleave_manual_seq -mllvm -hls-db-dir -mllvm D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow > D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.456 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>& ap_int_base<4, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>& ap_int_base<21, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<21, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<21, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:69:11)
INFO: [HLS 214-131] Inlining function 'bool operator==<21, false>(ap_int_base<21, false> const&, int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:68:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:63:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:60:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:57:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:54:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:50:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:47:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:44:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:41:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:37:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:31:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:28:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:24:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator++(int)' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:13:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::operator long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' (../src/./write_mem_seq.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:60:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:28:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:25:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:21:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:18:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:15:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, false>::operator unsigned long long() const' into 'interleave_mem_seq<ap_int<8>, 1228800>::read_seq(ap_uint<21>, int)' (../src/./read_mem_seq.hpp:12:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<11, true>(ap_int_base<11, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<12, true>(ap_int_base<12, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<13, true>(ap_int_base<13, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<14, true>(ap_int_base<14, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<15, true>(ap_int_base<15, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<17, true>(ap_int_base<17, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<18, true>(ap_int_base<18, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<19, true>(ap_int_base<19, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<20, true>(ap_int_base<20, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<21, true>(ap_int_base<21, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<22, true>(ap_int_base<22, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<22, true>::RType<8, true>::plus operator+<22, true, 8, true>(ap_int_base<22, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:81)
INFO: [HLS 214-131] Inlining function 'ap_int_base<21, true>::RType<8, true>::plus operator+<21, true, 8, true>(ap_int_base<21, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:61)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, true>::RType<8, true>::plus operator+<20, true, 8, true>(ap_int_base<20, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, true>::RType<8, true>::plus operator+<19, true, 8, true>(ap_int_base<19, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:52)
INFO: [HLS 214-131] Inlining function 'ap_int_base<18, true>::RType<8, true>::plus operator+<18, true, 8, true>(ap_int_base<18, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::RType<8, true>::plus operator+<17, true, 8, true>(ap_int_base<17, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<8, true>::plus operator+<10, true, 8, true>(ap_int_base<10, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:36:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<8, true>::plus operator+<16, true, 8, true>(ap_int_base<16, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:40)
INFO: [HLS 214-131] Inlining function 'ap_int_base<15, true>::RType<8, true>::plus operator+<15, true, 8, true>(ap_int_base<15, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:38:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, true>::RType<8, true>::plus operator+<11, true, 8, true>(ap_int_base<11, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<14, true>::RType<8, true>::plus operator+<14, true, 8, true>(ap_int_base<14, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:78)
INFO: [HLS 214-131] Inlining function 'ap_int_base<13, true>::RType<8, true>::plus operator+<13, true, 8, true>(ap_int_base<13, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>::RType<8, true>::plus operator+<12, true, 8, true>(ap_int_base<12, true> const&, ap_int_base<8, true> const&)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:37:40)
INFO: [HLS 214-178] Inlining function 'frommatrix(ap_int<8> (*) [640][3], ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'interleave_mem_seq<ap_int<8>, 1228800>::write_seq(ap_uint<21>, ap_int<8>*)' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'tomatrixI(ap_int<23>*, ap_int<24> (*) [40][3])' into 'img_interleave_manual_seq(ap_int<8> (*) [640][3], ap_int<24> (*) [40][3], bool)' (../src/interleave_manual_seq.cpp:6:0)
INFO: [HLS 214-241] Aggregating bram variable '1' with compact=bit mode in 24-bits
INFO: [HLS 214-241] Aggregating bram variable 'x_in' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/../../../kernel.xml -> D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.05 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.174 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top img_interleave_manual_seq -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.0.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.1.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.174 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.g.1.bc to D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.1.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (../src/tomatrix.cpp:31) in function 'img_interleave_manual_seq' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_3' (../src/tomatrix.cpp:43) in function 'img_interleave_manual_seq' automatically.
Command         transform done; 0.166 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.116 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.174 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.2.bc -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (../src/tomatrix.cpp:31:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (../src/tomatrix.cpp:32:29) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_2' (../src/tomatrix.cpp:43:5) in function 'img_interleave_manual_seq'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_1' (../src/tomatrix.cpp:44:29) in function 'img_interleave_manual_seq'.
INFO: [HLS 200-472] Inferring partial write operation for 'tmpy.V' (../src/interleave_manual_seq.cpp:36:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tmpx.V' (../src/tomatrix.cpp:35:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../src/./write_mem_seq.hpp:15:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../src/./write_mem_seq.hpp:18:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../src/./write_mem_seq.hpp:21:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x3.V' (../src/./write_mem_seq.hpp:24:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x4.V' (../src/./write_mem_seq.hpp:28:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x5.V' (../src/./write_mem_seq.hpp:31:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x6.V' (../src/./write_mem_seq.hpp:34:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x7.V' (../src/./write_mem_seq.hpp:37:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x8.V' (../src/./write_mem_seq.hpp:41:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x9.V' (../src/./write_mem_seq.hpp:44:15)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x10.V' (../src/./write_mem_seq.hpp:47:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x11.V' (../src/./write_mem_seq.hpp:50:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x12.V' (../src/./write_mem_seq.hpp:54:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x13.V' (../src/./write_mem_seq.hpp:57:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x14.V' (../src/./write_mem_seq.hpp:60:16)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x15.V' (../src/./write_mem_seq.hpp:63:18)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (../src/tomatrix.cpp:47:26)
Command         transform done; 0.421 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.174 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.005 sec.
Command     elaborate done; 25.314 sec.
Execute     ap_eval exec zip -j D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'img_interleave_manual_seq' ...
Execute       ap_set_top_model img_interleave_manual_seq 
Execute       get_model_list img_interleave_manual_seq -filter all-wo-channel -topdown 
Execute       preproc_iomode -model img_interleave_manual_seq 
Execute       preproc_iomode -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       preproc_iomode -model img_interleave_manual_seq_Pipeline_LOAD 
Execute       preproc_iomode -model read_seq 
Execute       preproc_iomode -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       get_model_list img_interleave_manual_seq -filter all-wo-channel 
INFO-FLOW: Model list for configure: img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 img_interleave_manual_seq
INFO-FLOW: Configuring Module : img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 ...
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       apply_spec_resource_limit img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
INFO-FLOW: Configuring Module : read_seq ...
Execute       set_default_model read_seq 
Execute       apply_spec_resource_limit read_seq 
INFO-FLOW: Configuring Module : img_interleave_manual_seq_Pipeline_LOAD ...
Execute       set_default_model img_interleave_manual_seq_Pipeline_LOAD 
Execute       apply_spec_resource_limit img_interleave_manual_seq_Pipeline_LOAD 
INFO-FLOW: Configuring Module : img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 ...
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       apply_spec_resource_limit img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
INFO-FLOW: Configuring Module : img_interleave_manual_seq ...
Execute       set_default_model img_interleave_manual_seq 
Execute       apply_spec_resource_limit img_interleave_manual_seq 
INFO-FLOW: Model list for preprocess: img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 img_interleave_manual_seq
INFO-FLOW: Preprocessing Module: img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 ...
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       cdfg_preprocess -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       rtl_gen_preprocess img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
INFO-FLOW: Preprocessing Module: read_seq ...
Execute       set_default_model read_seq 
Execute       cdfg_preprocess -model read_seq 
Execute       rtl_gen_preprocess read_seq 
INFO-FLOW: Preprocessing Module: img_interleave_manual_seq_Pipeline_LOAD ...
Execute       set_default_model img_interleave_manual_seq_Pipeline_LOAD 
Execute       cdfg_preprocess -model img_interleave_manual_seq_Pipeline_LOAD 
Execute       rtl_gen_preprocess img_interleave_manual_seq_Pipeline_LOAD 
INFO-FLOW: Preprocessing Module: img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 ...
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       cdfg_preprocess -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       rtl_gen_preprocess img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
INFO-FLOW: Preprocessing Module: img_interleave_manual_seq ...
Execute       set_default_model img_interleave_manual_seq 
Execute       cdfg_preprocess -model img_interleave_manual_seq 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_idx_V', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (../src/interleave_manual_seq.cpp:20) on 'x_sel_V', which is not an array.
Execute       rtl_gen_preprocess img_interleave_manual_seq 
INFO-FLOW: Model list for synthesis: img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 img_interleave_manual_seq
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       schedule -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.sched.adb -f 
INFO-FLOW: Finish scheduling img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       bind -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.bind.adb -f 
INFO-FLOW: Finish binding img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_seq 
Execute       schedule -model read_seq 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.sched.adb -f 
INFO-FLOW: Finish scheduling read_seq.
Execute       set_default_model read_seq 
Execute       bind -model read_seq 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.bind.adb -f 
INFO-FLOW: Finish binding read_seq.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model img_interleave_manual_seq_Pipeline_LOAD 
Execute       schedule -model img_interleave_manual_seq_Pipeline_LOAD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.sched.adb -f 
INFO-FLOW: Finish scheduling img_interleave_manual_seq_Pipeline_LOAD.
Execute       set_default_model img_interleave_manual_seq_Pipeline_LOAD 
Execute       bind -model img_interleave_manual_seq_Pipeline_LOAD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.bind.adb -f 
INFO-FLOW: Finish binding img_interleave_manual_seq_Pipeline_LOAD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       schedule -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.sched.adb -f 
INFO-FLOW: Finish scheduling img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.
Execute       set_default_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       bind -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.bind.adb -f 
INFO-FLOW: Finish binding img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model img_interleave_manual_seq 
Execute       schedule -model img_interleave_manual_seq 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.sched.adb -f 
INFO-FLOW: Finish scheduling img_interleave_manual_seq.
Execute       set_default_model img_interleave_manual_seq 
Execute       bind -model img_interleave_manual_seq 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.164 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.174 GB.
Execute       syn_report -verbosereport -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.195 sec.
Execute       db_write -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.bind.adb -f 
INFO-FLOW: Finish binding img_interleave_manual_seq.
Execute       get_model_list img_interleave_manual_seq -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       rtl_gen_preprocess read_seq 
Execute       rtl_gen_preprocess img_interleave_manual_seq_Pipeline_LOAD 
Execute       rtl_gen_preprocess img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       rtl_gen_preprocess img_interleave_manual_seq 
INFO-FLOW: Model list for RTL generation: img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 img_interleave_manual_seq
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -top_prefix img_interleave_manual_seq_ -sub_prefix img_interleave_manual_seq_ -mg_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.174 GB.
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute       gen_rtl img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -style xilinx -f -lang vhdl -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/vhdl/img_interleave_manual_seq_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       gen_rtl img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -style xilinx -f -lang vlog -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/verilog/img_interleave_manual_seq_img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
Execute       syn_report -csynth -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -f -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.adb 
Execute       db_write -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -bindview -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 -p D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_seq -top_prefix img_interleave_manual_seq_ -sub_prefix img_interleave_manual_seq_ -mg_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_seq'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.174 GB.
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_seq -style xilinx -f -lang vhdl -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/vhdl/img_interleave_manual_seq_read_seq 
Execute       gen_rtl read_seq -style xilinx -f -lang vlog -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/verilog/img_interleave_manual_seq_read_seq 
Execute       syn_report -csynth -model read_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/read_seq_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/read_seq_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_seq -f -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.adb 
Execute       db_write -model read_seq -bindview -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_seq -p D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model img_interleave_manual_seq_Pipeline_LOAD -top_prefix img_interleave_manual_seq_ -sub_prefix img_interleave_manual_seq_ -mg_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.174 GB.
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute       gen_rtl img_interleave_manual_seq_Pipeline_LOAD -style xilinx -f -lang vhdl -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/vhdl/img_interleave_manual_seq_img_interleave_manual_seq_Pipeline_LOAD 
Execute       gen_rtl img_interleave_manual_seq_Pipeline_LOAD -style xilinx -f -lang vlog -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/verilog/img_interleave_manual_seq_img_interleave_manual_seq_Pipeline_LOAD 
Execute       syn_report -csynth -model img_interleave_manual_seq_Pipeline_LOAD -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_Pipeline_LOAD_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model img_interleave_manual_seq_Pipeline_LOAD -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_Pipeline_LOAD_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model img_interleave_manual_seq_Pipeline_LOAD -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model img_interleave_manual_seq_Pipeline_LOAD -f -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.adb 
Execute       db_write -model img_interleave_manual_seq_Pipeline_LOAD -bindview -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info img_interleave_manual_seq_Pipeline_LOAD -p D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -top_prefix img_interleave_manual_seq_ -sub_prefix img_interleave_manual_seq_ -mg_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline 'VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.174 GB.
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute       gen_rtl img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -style xilinx -f -lang vhdl -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/vhdl/img_interleave_manual_seq_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       gen_rtl img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -style xilinx -f -lang vlog -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/verilog/img_interleave_manual_seq_img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
Execute       syn_report -csynth -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -f -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.adb 
Execute       db_write -model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -bindview -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 -p D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'img_interleave_manual_seq' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model img_interleave_manual_seq -top_prefix  -sub_prefix img_interleave_manual_seq_ -mg_file D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/x_in' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/y' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'img_interleave_manual_seq/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'img_interleave_manual_seq' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_img_interleave_manual_seq_ap_int_8_640_3_ap_int_24_40_3_bool_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_sel_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_idx_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'load', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'img_interleave_manual_seq/x_in_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'img_interleave_manual_seq'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.174 GB.
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute       gen_rtl img_interleave_manual_seq -istop -style xilinx -f -lang vhdl -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/vhdl/img_interleave_manual_seq 
Execute       gen_rtl img_interleave_manual_seq -istop -style xilinx -f -lang vlog -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/verilog/img_interleave_manual_seq 
Execute       syn_report -csynth -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/img_interleave_manual_seq_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.221 sec.
Execute       db_write -model img_interleave_manual_seq -f -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.adb 
Execute       db_write -model img_interleave_manual_seq -bindview -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info img_interleave_manual_seq -p D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq 
Execute       export_constraint_db -f -tool general -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.constraint.tcl 
Execute       syn_report -designview -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.design.xml 
Command       syn_report done; 0.143 sec.
Execute       syn_report -csynthDesign -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model img_interleave_manual_seq -o D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks img_interleave_manual_seq 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain img_interleave_manual_seq 
INFO-FLOW: Model list for RTL component generation: img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 img_interleave_manual_seq
INFO-FLOW: Handling components in module [img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3] ... 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.compgen.tcl 
INFO-FLOW: Found component img_interleave_manual_seq_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_seq] ... 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.compgen.tcl 
INFO-FLOW: Handling components in module [img_interleave_manual_seq_Pipeline_LOAD] ... 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.compgen.tcl 
INFO-FLOW: Found component img_interleave_manual_seq_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3] ... 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.compgen.tcl 
INFO-FLOW: Found component img_interleave_manual_seq_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [img_interleave_manual_seq] ... 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.compgen.tcl 
INFO-FLOW: Found component img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W
INFO-FLOW: Found component img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component img_interleave_manual_seq_control_s_axi.
INFO-FLOW: Append model img_interleave_manual_seq_control_s_axi
INFO-FLOW: Append model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3
INFO-FLOW: Append model read_seq
INFO-FLOW: Append model img_interleave_manual_seq_Pipeline_LOAD
INFO-FLOW: Append model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3
INFO-FLOW: Append model img_interleave_manual_seq
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: img_interleave_manual_seq_flow_control_loop_pipe_sequential_init img_interleave_manual_seq_flow_control_loop_pipe_sequential_init img_interleave_manual_seq_flow_control_loop_pipe_sequential_init img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W img_interleave_manual_seq_control_s_axi img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 img_interleave_manual_seq
INFO-FLOW: Generating D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model img_interleave_manual_seq_control_s_axi
INFO-FLOW: To file: write model img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3
INFO-FLOW: To file: write model read_seq
INFO-FLOW: To file: write model img_interleave_manual_seq_Pipeline_LOAD
INFO-FLOW: To file: write model img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3
INFO-FLOW: To file: write model img_interleave_manual_seq
INFO-FLOW: Generating D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/vhdl' dstVlogDir='D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/vlog' tclDir='D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db' modelList='img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W
img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W
img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W
img_interleave_manual_seq_control_s_axi
img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3
read_seq
img_interleave_manual_seq_Pipeline_LOAD
img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3
img_interleave_manual_seq
' expOnly='0'
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.compgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.compgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.compgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.compgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.13 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 1.174 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_seq
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
img_interleave_manual_seq_flow_control_loop_pipe_sequential_init
img_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W
img_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W
img_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W
img_interleave_manual_seq_control_s_axi
img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3
read_seq
img_interleave_manual_seq_Pipeline_LOAD
img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3
img_interleave_manual_seq
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.compgen.dataonly.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.compgen.dataonly.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.tbgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/read_seq.tbgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_LOAD.tbgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3.tbgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.constraint.tcl 
Execute       sc_get_clocks img_interleave_manual_seq 
Execute       source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE img_interleave_manual_seq LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}' bind_report_dict='TOP img_interleave_manual_seq DATA {img_interleave_manual_seq {DEPTH 1 CHILDREN {img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 read_seq img_interleave_manual_seq_Pipeline_LOAD img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmpy_V_U SOURCE ../src/interleave_manual_seq.cpp:15 VARIABLE tmpy_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 53 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME tmpx_V_U SOURCE ../src/interleave_manual_seq.cpp:16 VARIABLE tmpx_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 600 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_323_p2 SOURCE ../src/interleave_manual_seq.cpp:36 VARIABLE i_3 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_15_fu_342_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_15 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_16_fu_355_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_16 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_17_fu_365_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_17 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_18_fu_378_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_18 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_19_fu_388_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_19 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_20_fu_398_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_20 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_21_fu_407_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_21 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_22_fu_420_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_22 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_23_fu_430_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_23 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_24_fu_440_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_24 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_25_fu_449_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_25 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_26_fu_459_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_26 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_27_fu_468_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_27 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_28_fu_478_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_28 LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmpy_V_d0 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret LOOP WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x0_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x1_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x2_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x3_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x3_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x4_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x4_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x5_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x5_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x6_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x6_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x7_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x7_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x8_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x8_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x9_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x9_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x10_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x10_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x11_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x11_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x12_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x12_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x13_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x13_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x14_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x14_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA pragma RTLNAME x_x15_V_U SOURCE ../src/interleave_manual_seq.cpp:20 VARIABLE x_x15_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 38 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 1261 URAM 0}} img_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_188_p2 SOURCE ../src/tomatrix.cpp:32 VARIABLE add_ln32_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_206_p2 SOURCE ../src/tomatrix.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_411_p2 SOURCE ../src/tomatrix.cpp:32 VARIABLE add_ln32_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_256_p2 SOURCE ../src/tomatrix.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_438_p2 SOURCE ../src/tomatrix.cpp:33 VARIABLE add_ln33_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_308_p2 SOURCE ../src/tomatrix.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_318_p2 SOURCE ../src/tomatrix.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln35_fu_340_p2 SOURCE ../src/tomatrix.cpp:35 VARIABLE sub_ln35 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_2_fu_346_p2 SOURCE ../src/tomatrix.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_463_p2 SOURCE ../src/tomatrix.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_357_p2 SOURCE ../src/tomatrix.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_363_p2 SOURCE ../src/tomatrix.cpp:33 VARIABLE add_ln33_2 LOOP VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_seq {DEPTH 2 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} img_interleave_manual_seq_Pipeline_LOAD {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_430_p2 SOURCE ../src/interleave_manual_seq.cpp:26 VARIABLE i LOOP LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_447_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885 LOOP LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_1_fu_453_p2 SOURCE {C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE add_ln885_1 LOOP LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_183_p2 SOURCE ../src/tomatrix.cpp:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_361_p2 SOURCE ../src/tomatrix.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_204_p2 SOURCE ../src/tomatrix.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_385_p2 SOURCE ../src/tomatrix.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_258_p2 SOURCE ../src/tomatrix.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_422_p2 SOURCE ../src/tomatrix.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_431_p2 SOURCE ../src/tomatrix.cpp:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln47_fu_453_p2 SOURCE ../src/tomatrix.cpp:47 VARIABLE sub_ln47 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_459_p2 SOURCE ../src/tomatrix.cpp:47 VARIABLE add_ln47_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_299_p2 SOURCE ../src/tomatrix.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_305_p2 SOURCE ../src/tomatrix.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_2_fu_311_p2 SOURCE ../src/tomatrix.cpp:45 VARIABLE add_ln45_2 LOOP VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.174 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for img_interleave_manual_seq.
INFO: [VLOG 209-307] Generating Verilog RTL for img_interleave_manual_seq.
Execute       syn_report -model img_interleave_manual_seq -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.60 MHz
Command     autosyn done; 4.4 sec.
Command   csynth_design done; 29.796 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 29.796 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 31.337 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1 opened at Fri Jun 07 14:56:14 +0300 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.133 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.258 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.281 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./img_inter/solution1/directives.tcl 
Execute     set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
Execute   cosim_design -setup -O 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/tb/tb_interleave.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.534 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.816 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave_manual_rnd.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.921 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave_manual_seq.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.42 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/tomatrix.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.636 sec.
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.123 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
Command   cosim_design done; error code: 2; 19.14 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.14 seconds; current allocated memory: 2.023 MB.
Command ap_source done; error code: 1; 20.615 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1 opened at Fri Jun 07 14:58:59 +0300 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.167 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.295 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.312 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.131 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./img_inter/solution1/directives.tcl 
Execute     set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
Execute   cosim_design -setup -O 
INFO: [HLS 200-1510] Running: cosim_design -setup -O 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/tb/tb_interleave.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.574 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.789 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave_manual_rnd.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.86 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave_manual_seq.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.359 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/tomatrix.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.65 sec.
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
Command   cosim_design done; error code: 2; 18.797 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.797 seconds; current allocated memory: 2.340 MB.
Command ap_source done; error code: 1; 20.295 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1 opened at Fri Jun 07 15:00:43 +0300 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.181 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.312 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.347 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./img_inter/solution1/directives.tcl 
Execute     set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
Execute   cosim_design -setup 
INFO: [HLS 200-1510] Running: cosim_design -setup 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/tb/tb_interleave.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tb_interleave.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.499 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.79 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave_manual_rnd.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_rnd.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.852 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/interleave_manual_seq.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/interleave_manual_seq.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.313 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/src/tomatrix.cpp D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/./sim/autowrap/testbench/tomatrix.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.613 sec.
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.rtl_wrap.cfg.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/.autopilot/db/img_interleave_manual_seq.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
Command   cosim_design done; error code: 2; 18.126 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.126 seconds; current allocated memory: 1.328 MB.
Command ap_source done; error code: 1; 19.682 sec.
Execute cleanup_all 
