ğŸ”§ **Embedded Core â€” SOC & ARM Keywords Reference**
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

**Quick Reference for System-on-Chip and ARM Architecture Terminology**  
**Domains:** Automotive SOCs ğŸš— | ADAS Computing ğŸ“¡ | Embedded Vision ğŸ“·  
**Purpose:** Rapid term lookup, architecture comparison, SOC selection

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

.. contents:: ğŸ“‘ Quick Navigation
   :depth: 2
   :local:

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

â­ **ARM CORE ARCHITECTURES**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**ARM Cortex-A Series (Application Processors)**

- **Cortex-A76/A78/A710** â€“ High-performance cores for automotive infotainment, ADAS domain controllers
- **Cortex-A55/A53** â€“ Efficiency cores for low-power applications
- **ARM v8/v9 Architecture** â€“ 64-bit instruction set (AArch64)
- **big.LITTLE** â€“ Heterogeneous multi-processing (performance + efficiency cores)
- **DynamIQ** â€“ Flexible cluster configuration (mix A78 + A55 in single cluster)

**ARM Cortex-R Series (Real-Time)**

- **Cortex-R52/R82** â€“ Safety-critical real-time cores for ASIL D / SIL 3
- **Lockstep Mode** â€“ Dual-core redundant execution for fault detection
- **TCM (Tightly-Coupled Memory)** â€“ Deterministic low-latency memory access
- **MPU (Memory Protection Unit)** â€“ Isolate safety-critical regions

**ARM Cortex-M Series (Microcontrollers)**

- **Cortex-M7/M33/M55** â€“ Mixed-signal control, sensor hubs, motor control
- **M-Profile Vector Extension (MVE / Helium)** â€“ DSP & ML acceleration on M-cores
- **TrustZone-M** â€“ Hardware-based security isolation

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸš— **AUTOMOTIVE SOC KEYWORDS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**SOC Platforms**

- **NVIDIA Orin** â€“ 254 TOPS, Ampere GPU, 12Ã— ARM A78AE cores (ASIL D)
- **NVIDIA Thor** â€“ 2000 TOPS, next-gen unified compute for ADAS + cockpit
- **Qualcomm Snapdragon Ride** â€“ 700 TOPS, automotive-grade ADAS platform
- **TI TDA4** â€“ 8 TOPS, Jacinto processor for camera perception & sensor fusion
- **NXP S32G/S32V** â€“ Automotive vehicle compute, radar/vision processing
- **Renesas R-Car H3/V3U** â€“ Cockpit, gateway, ADAS compute
- **Mobileye EyeQ5/EyeQ6** â€“ Purpose-built vision processing (24 TOPS â†’ 176 TOPS)

**ADAS Compute Requirements**

- **L2/L2+ ADAS** â€“ 10-30 TOPS (highway assist, lane keeping, ACC)
- **L3 Conditional Autonomy** â€“ 100-300 TOPS (traffic jam pilot, hands-off highway)
- **L4 High Autonomy** â€“ 500-2000+ TOPS (robotaxi, urban driving)

**SOC Components**

- **CPU Cluster** â€“ ARM A78/A55 for middleware, OS, control
- **GPU** â€“ Graphics + compute (OpenGL, Vulkan, CUDA/OpenCL)
- **NPU / DLA (Deep Learning Accelerator)** â€“ Dedicated neural network inference
- **ISP (Image Signal Processor)** â€“ RAW image processing, demosaicing, HDR
- **DSP (Digital Signal Processor)** â€“ Sensor fusion, signal processing
- **Video Encoder/Decoder** â€“ H.264, H.265 encode/decode for recording/streaming
- **HSM (Hardware Security Module)** â€“ Crypto acceleration, secure boot, key storage

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“¡ **ADAS & PERCEPTION KEYWORDS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Camera Processing**

- **ISP Pipeline** â€“ Bayer demosaicing, white balance, tone mapping, noise reduction
- **Multi-camera Stitching** â€“ Surround-view 360Â° (4-6 cameras)
- **HDR (High Dynamic Range)** â€“ Handle high-contrast scenes (bright sun + dark shadows)
- **Lens Distortion Correction** â€“ Fisheye undistortion for wide-angle cameras

**Neural Network Acceleration**

- **INT8 Inference** â€“ Quantized neural networks for efficiency (4Ã— faster than FP16)
- **TOPS (Tera Operations Per Second)** â€“ Performance metric for NN compute
- **TensorRT** â€“ NVIDIA optimization framework for inference
- **ONNX Runtime** â€“ Cross-platform neural network runtime
- **Quantization-Aware Training (QAT)** â€“ Train with INT8 precision in mind

**Sensor Fusion**

- **Early Fusion** â€“ Combine RAW sensor data (camera + radar pixels)
- **Late Fusion** â€“ Combine detected objects from each sensor
- **Deep Fusion** â€“ Neural network learns optimal sensor combination
- **Kalman Filter** â€“ State estimation for object tracking
- **EKF (Extended Kalman Filter)** â€“ Nonlinear sensor fusion

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ–¥ï¸ **GPU & COMPUTE KEYWORDS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**NVIDIA GPU Architectures**

- **Ampere** â€“ GA10x architecture (Orin SOC, 2020-2024)
- **Hopper** â€“ H100 datacenter GPU (not automotive yet)
- **CUDA Cores** â€“ Parallel processing units for general compute
- **Tensor Cores** â€“ Specialized matrix multiply units for AI (FP16, INT8, INT4)
- **RT Cores** â€“ Ray tracing acceleration (for photorealistic rendering)

**CUDA Programming**

- **Kernel** â€“ Function executed in parallel on GPU
- **Thread Block** â€“ Group of threads sharing shared memory
- **Warp** â€“ 32 threads executing in lockstep (SIMT - Single Instruction Multiple Thread)
- **Occupancy** â€“ Percentage of GPU utilized (maximize for performance)
- **Unified Memory** â€“ Shared address space between CPU & GPU

**Memory Hierarchy**

- **Global Memory** â€“ Large, high-latency DRAM (GB scale)
- **Shared Memory** â€“ Fast, on-chip SRAM per thread block (KB scale)
- **Registers** â€“ Fastest, per-thread storage (limited)
- **L1/L2 Cache** â€“ Automatic caching between shared & global memory

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ”¬ **COMPUTER VISION KEYWORDS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Classic Vision Algorithms**

- **Feature Detection** â€“ Harris corners, SIFT, ORB
- **Optical Flow** â€“ Lucas-Kanade, Farneback for motion estimation
- **Stereo Vision** â€“ Depth from binocular cameras (disparity map)
- **Structure from Motion (SfM)** â€“ 3D reconstruction from monocular video

**Deep Learning Models**

- **YOLO (You Only Look Once)** â€“ Real-time object detection (v5, v7, v8, v9, v10)
- **EfficientDet** â€“ Scalable object detection (D0-D7 variants)
- **DETR (Detection Transformer)** â€“ End-to-end object detection without anchors
- **SegFormer** â€“ Semantic segmentation with transformers
- **BEVFormer** â€“ Bird's-eye-view perception from multi-camera
- **Occupancy Networks** â€“ 3D voxel occupancy prediction

**Model Optimization**

- **Pruning** â€“ Remove unnecessary weights to reduce model size
- **Knowledge Distillation** â€“ Train small model to mimic large model
- **TensorRT Optimization** â€“ Layer fusion, precision calibration (FP32â†’INT8)
- **ONNX Export** â€“ Framework-agnostic model format

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

âš¡ **PERFORMANCE METRICS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Compute Metrics**

- **TOPS** â€“ Tera (trillion) operations per second (AI performance)
- **TFLOPS** â€“ Tera floating-point operations per second (GPU compute)
- **FPS (Frames Per Second)** â€“ Throughput for camera processing
- **Latency** â€“ Time from sensor input to actuator output (critical for L3+)

**Power Metrics**

- **TDP (Thermal Design Power)** â€“ Maximum heat dissipation (Watts)
- **TOPS/W** â€“ AI efficiency (operations per Watt)
- **Power Modes** â€“ High performance, balanced, low power (DVFS scaling)

**Memory Metrics**

- **Bandwidth** â€“ GB/s transfer rate (LPDDR5: 51.2 GB/s typical)
- **Latency** â€“ Access time (ns)
- **Cache Hit Rate** â€“ Percentage of memory accesses served by cache

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ›¡ï¸ **SAFETY & SECURITY KEYWORDS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Functional Safety (ISO 26262)**

- **ASIL B/D Cores** â€“ Safety-certified ARM cores (R52, A78AE with lockstep)
- **Safety Island** â€“ Isolated ASIL D partition for monitoring
- **Lockstep Execution** â€“ Dual-core redundant compute with comparison
- **ECC (Error Correcting Code)** â€“ Detect/correct memory bit flips
- **FTTI (Fault Tolerant Time Interval)** â€“ Max time to detect & respond to faults

**Cybersecurity**

- **Secure Boot** â€“ Verify firmware integrity at startup
- **TrustZone** â€“ Hardware-based secure world isolation
- **HSM (Hardware Security Module)** â€“ Crypto acceleration, key storage
- **OTA Security** â€“ Encrypted, signed over-the-air updates
- **Intrusion Detection** â€“ Monitor CAN bus, Ethernet for attacks

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ”Œ **CONNECTIVITY & INTERFACES**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Camera Interfaces**

- **MIPI CSI-2** â€“ Mobile camera serial interface (up to 6 Gbps per lane)
- **GMSL (Gigabit Multimedia Serial Link)** â€“ Long-reach camera over coax (up to 15m)
- **FPD-Link III** â€“ Texas Instruments camera serializer/deserializer

**Vehicle Networks**

- **CAN / CAN-FD** â€“ Controller Area Network for vehicle control (1 Mbps / 8 Mbps)
- **Automotive Ethernet** â€“ 100 Mbps, 1 Gbps, 10 Gbps (ADAS sensor data)
- **FlexRay** â€“ Deterministic time-triggered network (safety-critical)

**PCIe & High-Speed**

- **PCIe Gen 3/4/5** â€“ Peripheral Component Interconnect Express (8/16/32 GT/s)
- **NVMe** â€“ High-speed SSD storage over PCIe

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“Š **SOC COMPARISON TABLE**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

| SOC | CPU | GPU TOPS | ASIL | TDP | Use Case |
|:----|:----|:---------|:-----|:----|:---------|
| NVIDIA Orin | 12Ã— A78AE | 254 | D | 60W | L3/L4 ADAS, robotaxi |
| NVIDIA Thor | 16Ã— Custom | 2000 | D | 300W | L4/L5, unified compute |
| Qualcomm Ride | 16Ã— Kryo | 700 | D | 65W | L2+/L3 ADAS |
| TI TDA4 | 2Ã— A72 + 6Ã— R5F | 8 | D | 20W | L2 ADAS, camera |
| Mobileye EyeQ6 | 12Ã— Custom | 176 | B(D) | 30W | L2+/L3 vision |
| NXP S32G3 | 8Ã— A53 + 4Ã— M7 | â€” | D | 25W | Gateway, V2X |
| Renesas V3U | 8Ã— A76 + R52 | 60 | D | 35W | L2 ADAS, cockpit |

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

âœ¨ **TL;DR â€” Quick Memorization**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**ARM Cores:**
- **Cortex-A:** Application processors (Linux, Android)
- **Cortex-R:** Real-time, safety-critical (lockstep)
- **Cortex-M:** Microcontrollers, sensor hubs

**TOPS Scale:**
- **10 TOPS:** L2 ADAS (lane keeping, ACC)
- **100 TOPS:** L2+ / L3 (hands-off highway)
- **500+ TOPS:** L4 (urban autonomy, robotaxi)

**Key SOCs:**
- **NVIDIA Orin:** 254 TOPS, market leader for L3/L4
- **TI TDA4:** 8 TOPS, cost-effective L2
- **Qualcomm Ride:** 700 TOPS, challenger to Orin

**Safety:**
- **Lockstep:** Dual-core redundant execution (ASIL D)
- **Safety Island:** Isolated partition for monitoring
- **ECC:** Memory error correction

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

**Last updated:** January 14, 2026  
**Coverage:** ARM architectures, automotive SOCs, ADAS compute, GPU programming, computer vision, safety/security
