TRACE::2022-04-21.10:46:50::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:50::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:50::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:53::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:46:53::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:53::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:46:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-21.10:46:54::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-04-21.10:46:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-04-21.10:46:54::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-04-21.10:46:54::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.10:46:54::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.10:46:54::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.10:46:54::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:46:54::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:46:54::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:46:54::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:46:54::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-04-21.10:46:54::SCWPlatform::Generating the sources  .
TRACE::2022-04-21.10:46:54::SCWBDomain::Generating boot domain sources.
TRACE::2022-04-21.10:46:54::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-04-21.10:46:54::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:46:54::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:46:54::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:46:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:46:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:46:54::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-21.10:46:54::SCWMssOS::No sw design opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::mss does not exists at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::Creating sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::Adding the swdes entry, created swdb /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::updating the scw layer changes to swdes at   /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::Writing mss at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:46:54::SCWMssOS::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.10:46:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.10:46:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.10:46:54::SCWBDomain::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.10:47:01::SCWPlatform::Generating sources Done.
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-04-21.10:47:01::SCWMssOS::Could not open the swdb for /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-04-21.10:47:01::SCWMssOS::Could not open the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-04-21.10:47:01::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.10:47:01::SCWMssOS::No sw design opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::mss exists loading the mss file  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Opened the sw design from mss  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Adding the swdes entry /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-21.10:47:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.10:47:01::SCWMssOS::Opened the sw design.  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.10:47:01::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.10:47:01::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.10:47:01::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::No sw design opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::mss does not exists at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Creating sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Adding the swdes entry, created swdb /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::updating the scw layer changes to swdes at   /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Writing mss at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.10:47:01::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.10:47:01::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.10:47:01::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-04-21.10:47:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.10:47:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.10:47:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.10:47:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.10:47:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.10:47:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.10:47:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-21.10:47:01::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.10:47:01::SCWSystem::Not a boot domain 
LOG::2022-04-21.10:47:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.10:47:01::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.10:47:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.10:47:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.10:47:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.10:47:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.10:47:01::SCWMssOS::Could not open the swdb for /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2022-04-21.10:47:01::SCWMssOS::Could not open the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-04-21.10:47:01::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.10:47:01::SCWMssOS::No sw design opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::mss exists loading the mss file  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Opened the sw design from mss  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Adding the swdes entry /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.10:47:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.10:47:01::SCWMssOS::Opened the sw design.  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.10:47:01::SCWMssOS::Mss edits present, copying mssfile into export location /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.10:47:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.10:47:01::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-04-21.10:47:01::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-21.10:47:01::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.10:47:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.10:47:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-21.10:47:01::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-21.10:47:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.10:47:01::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.10:47:01::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.10:47:01::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.10:47:01::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.10:47:01::SCWSystem::dir created 
TRACE::2022-04-21.10:47:01::SCWSystem::Writing the bif 
TRACE::2022-04-21.10:47:01::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.10:47:01::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.10:47:01::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b48e08a36ed7878ac431a8bc28599b57",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.10:47:01::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b48e08a36ed7878ac431a8bc28599b57",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b48e08a36ed7878ac431a8bc28599b57",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-21.10:47:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.10:47:01::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.10:47:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.10:47:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.10:47:01::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.10:47:01::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.10:47:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.10:47:01::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.10:47:01::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.10:47:01::SCWMssOS::Mss edits present, copying mssfile into export location /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.10:47:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.10:47:01::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.10:47:01::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-21.10:47:01::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.10:47:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.10:47:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-21.10:47:01::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-21.10:47:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.10:47:01::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.10:47:01::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.10:47:01::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.10:47:01::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.10:47:01::SCWSystem::dir created 
TRACE::2022-04-21.10:47:01::SCWSystem::Writing the bif 
TRACE::2022-04-21.10:47:01::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.10:47:01::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.10:47:01::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:47:01::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:47:01::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:47:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:47:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:47:01::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:47:01::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:47:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b48e08a36ed7878ac431a8bc28599b57",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.10:47:01::SCWPlatform::updated the xpfm file.
LOG::2022-04-21.10:48:50::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.10:48:50::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.10:48:50::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.10:48:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.10:48:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.10:48:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.10:48:50::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-21.10:48:50::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:48:50::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:48:50::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:48:50::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:48:50::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:48:50::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:48:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:48:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:48:50::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:48:50::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:48:50::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:48:50::SCWBDomain::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.10:48:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.10:48:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.10:48:50::SCWBDomain::System Command Ran  cd  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  " 
TRACE::2022-04-21.10:48:50::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-04-21.10:48:50::SCWBDomain::make[1]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/xilffs_v4_2/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::xilffs_v4_2/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:48:50::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:48:50::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/ddrps_v1_0/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::ddrps_v1_0/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.10:48:50::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.10:48:50::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.10:48:50::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.10:48:50::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/standalone_v7_1/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[3]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/standalone_v7_1/src/profile'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[3]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::standalone_v7_1/src/profile'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::standalone_v7_1/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:48:50::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:48:50::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/dmaps_v2_5/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::dmaps_v2_5/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::xilrsa_v1_5/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.10:48:50::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.10:48:50::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.10:48:50::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.10:48:50::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/sdps_v3_8/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::sdps_v3_8/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.10:48:50::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.10:48:50::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:50::SCWBDomain::/emacps_v3_10/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:50::SCWBDomain::emacps_v3_10/src'

TRACE::2022-04-21.10:48:50::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.10:48:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/scugic_v4_1/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::scugic_v4_1/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/qspips_v3_6/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::qspips_v3_6/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/xadcps_v2_3/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::xadcps_v2_3/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/gpiops_v3_6/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::gpiops_v3_6/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/devcfg_v3_5/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::devcfg_v3_5/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::scuwdt_v2_1/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/uartps_v3_8/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::uartps_v3_8/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sysmon_v7_5/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sysmon_v7_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:48:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:48:51::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/sysmon_v7_5/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::sysmon_v7_5/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:48:51::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:48:51::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/usbps_v2_4/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::usbps_v2_4/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.10:48:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.10:48:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/scutimer_v2_1/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:51::SCWBDomain::scutimer_v2_1/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.10:48:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:48:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:48:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:51::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:51::SCWBDomain::/xilffs_v4_2/src'

TRACE::2022-04-21.10:48:51::SCWBDomain::Compiling XilFFs Library

TRACE::2022-04-21.10:48:53::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:53::SCWBDomain::xilffs_v4_2/src'

TRACE::2022-04-21.10:48:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.10:48:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.10:48:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.10:48:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:53::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:53::SCWBDomain::/ddrps_v1_0/src'

TRACE::2022-04-21.10:48:53::SCWBDomain::Compiling ddrps

TRACE::2022-04-21.10:48:53::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:53::SCWBDomain::ddrps_v1_0/src'

TRACE::2022-04-21.10:48:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.10:48:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.10:48:53::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.10:48:53::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:53::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:53::SCWBDomain::/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.10:48:53::SCWBDomain::Compiling cpu_cortexa9

TRACE::2022-04-21.10:48:53::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:53::SCWBDomain::cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.10:48:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.10:48:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.10:48:53::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.10:48:53::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:53::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:53::SCWBDomain::/standalone_v7_1/src'

TRACE::2022-04-21.10:48:53::SCWBDomain::Compiling standalone

TRACE::2022-04-21.10:48:56::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:56::SCWBDomain::standalone_v7_1/src'

TRACE::2022-04-21.10:48:56::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.10:48:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.10:48:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.10:48:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:56::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:56::SCWBDomain::/dmaps_v2_5/src'

TRACE::2022-04-21.10:48:56::SCWBDomain::Compiling dmaps

TRACE::2022-04-21.10:48:57::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:57::SCWBDomain::dmaps_v2_5/src'

TRACE::2022-04-21.10:48:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.10:48:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:48:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:48:57::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:57::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:57::SCWBDomain::/xilrsa_v1_5/src'

TRACE::2022-04-21.10:48:57::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:57::SCWBDomain::xilrsa_v1_5/src'

TRACE::2022-04-21.10:48:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.10:48:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.10:48:57::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.10:48:57::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:57::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:57::SCWBDomain::/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.10:48:57::SCWBDomain::Compiling coresightps_dcc

TRACE::2022-04-21.10:48:57::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:57::SCWBDomain::coresightps_dcc_v1_6/src'

TRACE::2022-04-21.10:48:57::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.10:48:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.10:48:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.10:48:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:57::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:57::SCWBDomain::/sdps_v3_8/src'

TRACE::2022-04-21.10:48:57::SCWBDomain::Compiling sdps

TRACE::2022-04-21.10:48:58::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:58::SCWBDomain::sdps_v3_8/src'

TRACE::2022-04-21.10:48:58::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.10:48:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.10:48:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.10:48:58::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:58::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:58::SCWBDomain::/emacps_v3_10/src'

TRACE::2022-04-21.10:48:58::SCWBDomain::Compiling emacps

TRACE::2022-04-21.10:48:59::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:48:59::SCWBDomain::emacps_v3_10/src'

TRACE::2022-04-21.10:48:59::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.10:48:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:48:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:48:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:48:59::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:48:59::SCWBDomain::/scugic_v4_1/src'

TRACE::2022-04-21.10:48:59::SCWBDomain::Compiling scugic

TRACE::2022-04-21.10:49:00::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:00::SCWBDomain::scugic_v4_1/src'

TRACE::2022-04-21.10:49:00::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.10:49:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:00::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:00::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:00::SCWBDomain::/qspips_v3_6/src'

TRACE::2022-04-21.10:49:00::SCWBDomain::Compiling qspips

TRACE::2022-04-21.10:49:01::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:01::SCWBDomain::qspips_v3_6/src'

TRACE::2022-04-21.10:49:01::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.10:49:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:01::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:01::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:01::SCWBDomain::/xadcps_v2_3/src'

TRACE::2022-04-21.10:49:01::SCWBDomain::Compiling xadcps

TRACE::2022-04-21.10:49:02::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:02::SCWBDomain::xadcps_v2_3/src'

TRACE::2022-04-21.10:49:02::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.10:49:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:02::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:02::SCWBDomain::/gpiops_v3_6/src'

TRACE::2022-04-21.10:49:02::SCWBDomain::Compiling gpiops

TRACE::2022-04-21.10:49:03::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:03::SCWBDomain::gpiops_v3_6/src'

TRACE::2022-04-21.10:49:03::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.10:49:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:03::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:03::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:03::SCWBDomain::/devcfg_v3_5/src'

TRACE::2022-04-21.10:49:03::SCWBDomain::Compiling devcfg

TRACE::2022-04-21.10:49:03::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:03::SCWBDomain::devcfg_v3_5/src'

TRACE::2022-04-21.10:49:03::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.10:49:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:03::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:03::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:03::SCWBDomain::/scuwdt_v2_1/src'

TRACE::2022-04-21.10:49:03::SCWBDomain::Compiling scuwdt

TRACE::2022-04-21.10:49:03::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:03::SCWBDomain::scuwdt_v2_1/src'

TRACE::2022-04-21.10:49:03::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.10:49:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:03::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:03::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:03::SCWBDomain::/uartps_v3_8/src'

TRACE::2022-04-21.10:49:03::SCWBDomain::Compiling uartps

TRACE::2022-04-21.10:49:04::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:04::SCWBDomain::uartps_v3_8/src'

TRACE::2022-04-21.10:49:04::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sysmon_v7_5/src

TRACE::2022-04-21.10:49:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sysmon_v7_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:04::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:04::SCWBDomain::/sysmon_v7_5/src'

TRACE::2022-04-21.10:49:04::SCWBDomain::Compiling sysmon

TRACE::2022-04-21.10:49:05::SCWBDomain::make[3]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:05::SCWBDomain::/sysmon_v7_5/src'

TRACE::2022-04-21.10:49:05::SCWBDomain::make[3]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:05::SCWBDomain::sysmon_v7_5/src'

TRACE::2022-04-21.10:49:05::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:05::SCWBDomain::sysmon_v7_5/src'

TRACE::2022-04-21.10:49:05::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.10:49:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.10:49:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.10:49:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:05::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:05::SCWBDomain::/usbps_v2_4/src'

TRACE::2022-04-21.10:49:05::SCWBDomain::Compiling usbps

TRACE::2022-04-21.10:49:06::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:06::SCWBDomain::usbps_v2_4/src'

TRACE::2022-04-21.10:49:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.10:49:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:49:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:49:06::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:06::SCWBDomain::make[2]: Entering directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc
TRACE::2022-04-21.10:49:06::SCWBDomain::/scutimer_v2_1/src'

TRACE::2022-04-21.10:49:06::SCWBDomain::Compiling scutimer

TRACE::2022-04-21.10:49:06::SCWBDomain::make[2]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/
TRACE::2022-04-21.10:49:06::SCWBDomain::scutimer_v2_1/src'

TRACE::2022-04-21.10:49:06::SCWBDomain::Finished building libraries

TRACE::2022-04-21.10:49:06::SCWBDomain::make[1]: Leaving directory '/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.10:49:06::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-04-21.10:49:06::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.10:49:06::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.10:49:06::SCWBDomain::0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.10:49:06::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-04-21.10:49:06::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.10:49:06::SCWBDomain::0/include -I.

TRACE::2022-04-21.10:49:06::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-04-21.10:49:06::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.10:49:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.10:49:07::SCWBDomain::0/include -I.

TRACE::2022-04-21.10:49:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.10:49:07::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.10:49:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-21.10:49:07::SCWBDomain::include -I.

TRACE::2022-04-21.10:49:07::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-04-21.10:49:07::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.10:49:07::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  nand
TRACE::2022-04-21.10:49:07::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-21.10:49:07::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2022-04-21.10:49:07::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sectio
TRACE::2022-04-21.10:49:07::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-21.10:49:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.10:49:07::SCWSystem::Not a boot domain 
LOG::2022-04-21.10:49:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.10:49:07::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.10:49:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.10:49:07::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.10:49:07::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.10:49:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.10:49:07::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:07::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:07::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:07::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:07::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:07::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:07::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:07::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:07::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:07::SCWMssOS::Completed writing the mss file at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.10:49:07::SCWMssOS::Mss edits present, copying mssfile into export location /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.10:49:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.10:49:07::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.10:49:07::SCWMssOS::doing bsp build ... 
TRACE::2022-04-21.10:49:07::SCWMssOS::System Command Ran  cd  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:49:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:49:07::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.10:49:07::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.10:49:07::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.10:49:07::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.10:49:07::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:49:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:49:07::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.10:49:07::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.10:49:07::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.10:49:07::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.10:49:07::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.10:49:07::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.10:49:07::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sysmon_v7_5/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sysmon_v7_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.10:49:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.10:49:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:49:07::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:49:07::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.10:49:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.10:49:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.10:49:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.10:49:07::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Compiling ddrps

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.10:49:07::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.10:49:07::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-04-21.10:49:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.10:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.10:49:07::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.10:49:07::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:07::SCWMssOS::Compiling standalone

TRACE::2022-04-21.10:49:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.10:49:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.10:49:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.10:49:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:10::SCWMssOS::Compiling dmaps

TRACE::2022-04-21.10:49:11::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.10:49:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.10:49:11::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.10:49:11::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:11::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-04-21.10:49:11::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.10:49:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.10:49:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.10:49:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:11::SCWMssOS::Compiling sdps

TRACE::2022-04-21.10:49:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.10:49:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.10:49:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.10:49:13::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:13::SCWMssOS::Compiling emacps

TRACE::2022-04-21.10:49:14::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.10:49:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:14::SCWMssOS::Compiling scugic

TRACE::2022-04-21.10:49:15::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.10:49:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:15::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:15::SCWMssOS::Compiling qspips

TRACE::2022-04-21.10:49:16::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.10:49:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:16::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:16::SCWMssOS::Compiling xadcps

TRACE::2022-04-21.10:49:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.10:49:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:17::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:17::SCWMssOS::Compiling gpiops

TRACE::2022-04-21.10:49:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.10:49:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:18::SCWMssOS::Compiling devcfg

TRACE::2022-04-21.10:49:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.10:49:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:18::SCWMssOS::Compiling scuwdt

TRACE::2022-04-21.10:49:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.10:49:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:18::SCWMssOS::Compiling uartps

TRACE::2022-04-21.10:49:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sysmon_v7_5/src

TRACE::2022-04-21.10:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sysmon_v7_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.10:49:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.10:49:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:20::SCWMssOS::Compiling sysmon

TRACE::2022-04-21.10:49:21::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.10:49:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.10:49:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.10:49:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:21::SCWMssOS::Compiling usbps

TRACE::2022-04-21.10:49:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.10:49:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.10:49:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.10:49:22::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.10:49:22::SCWMssOS::Compiling scutimer

TRACE::2022-04-21.10:49:22::SCWMssOS::Finished building libraries

TRACE::2022-04-21.10:49:22::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.10:49:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.10:49:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-21.10:49:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.10:49:22::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.10:49:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.10:49:22::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.10:49:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.10:49:22::SCWSystem::dir created 
TRACE::2022-04-21.10:49:22::SCWSystem::Writing the bif 
TRACE::2022-04-21.10:49:22::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.10:49:22::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.10:49:22::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/tools/oscilloscope_fpga/xadc/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c2d8a4ccd0b55e128ff5886545491de7",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b48e08a36ed7878ac431a8bc28599b57",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.10:49:22::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to open the hw design at /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA given /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA absoulate path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform::DSA directory /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw
TRACE::2022-04-21.10:49:22::SCWPlatform:: Platform Path /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.10:49:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.10:49:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.10:49:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.10:49:22::SCWMssOS::Checking the sw design at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.10:49:22::SCWMssOS::DEBUG:  swdes dump  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.10:49:22::SCWMssOS::Sw design exists and opened at  /tools/oscilloscope_fpga/xadc/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
