<stg><name>model_array</name>


<trans_list>

<<<<<<< HEAD
<trans id="142" from="1" to="2">
=======
<trans id="148" from="1" to="2">
>>>>>>> main
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="143" from="2" to="3">
=======
<trans id="149" from="2" to="3">
>>>>>>> main
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="144" from="3" to="4">
=======
<trans id="150" from="3" to="4">
>>>>>>> main
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="145" from="4" to="5">
=======
<trans id="151" from="4" to="5">
>>>>>>> main
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<<<<<<< HEAD
<trans id="146" from="5" to="6">
=======
<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="8" to="9">
>>>>>>> main
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<<<<<<< HEAD
<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training

]]></Node>
<StgValue><ssdm name="training_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
=======
<operation id="10" st_id="1" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %delta_k_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_0_val

]]></Node>
<StgValue><ssdm name="delta_k_0_0_val_read"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val

]]></Node>
<StgValue><ssdm name="output_kmin1_0_1_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
=======
<operation id="11" st_id="1" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %output_kmin1_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_0_val

]]></Node>
<StgValue><ssdm name="output_kmin1_0_0_val_read"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

=======
>>>>>>> main
<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="16">
<![CDATA[
entry_ifconv:12 %sext_ln12_1 = sext i16 %delta_k_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:13 %sext_ln12_3 = sext i16 %p_read_3

]]></Node>
<StgValue><ssdm name="sext_ln12_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:14 %sext_ln12_4 = sext i16 %delta_k_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:15 %mul_ln12 = mul i25 %sext_ln12_3, i25 %sext_ln12_4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:17 %sext_ln13_2 = sext i16 %output_kmin1_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln13_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:18 %mul_ln13 = mul i25 %sext_ln12_3, i25 %sext_ln13_2

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:30 %mul_ln15 = mul i23 %sext_ln12_1, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
<<<<<<< HEAD

<operation id="22" st_id="1" stage="1" lat="1">
=======
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training

]]></Node>
<StgValue><ssdm name="training_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val

]]></Node>
<StgValue><ssdm name="output_kmin1_0_1_val_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:11 %sext_ln12 = sext i16 %delta_k_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:16 %sext_ln13 = sext i16 %output_kmin1_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:19 %mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln14"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:25 %sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:28 %mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln14_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:30 %mul_ln15 = mul i23 %sext_ln12_1, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:41 %sext_ln12_6 = sext i16 %p_read_2

]]></Node>
<StgValue><ssdm name="sext_ln12_6"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="23" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:42 %mul_ln12_1 = mul i25 %sext_ln12_6, i25 %sext_ln12_4

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
=======
<operation id="32" st_id="2" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:43 %sext_ln13_3 = sext i16 %output_kmin1_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln13_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="25" st_id="1" stage="3" lat="3">
=======
<operation id="33" st_id="2" stage="3" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:44 %mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
=======
<operation id="34" st_id="2" stage="1" lat="1">
>>>>>>> main
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:93 %cmp_i_i = icmp_eq  i16 %training_read, i16 0

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="28" st_id="1" stage="1" lat="1">
=======
<operation id="35" st_id="2" stage="1" lat="1">
>>>>>>> main
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:94 %icmp_ln11 = icmp_sgt  i16 %output_kmin1_0_0_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="29" st_id="1" stage="1" lat="1">
=======
<operation id="36" st_id="2" stage="1" lat="1">
>>>>>>> main
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:96 %icmp_ln11_1 = icmp_sgt  i16 %output_kmin1_0_1_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln11_1"/></StgValue>
</operation>
</state>

<<<<<<< HEAD
<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
=======
<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %delta_k_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_1_val

]]></Node>
<StgValue><ssdm name="delta_k_0_1_val_read"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:11 %sext_ln12 = sext i16 %delta_k_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:16 %sext_ln13 = sext i16 %output_kmin1_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:19 %mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln14"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:20 %sext_ln14 = sext i32 %mul_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:21 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_3, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:22 %mul_ln14_1 = mul i34 %sext_ln14, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %add_ln14 = add i34 %shl_ln, i34 %mul_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:30 %mul_ln15 = mul i23 %sext_ln12_1, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:44 %mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:56 %sext_ln12_7 = sext i16 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln12_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:57 %sext_ln12_8 = sext i16 %delta_k_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:58 %mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:61 %mul_ln13_2 = mul i25 %sext_ln12_7, i25 %sext_ln13_2

]]></Node>
<StgValue><ssdm name="mul_ln13_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:66 %sext_ln12_9 = sext i16 %p_read

]]></Node>
<StgValue><ssdm name="sext_ln12_9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:69 %mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13_2, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
=======
<operation id="38" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %biases_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_0_val

]]></Node>
<StgValue><ssdm name="biases_0_0_val_read"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="51" st_id="3" stage="1" lat="1">
=======
<operation id="39" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="37" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:25 %sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:27 %shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:28 %mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln14_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:29 %sext_ln24 = sext i32 %mul_ln14_2

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="3">
=======
<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:30 %mul_ln15 = mul i23 %sext_ln12_1, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="56" st_id="3" stage="1" lat="1">
=======
<operation id="41" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:31 %shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_0_val_read, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="57" st_id="3" stage="1" lat="1">
=======
<operation id="42" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="25" op_0_bw="23">
<![CDATA[
entry_ifconv:32 %sext_ln15 = sext i23 %mul_ln15

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="58" st_id="3" stage="2" lat="2">
=======
<operation id="43" st_id="3" stage="2" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:33 %sub_ln15 = sub i25 %shl_ln2, i25 %sext_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="59" st_id="3" stage="1" lat="1">
=======
<operation id="44" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:35 %sext_ln12_2 = sext i16 %delta_k_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_2"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="16">
<![CDATA[
entry_ifconv:36 %sext_ln12_5 = sext i16 %delta_k_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
=======
<operation id="45" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:39 %mul_ln14_3 = mul i32 %sext_ln12_2, i32 %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln14_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="62" st_id="3" stage="1" lat="3">
=======
<operation id="46" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:42 %mul_ln12_1 = mul i25 %sext_ln12_6, i25 %sext_ln12_4

]]></Node>
<StgValue><ssdm name="mul_ln12_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:44 %mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="63" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:45 %add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
=======
<operation id="48" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="59" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:47 %shl_ln14_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_2, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln14_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:48 %mul_ln14_4 = mul i34 %sext_ln24, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:49 %add_ln14_1 = add i34 %shl_ln14_1, i34 %mul_ln14_4

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
=======
<Node id="68" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:56 %sext_ln12_7 = sext i16 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln12_7"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="62" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:50 %weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_1, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="3">
=======
<Node id="69" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:57 %sext_ln12_8 = sext i16 %delta_k_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="3" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:58 %mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_2"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="69" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:69 %mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:74 %mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:85 %mul_ln15_1 = mul i23 %sext_ln12_5, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
=======
<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
>>>>>>> main
</operation>
</state>

<state id="4" st_id="4">

<<<<<<< HEAD
<operation id="72" st_id="4" stage="1" lat="2">
=======
<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:27 %shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:33 %sub_ln15 = sub i25 %shl_ln2, i25 %sext_ln15

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="73" st_id="4" stage="1" lat="1">
=======
<operation id="55" st_id="4" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:34 %bias_out_bias_change = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="bias_out_bias_change"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="74" st_id="4" stage="1" lat="1">
=======
<operation id="56" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:44 %mul_ln13_1 = mul i25 %sext_ln12_6, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:45 %add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:58 %mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:61 %mul_ln13_2 = mul i25 %sext_ln12_7, i25 %sext_ln13_2

]]></Node>
<StgValue><ssdm name="mul_ln13_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:66 %sext_ln12_9 = sext i16 %p_read

]]></Node>
<StgValue><ssdm name="sext_ln12_9"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:69 %mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13_2, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:77 %mul_ln14_6 = mul i32 %sext_ln12_2, i32 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln14_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:20 %sext_ln14 = sext i32 %mul_ln14

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:21 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_3, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:22 %mul_ln14_1 = mul i34 %sext_ln14, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %add_ln14 = add i34 %shl_ln, i34 %mul_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:29 %sext_ln24 = sext i32 %mul_ln14_2

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:38 %shl_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %sext_ln24_1 = sext i32 %mul_ln14_3

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
=======
<operation id="71" st_id="5" stage="1" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:45 %add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="77" st_id="4" stage="1" lat="1">
=======
<operation id="72" st_id="5" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="weight_out_sum_output_out"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="78" st_id="4" stage="1" lat="1">
=======
<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:47 %shl_ln14_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_2, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln14_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:48 %mul_ln14_4 = mul i34 %sext_ln24, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:49 %add_ln14_1 = add i34 %shl_ln14_1, i34 %mul_ln14_4

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:50 %weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_1, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
>>>>>>> main
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:51 %bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="bias_out_net_sum"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="79" st_id="4" stage="1" lat="1">
=======
<operation id="78" st_id="5" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:52 %trunc_ln12 = trunc i16 %bias_out_net_sum

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="80" st_id="4" stage="1" lat="1">
=======
<operation id="79" st_id="5" stage="1" lat="1">
>>>>>>> main
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:53 %icmp_ln12 = icmp_sgt  i16 %bias_out_net_sum, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="81" st_id="4" stage="1" lat="1">
=======
<operation id="80" st_id="5" stage="1" lat="1">
>>>>>>> main
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:54 %output_3 = select i1 %icmp_ln12, i15 %trunc_ln12, i15 0

]]></Node>
<StgValue><ssdm name="output_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="82" st_id="4" stage="1" lat="3">
=======
<operation id="81" st_id="5" stage="1" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:58 %mul_ln12_2 = mul i25 %sext_ln12_7, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_2"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="83" st_id="4" stage="2" lat="2">
=======
<operation id="82" st_id="5" stage="2" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:59 %add_ln12 = add i25 %shl_ln3, i25 %mul_ln12_2

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:62 %shl_ln14_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_1, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln14_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:63 %mul_ln14_5 = mul i34 %sext_ln24_1, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_5"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:64 %add_ln14_3 = add i34 %shl_ln14_2, i34 %mul_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_3, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:68 %shl_ln12_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln12_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
=======
<operation id="83" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
>>>>>>> main
</and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:69 %mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="90" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:70 %add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="3">
=======
<operation id="84" st_id="5" stage="3" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:74 %mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>
<<<<<<< HEAD

<operation id="92" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:77 %mul_ln14_6 = mul i32 %sext_ln12_2, i32 %sext_ln13_1

]]></Node>
<StgValue><ssdm name="mul_ln14_6"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:78 %sext_ln14_1 = sext i32 %mul_ln14_6

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:79 %shl_ln14_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln14_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:80 %mul_ln14_7 = mul i34 %sext_ln14_1, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:81 %add_ln14_4 = add i34 %shl_ln14_3, i34 %mul_ln14_7

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:82 %weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_4, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:85 %mul_ln15_1 = mul i23 %sext_ln12_5, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="1">
=======
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val

]]></Node>
<StgValue><ssdm name="biases_0_1_val_read"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
=======
<Node id="48" bw="23" op_0_bw="16">
<![CDATA[
entry_ifconv:36 %sext_ln12_5 = sext i16 %delta_k_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln12_5"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %sext_ln24_1 = sext i32 %mul_ln14_3

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:59 %add_ln12 = add i25 %shl_ln3, i25 %mul_ln12_2

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="101" st_id="5" stage="1" lat="1">
=======
<operation id="88" st_id="6" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:60 %weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="weight_out_sum_delta_out"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="102" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
=======
<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:62 %shl_ln14_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_1, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln14_2"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:63 %mul_ln14_5 = mul i34 %sext_ln24_1, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_5"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:64 %add_ln14_3 = add i34 %shl_ln14_2, i34 %mul_ln14_5

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:65 %weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_3, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change_2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:68 %shl_ln12_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln12_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:69 %mul_ln12_3 = mul i25 %sext_ln12_9, i25 %sext_ln12_8

]]></Node>
<StgValue><ssdm name="mul_ln12_3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
>>>>>>> main
</and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:70 %add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11_1" val="1"/>
<literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:71 %weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="weight_out_sum_delta_out_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:73 %shl_ln13_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="3">
=======
<operation id="96" st_id="6" stage="2" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:74 %mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="106" st_id="5" stage="2" lat="2">
<core>DSP48</core>
=======
<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
>>>>>>> main
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="87" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:75 %add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="3">
=======
<Node id="90" bw="34" op_0_bw="32">
<![CDATA[
entry_ifconv:78 %sext_ln14_1 = sext i32 %mul_ln14_6

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="18">
<![CDATA[
entry_ifconv:79 %shl_ln14_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln14_3"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:80 %mul_ln14_7 = mul i34 %sext_ln14_1, i34 17179869133

]]></Node>
<StgValue><ssdm name="mul_ln14_7"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:81 %add_ln14_4 = add i34 %shl_ln14_3, i34 %mul_ln14_7

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:82 %weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_4, i32 18, i32 33

]]></Node>
<StgValue><ssdm name="weight_out_weight_change_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="3" lat="3">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:85 %mul_ln15_1 = mul i23 %sext_ln12_5, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:86 %shl_ln15_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_1_val_read, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="23">
<![CDATA[
entry_ifconv:87 %sext_ln15_1 = sext i23 %mul_ln15_1

]]></Node>
<StgValue><ssdm name="sext_ln15_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:88 %sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
=======
<operation id="103" st_id="6" stage="1" lat="1">
>>>>>>> main
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:95 %error_1 = select i1 %icmp_ln11, i16 %weight_out_sum_delta_out, i16 0

]]></Node>
<StgValue><ssdm name="error_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="112" st_id="5" stage="1" lat="1">
=======
<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:98 %agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1

]]></Node>
<StgValue><ssdm name="agg_result_delta_kmin1_0_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:70 %add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
<literal name="icmp_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:71 %weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="weight_out_sum_delta_out_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:73 %shl_ln13_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:74 %mul_ln13_3 = mul i25 %sext_ln12_9, i25 %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:75 %add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:85 %mul_ln15_1 = mul i23 %sext_ln12_5, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
>>>>>>> main
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:97 %error_3 = select i1 %icmp_ln11_1, i16 %weight_out_sum_delta_out_1, i16 0

]]></Node>
<StgValue><ssdm name="error_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:98 %agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1

]]></Node>
<StgValue><ssdm name="agg_result_delta_kmin1_0_0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
=======
<operation id="112" st_id="7" stage="1" lat="1">
>>>>>>> main
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:99 %agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3

]]></Node>
<StgValue><ssdm name="agg_result_delta_kmin1_1_0"/></StgValue>
</operation>
</state>

<<<<<<< HEAD
<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
=======
<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<<<<<<< HEAD
<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:55 %zext_ln12 = zext i15 %output_3

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
=======
<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val

]]></Node>
<StgValue><ssdm name="biases_0_1_val_read"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:75 %add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="117" st_id="6" stage="1" lat="1">
=======
<operation id="115" st_id="8" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:76 %weight_out_sum_output_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="weight_out_sum_output_out_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="118" st_id="6" stage="1" lat="1">
=======
<operation id="116" st_id="8" stage="1" lat="1">
>>>>>>> main
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:83 %bias_out_net_sum_1 = add i16 %weight_out_sum_output_out_1, i16 %biases_0_1_val_read

]]></Node>
<StgValue><ssdm name="bias_out_net_sum_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="119" st_id="6" stage="1" lat="1">
=======
<operation id="117" st_id="8" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:84 %trunc_ln32 = trunc i16 %bias_out_net_sum_1

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="120" st_id="6" stage="1" lat="2">
=======
<operation id="118" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:85 %mul_ln15_1 = mul i23 %sext_ln12_5, i23 51

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry_ifconv:86 %shl_ln15_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %biases_0_1_val_read, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="23">
<![CDATA[
entry_ifconv:87 %sext_ln15_1 = sext i23 %mul_ln15_1

]]></Node>
<StgValue><ssdm name="sext_ln15_1"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
>>>>>>> main
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:88 %sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="bias_out_bias_change_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
=======
<operation id="122" st_id="8" stage="1" lat="1">
>>>>>>> main
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:90 %icmp_ln12_1 = icmp_sgt  i16 %bias_out_net_sum_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="123" st_id="6" stage="1" lat="1">
=======
<operation id="123" st_id="8" stage="1" lat="1">
>>>>>>> main
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:91 %output_2 = select i1 %icmp_ln12_1, i15 %trunc_ln32, i15 0

]]></Node>
<StgValue><ssdm name="output_2"/></StgValue>
</operation>
<<<<<<< HEAD

<operation id="124" st_id="6" stage="1" lat="1">
=======
</state>

<state id="9" st_id="9">

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:55 %zext_ln12 = zext i15 %output_3

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:88 %sub_ln15_1 = sub i25 %shl_ln15_1, i25 %sext_ln15_1

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln15_1, i32 9, i32 24

]]></Node>
<StgValue><ssdm name="bias_out_bias_change_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:92 %zext_ln6 = zext i15 %output_2

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="125" st_id="6" stage="1" lat="1">
=======
<operation id="128" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:100 %mrv = insertvalue i160 <undef>, i16 %zext_ln12

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="126" st_id="6" stage="1" lat="1">
=======
<operation id="129" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:101 %mrv_1 = insertvalue i160 %mrv, i16 %zext_ln6

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="127" st_id="6" stage="1" lat="1">
=======
<operation id="130" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:102 %mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="128" st_id="6" stage="1" lat="1">
=======
<operation id="131" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:103 %mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="129" st_id="6" stage="1" lat="1">
=======
<operation id="132" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:104 %mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="130" st_id="6" stage="1" lat="1">
=======
<operation id="133" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:105 %mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="131" st_id="6" stage="1" lat="1">
=======
<operation id="134" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:106 %mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="132" st_id="6" stage="1" lat="1">
=======
<operation id="135" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:107 %mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="133" st_id="6" stage="1" lat="1">
=======
<operation id="136" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:108 %mrv_8 = insertvalue i160 %mrv_7, i16 %bias_out_bias_change

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="134" st_id="6" stage="1" lat="1">
=======
<operation id="137" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry_ifconv:109 %mrv_9 = insertvalue i160 %mrv_8, i16 %bias_out_bias_change_1

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<<<<<<< HEAD
<operation id="135" st_id="6" stage="1" lat="1">
=======
<operation id="138" st_id="9" stage="1" lat="1">
>>>>>>> main
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="160">
<![CDATA[
entry_ifconv:110 %ret_ln46 = ret i160 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
