
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cut_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401410 <.init>:
  401410:	stp	x29, x30, [sp, #-16]!
  401414:	mov	x29, sp
  401418:	bl	401c14 <ferror@plt+0x444>
  40141c:	ldp	x29, x30, [sp], #16
  401420:	ret

Disassembly of section .plt:

0000000000401430 <mbrtowc@plt-0x20>:
  401430:	stp	x16, x30, [sp, #-16]!
  401434:	adrp	x16, 418000 <ferror@plt+0x16830>
  401438:	ldr	x17, [x16, #4088]
  40143c:	add	x16, x16, #0xff8
  401440:	br	x17
  401444:	nop
  401448:	nop
  40144c:	nop

0000000000401450 <mbrtowc@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x17830>
  401454:	ldr	x17, [x16]
  401458:	add	x16, x16, #0x0
  40145c:	br	x17

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x17830>
  401464:	ldr	x17, [x16, #8]
  401468:	add	x16, x16, #0x8
  40146c:	br	x17

0000000000401470 <memmove@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x17830>
  401474:	ldr	x17, [x16, #16]
  401478:	add	x16, x16, #0x10
  40147c:	br	x17

0000000000401480 <_exit@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x17830>
  401484:	ldr	x17, [x16, #24]
  401488:	add	x16, x16, #0x18
  40148c:	br	x17

0000000000401490 <fwrite_unlocked@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x17830>
  401494:	ldr	x17, [x16, #32]
  401498:	add	x16, x16, #0x20
  40149c:	br	x17

00000000004014a0 <strlen@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014a4:	ldr	x17, [x16, #40]
  4014a8:	add	x16, x16, #0x28
  4014ac:	br	x17

00000000004014b0 <exit@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014b4:	ldr	x17, [x16, #48]
  4014b8:	add	x16, x16, #0x30
  4014bc:	br	x17

00000000004014c0 <error@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014c4:	ldr	x17, [x16, #56]
  4014c8:	add	x16, x16, #0x38
  4014cc:	br	x17

00000000004014d0 <__cxa_atexit@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014d4:	ldr	x17, [x16, #64]
  4014d8:	add	x16, x16, #0x40
  4014dc:	br	x17

00000000004014e0 <qsort@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014e4:	ldr	x17, [x16, #72]
  4014e8:	add	x16, x16, #0x48
  4014ec:	br	x17

00000000004014f0 <lseek@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4014f4:	ldr	x17, [x16, #80]
  4014f8:	add	x16, x16, #0x50
  4014fc:	br	x17

0000000000401500 <__fpending@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x17830>
  401504:	ldr	x17, [x16, #88]
  401508:	add	x16, x16, #0x58
  40150c:	br	x17

0000000000401510 <fileno@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x17830>
  401514:	ldr	x17, [x16, #96]
  401518:	add	x16, x16, #0x60
  40151c:	br	x17

0000000000401520 <fclose@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x17830>
  401524:	ldr	x17, [x16, #104]
  401528:	add	x16, x16, #0x68
  40152c:	br	x17

0000000000401530 <nl_langinfo@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x17830>
  401534:	ldr	x17, [x16, #112]
  401538:	add	x16, x16, #0x70
  40153c:	br	x17

0000000000401540 <fopen@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x17830>
  401544:	ldr	x17, [x16, #120]
  401548:	add	x16, x16, #0x78
  40154c:	br	x17

0000000000401550 <malloc@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x17830>
  401554:	ldr	x17, [x16, #128]
  401558:	add	x16, x16, #0x80
  40155c:	br	x17

0000000000401560 <strncmp@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x17830>
  401564:	ldr	x17, [x16, #136]
  401568:	add	x16, x16, #0x88
  40156c:	br	x17

0000000000401570 <bindtextdomain@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x17830>
  401574:	ldr	x17, [x16, #144]
  401578:	add	x16, x16, #0x90
  40157c:	br	x17

0000000000401580 <__libc_start_main@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x17830>
  401584:	ldr	x17, [x16, #152]
  401588:	add	x16, x16, #0x98
  40158c:	br	x17

0000000000401590 <fgetc@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x17830>
  401594:	ldr	x17, [x16, #160]
  401598:	add	x16, x16, #0xa0
  40159c:	br	x17

00000000004015a0 <__printf_chk@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015a4:	ldr	x17, [x16, #168]
  4015a8:	add	x16, x16, #0xa8
  4015ac:	br	x17

00000000004015b0 <memset@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015b4:	ldr	x17, [x16, #176]
  4015b8:	add	x16, x16, #0xb0
  4015bc:	br	x17

00000000004015c0 <calloc@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015c4:	ldr	x17, [x16, #184]
  4015c8:	add	x16, x16, #0xb8
  4015cc:	br	x17

00000000004015d0 <realloc@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015d4:	ldr	x17, [x16, #192]
  4015d8:	add	x16, x16, #0xc0
  4015dc:	br	x17

00000000004015e0 <__fread_chk@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015e4:	ldr	x17, [x16, #200]
  4015e8:	add	x16, x16, #0xc8
  4015ec:	br	x17

00000000004015f0 <strrchr@plt>:
  4015f0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4015f4:	ldr	x17, [x16, #208]
  4015f8:	add	x16, x16, #0xd0
  4015fc:	br	x17

0000000000401600 <__gmon_start__@plt>:
  401600:	adrp	x16, 419000 <ferror@plt+0x17830>
  401604:	ldr	x17, [x16, #216]
  401608:	add	x16, x16, #0xd8
  40160c:	br	x17

0000000000401610 <abort@plt>:
  401610:	adrp	x16, 419000 <ferror@plt+0x17830>
  401614:	ldr	x17, [x16, #224]
  401618:	add	x16, x16, #0xe0
  40161c:	br	x17

0000000000401620 <posix_fadvise@plt>:
  401620:	adrp	x16, 419000 <ferror@plt+0x17830>
  401624:	ldr	x17, [x16, #232]
  401628:	add	x16, x16, #0xe8
  40162c:	br	x17

0000000000401630 <mbsinit@plt>:
  401630:	adrp	x16, 419000 <ferror@plt+0x17830>
  401634:	ldr	x17, [x16, #240]
  401638:	add	x16, x16, #0xf0
  40163c:	br	x17

0000000000401640 <__overflow@plt>:
  401640:	adrp	x16, 419000 <ferror@plt+0x17830>
  401644:	ldr	x17, [x16, #248]
  401648:	add	x16, x16, #0xf8
  40164c:	br	x17

0000000000401650 <memcmp@plt>:
  401650:	adrp	x16, 419000 <ferror@plt+0x17830>
  401654:	ldr	x17, [x16, #256]
  401658:	add	x16, x16, #0x100
  40165c:	br	x17

0000000000401660 <textdomain@plt>:
  401660:	adrp	x16, 419000 <ferror@plt+0x17830>
  401664:	ldr	x17, [x16, #264]
  401668:	add	x16, x16, #0x108
  40166c:	br	x17

0000000000401670 <getopt_long@plt>:
  401670:	adrp	x16, 419000 <ferror@plt+0x17830>
  401674:	ldr	x17, [x16, #272]
  401678:	add	x16, x16, #0x110
  40167c:	br	x17

0000000000401680 <__fprintf_chk@plt>:
  401680:	adrp	x16, 419000 <ferror@plt+0x17830>
  401684:	ldr	x17, [x16, #280]
  401688:	add	x16, x16, #0x118
  40168c:	br	x17

0000000000401690 <strcmp@plt>:
  401690:	adrp	x16, 419000 <ferror@plt+0x17830>
  401694:	ldr	x17, [x16, #288]
  401698:	add	x16, x16, #0x120
  40169c:	br	x17

00000000004016a0 <__ctype_b_loc@plt>:
  4016a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016a4:	ldr	x17, [x16, #296]
  4016a8:	add	x16, x16, #0x128
  4016ac:	br	x17

00000000004016b0 <fseeko@plt>:
  4016b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016b4:	ldr	x17, [x16, #304]
  4016b8:	add	x16, x16, #0x130
  4016bc:	br	x17

00000000004016c0 <free@plt>:
  4016c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016c4:	ldr	x17, [x16, #312]
  4016c8:	add	x16, x16, #0x138
  4016cc:	br	x17

00000000004016d0 <ungetc@plt>:
  4016d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016d4:	ldr	x17, [x16, #320]
  4016d8:	add	x16, x16, #0x140
  4016dc:	br	x17

00000000004016e0 <__ctype_get_mb_cur_max@plt>:
  4016e0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016e4:	ldr	x17, [x16, #328]
  4016e8:	add	x16, x16, #0x148
  4016ec:	br	x17

00000000004016f0 <strndup@plt>:
  4016f0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4016f4:	ldr	x17, [x16, #336]
  4016f8:	add	x16, x16, #0x150
  4016fc:	br	x17

0000000000401700 <strspn@plt>:
  401700:	adrp	x16, 419000 <ferror@plt+0x17830>
  401704:	ldr	x17, [x16, #344]
  401708:	add	x16, x16, #0x158
  40170c:	br	x17

0000000000401710 <fwrite@plt>:
  401710:	adrp	x16, 419000 <ferror@plt+0x17830>
  401714:	ldr	x17, [x16, #352]
  401718:	add	x16, x16, #0x160
  40171c:	br	x17

0000000000401720 <fflush@plt>:
  401720:	adrp	x16, 419000 <ferror@plt+0x17830>
  401724:	ldr	x17, [x16, #360]
  401728:	add	x16, x16, #0x168
  40172c:	br	x17

0000000000401730 <clearerr_unlocked@plt>:
  401730:	adrp	x16, 419000 <ferror@plt+0x17830>
  401734:	ldr	x17, [x16, #368]
  401738:	add	x16, x16, #0x170
  40173c:	br	x17

0000000000401740 <memchr@plt>:
  401740:	adrp	x16, 419000 <ferror@plt+0x17830>
  401744:	ldr	x17, [x16, #376]
  401748:	add	x16, x16, #0x178
  40174c:	br	x17

0000000000401750 <dcgettext@plt>:
  401750:	adrp	x16, 419000 <ferror@plt+0x17830>
  401754:	ldr	x17, [x16, #384]
  401758:	add	x16, x16, #0x180
  40175c:	br	x17

0000000000401760 <fputs_unlocked@plt>:
  401760:	adrp	x16, 419000 <ferror@plt+0x17830>
  401764:	ldr	x17, [x16, #392]
  401768:	add	x16, x16, #0x188
  40176c:	br	x17

0000000000401770 <__freading@plt>:
  401770:	adrp	x16, 419000 <ferror@plt+0x17830>
  401774:	ldr	x17, [x16, #400]
  401778:	add	x16, x16, #0x190
  40177c:	br	x17

0000000000401780 <iswprint@plt>:
  401780:	adrp	x16, 419000 <ferror@plt+0x17830>
  401784:	ldr	x17, [x16, #408]
  401788:	add	x16, x16, #0x198
  40178c:	br	x17

0000000000401790 <__assert_fail@plt>:
  401790:	adrp	x16, 419000 <ferror@plt+0x17830>
  401794:	ldr	x17, [x16, #416]
  401798:	add	x16, x16, #0x1a0
  40179c:	br	x17

00000000004017a0 <__errno_location@plt>:
  4017a0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017a4:	ldr	x17, [x16, #424]
  4017a8:	add	x16, x16, #0x1a8
  4017ac:	br	x17

00000000004017b0 <__uflow@plt>:
  4017b0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017b4:	ldr	x17, [x16, #432]
  4017b8:	add	x16, x16, #0x1b0
  4017bc:	br	x17

00000000004017c0 <setlocale@plt>:
  4017c0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017c4:	ldr	x17, [x16, #440]
  4017c8:	add	x16, x16, #0x1b8
  4017cc:	br	x17

00000000004017d0 <ferror@plt>:
  4017d0:	adrp	x16, 419000 <ferror@plt+0x17830>
  4017d4:	ldr	x17, [x16, #448]
  4017d8:	add	x16, x16, #0x1c0
  4017dc:	br	x17

Disassembly of section .text:

00000000004017e0 <.text>:
  4017e0:	stp	x29, x30, [sp, #-112]!
  4017e4:	mov	x29, sp
  4017e8:	stp	x21, x22, [sp, #32]
  4017ec:	mov	w22, w0
  4017f0:	adrp	x21, 405000 <ferror@plt+0x3830>
  4017f4:	ldr	x0, [x1]
  4017f8:	stp	x19, x20, [sp, #16]
  4017fc:	mov	x20, x1
  401800:	stp	x23, x24, [sp, #48]
  401804:	add	x21, x21, #0xd60
  401808:	adrp	x23, 406000 <ferror@plt+0x4830>
  40180c:	stp	x25, x26, [sp, #64]
  401810:	adrp	x26, 419000 <ferror@plt+0x17830>
  401814:	add	x19, x26, #0x288
  401818:	stp	x27, x28, [sp, #80]
  40181c:	bl	403458 <ferror@plt+0x1c88>
  401820:	adrp	x1, 407000 <ferror@plt+0x5830>
  401824:	mov	w0, #0x6                   	// #6
  401828:	add	x1, x1, #0x2b0
  40182c:	bl	4017c0 <setlocale@plt>
  401830:	add	x23, x23, #0x638
  401834:	adrp	x1, 406000 <ferror@plt+0x4830>
  401838:	add	x1, x1, #0x598
  40183c:	mov	x0, x21
  401840:	bl	401570 <bindtextdomain@plt>
  401844:	mov	x0, x21
  401848:	adrp	x21, 406000 <ferror@plt+0x4830>
  40184c:	bl	401660 <textdomain@plt>
  401850:	add	x21, x21, #0x798
  401854:	adrp	x0, 402000 <ferror@plt+0x830>
  401858:	add	x21, x21, #0x80
  40185c:	add	x0, x0, #0xf50
  401860:	bl	405d10 <ferror@plt+0x4540>
  401864:	adrp	x0, 419000 <ferror@plt+0x17830>
  401868:	mov	w27, #0x0                   	// #0
  40186c:	add	x0, x0, #0x1d8
  401870:	mov	w25, #0x1                   	// #1
  401874:	adrp	x24, 419000 <ferror@plt+0x17830>
  401878:	strb	wzr, [x26, #648]
  40187c:	str	wzr, [x19, #4]
  401880:	strb	wzr, [x19, #40]
  401884:	strb	wzr, [x19, #41]
  401888:	str	x0, [sp, #96]
  40188c:	nop
  401890:	mov	x3, x21
  401894:	mov	x2, x23
  401898:	mov	x1, x20
  40189c:	mov	w0, w22
  4018a0:	mov	x4, #0x0                   	// #0
  4018a4:	bl	401670 <getopt_long@plt>
  4018a8:	cmn	w0, #0x1
  4018ac:	b.eq	401954 <ferror@plt+0x184>  // b.none
  4018b0:	cmp	w0, #0x6e
  4018b4:	b.eq	401890 <ferror@plt+0xc0>  // b.none
  4018b8:	b.gt	40191c <ferror@plt+0x14c>
  4018bc:	cmp	w0, #0x63
  4018c0:	b.gt	401a40 <ferror@plt+0x270>
  4018c4:	cmp	w0, #0x61
  4018c8:	b.gt	401ad8 <ferror@plt+0x308>
  4018cc:	cmn	w0, #0x3
  4018d0:	b.ne	401a20 <ferror@plt+0x250>  // b.any
  4018d4:	adrp	x1, 419000 <ferror@plt+0x17830>
  4018d8:	adrp	x0, 419000 <ferror@plt+0x17830>
  4018dc:	adrp	x6, 406000 <ferror@plt+0x4830>
  4018e0:	adrp	x5, 406000 <ferror@plt+0x4830>
  4018e4:	ldr	x3, [x1, #480]
  4018e8:	add	x6, x6, #0x608
  4018ec:	ldr	x0, [x0, #616]
  4018f0:	add	x5, x5, #0x618
  4018f4:	adrp	x4, 406000 <ferror@plt+0x4830>
  4018f8:	adrp	x2, 406000 <ferror@plt+0x4830>
  4018fc:	add	x4, x4, #0x628
  401900:	add	x2, x2, #0x4e0
  401904:	adrp	x1, 405000 <ferror@plt+0x3830>
  401908:	add	x1, x1, #0xdf8
  40190c:	mov	x7, #0x0                   	// #0
  401910:	bl	405390 <ferror@plt+0x3bc0>
  401914:	mov	w0, #0x0                   	// #0
  401918:	bl	4014b0 <exit@plt>
  40191c:	cmp	w0, #0x100
  401920:	b.eq	401a9c <ferror@plt+0x2cc>  // b.none
  401924:	b.le	401a30 <ferror@plt+0x260>
  401928:	cmp	w0, #0x101
  40192c:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401930:	mov	x3, x21
  401934:	mov	x2, x23
  401938:	mov	x1, x20
  40193c:	mov	w0, w22
  401940:	mov	x4, #0x0                   	// #0
  401944:	strb	w25, [x19, #64]
  401948:	bl	401670 <getopt_long@plt>
  40194c:	cmn	w0, #0x1
  401950:	b.ne	4018b0 <ferror@plt+0xe0>  // b.any
  401954:	ldr	w0, [x19, #4]
  401958:	cbz	w0, 401ba4 <ferror@plt+0x3d4>
  40195c:	cmp	w0, #0x2
  401960:	cset	w1, ne  // ne = any
  401964:	cmp	w1, #0x0
  401968:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  40196c:	b.ne	401b94 <ferror@plt+0x3c4>  // b.any
  401970:	ldrb	w2, [x19, #40]
  401974:	tst	w1, w2
  401978:	b.ne	401b84 <ferror@plt+0x3b4>  // b.any
  40197c:	ldrb	w1, [x19, #64]
  401980:	cmp	w0, #0x2
  401984:	cset	w2, ne  // ne = any
  401988:	mov	x0, x28
  40198c:	cmp	w1, #0x0
  401990:	cset	w1, ne  // ne = any
  401994:	lsl	w1, w1, #1
  401998:	orr	w1, w1, w2, lsl #2
  40199c:	bl	402978 <ferror@plt+0x11a8>
  4019a0:	cbnz	w27, 4019ac <ferror@plt+0x1dc>
  4019a4:	mov	w0, #0x9                   	// #9
  4019a8:	strb	w0, [x19, #41]
  4019ac:	ldr	x0, [x19, #32]
  4019b0:	cbz	x0, 401b28 <ferror@plt+0x358>
  4019b4:	adrp	x19, 419000 <ferror@plt+0x17830>
  4019b8:	ldr	w0, [x19, #608]
  4019bc:	cmp	w0, w22
  4019c0:	b.eq	401b44 <ferror@plt+0x374>  // b.none
  4019c4:	mov	w21, #0x1                   	// #1
  4019c8:	b.ge	4019f8 <ferror@plt+0x228>  // b.tcont
  4019cc:	add	x19, x19, #0x260
  4019d0:	mov	w21, #0x1                   	// #1
  4019d4:	nop
  4019d8:	ldr	x0, [x20, w0, sxtw #3]
  4019dc:	bl	401cd0 <ferror@plt+0x500>
  4019e0:	and	w21, w21, w0
  4019e4:	ldr	w1, [x19]
  4019e8:	add	w0, w1, #0x1
  4019ec:	str	w0, [x19]
  4019f0:	cmp	w0, w22
  4019f4:	b.lt	4019d8 <ferror@plt+0x208>  // b.tstop
  4019f8:	ldrb	w0, [x26, #648]
  4019fc:	cbnz	w0, 401af0 <ferror@plt+0x320>
  401a00:	eor	w0, w21, #0x1
  401a04:	ldp	x19, x20, [sp, #16]
  401a08:	ldp	x21, x22, [sp, #32]
  401a0c:	ldp	x23, x24, [sp, #48]
  401a10:	ldp	x25, x26, [sp, #64]
  401a14:	ldp	x27, x28, [sp, #80]
  401a18:	ldp	x29, x30, [sp], #112
  401a1c:	ret
  401a20:	cmn	w0, #0x2
  401a24:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401a28:	mov	w0, #0x0                   	// #0
  401a2c:	bl	4024d0 <ferror@plt+0xd00>
  401a30:	cmp	w0, #0x73
  401a34:	b.ne	401a88 <ferror@plt+0x2b8>  // b.any
  401a38:	strb	w25, [x19, #40]
  401a3c:	b	401890 <ferror@plt+0xc0>
  401a40:	cmp	w0, #0x64
  401a44:	b.ne	401a68 <ferror@plt+0x298>  // b.any
  401a48:	ldr	x1, [x24, #600]
  401a4c:	ldrb	w0, [x1]
  401a50:	cbz	w0, 401a5c <ferror@plt+0x28c>
  401a54:	ldrb	w1, [x1, #1]
  401a58:	cbnz	w1, 401bb4 <ferror@plt+0x3e4>
  401a5c:	mov	w27, #0x1                   	// #1
  401a60:	strb	w0, [x19, #41]
  401a64:	b	401890 <ferror@plt+0xc0>
  401a68:	cmp	w0, #0x66
  401a6c:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401a70:	ldr	w0, [x19, #4]
  401a74:	cbnz	w0, 401b58 <ferror@plt+0x388>
  401a78:	mov	w0, #0x2                   	// #2
  401a7c:	str	w0, [x19, #4]
  401a80:	ldr	x28, [x24, #600]
  401a84:	b	401890 <ferror@plt+0xc0>
  401a88:	cmp	w0, #0x7a
  401a8c:	b.ne	401b7c <ferror@plt+0x3ac>  // b.any
  401a90:	ldr	x0, [sp, #96]
  401a94:	strb	wzr, [x0]
  401a98:	b	401890 <ferror@plt+0xc0>
  401a9c:	ldr	x2, [x24, #600]
  401aa0:	strb	w25, [x19, #16]
  401aa4:	mov	x1, #0x1                   	// #1
  401aa8:	ldrb	w0, [x2]
  401aac:	cbz	w0, 401ac4 <ferror@plt+0x2f4>
  401ab0:	mov	x0, x2
  401ab4:	str	x2, [sp, #104]
  401ab8:	bl	4014a0 <strlen@plt>
  401abc:	mov	x1, x0
  401ac0:	ldr	x2, [sp, #104]
  401ac4:	mov	x0, x2
  401ac8:	str	x1, [x19, #24]
  401acc:	bl	405700 <ferror@plt+0x3f30>
  401ad0:	str	x0, [x19, #32]
  401ad4:	b	401890 <ferror@plt+0xc0>
  401ad8:	ldr	w0, [x19, #4]
  401adc:	cbnz	w0, 401b58 <ferror@plt+0x388>
  401ae0:	mov	w0, #0x1                   	// #1
  401ae4:	str	w0, [x19, #4]
  401ae8:	ldr	x28, [x24, #600]
  401aec:	b	401890 <ferror@plt+0xc0>
  401af0:	adrp	x0, 419000 <ferror@plt+0x17830>
  401af4:	ldr	x0, [x0, #624]
  401af8:	bl	405798 <ferror@plt+0x3fc8>
  401afc:	cmn	w0, #0x1
  401b00:	b.ne	401a00 <ferror@plt+0x230>  // b.any
  401b04:	bl	4017a0 <__errno_location@plt>
  401b08:	mov	x1, x0
  401b0c:	mov	w21, #0x0                   	// #0
  401b10:	adrp	x2, 406000 <ferror@plt+0x4830>
  401b14:	mov	w0, #0x0                   	// #0
  401b18:	add	x2, x2, #0xa20
  401b1c:	ldr	w1, [x1]
  401b20:	bl	4014c0 <error@plt>
  401b24:	b	401a00 <ferror@plt+0x230>
  401b28:	ldrb	w0, [x19, #41]
  401b2c:	add	x1, x19, #0x48
  401b30:	mov	x2, #0x1                   	// #1
  401b34:	stp	x2, x1, [x19, #24]
  401b38:	strb	w0, [x19, #72]
  401b3c:	strb	wzr, [x19, #73]
  401b40:	b	4019b4 <ferror@plt+0x1e4>
  401b44:	adrp	x0, 406000 <ferror@plt+0x4830>
  401b48:	add	x0, x0, #0xa20
  401b4c:	bl	401cd0 <ferror@plt+0x500>
  401b50:	and	w21, w0, #0xff
  401b54:	b	4019f8 <ferror@plt+0x228>
  401b58:	adrp	x1, 406000 <ferror@plt+0x4830>
  401b5c:	add	x1, x1, #0x5b0
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	mov	x0, #0x0                   	// #0
  401b68:	bl	401750 <dcgettext@plt>
  401b6c:	mov	w1, #0x0                   	// #0
  401b70:	mov	x2, x0
  401b74:	mov	w0, #0x0                   	// #0
  401b78:	bl	4014c0 <error@plt>
  401b7c:	mov	w0, #0x1                   	// #1
  401b80:	bl	4024d0 <ferror@plt+0xd00>
  401b84:	adrp	x1, 406000 <ferror@plt+0x4830>
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	add	x1, x1, #0x6c8
  401b90:	b	401b64 <ferror@plt+0x394>
  401b94:	adrp	x1, 406000 <ferror@plt+0x4830>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	add	x1, x1, #0x680
  401ba0:	b	401b64 <ferror@plt+0x394>
  401ba4:	adrp	x1, 406000 <ferror@plt+0x4830>
  401ba8:	mov	w2, #0x5                   	// #5
  401bac:	add	x1, x1, #0x648
  401bb0:	b	401b64 <ferror@plt+0x394>
  401bb4:	adrp	x1, 406000 <ferror@plt+0x4830>
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	add	x1, x1, #0x5d8
  401bc0:	b	401b64 <ferror@plt+0x394>
  401bc4:	mov	x29, #0x0                   	// #0
  401bc8:	mov	x30, #0x0                   	// #0
  401bcc:	mov	x5, x0
  401bd0:	ldr	x1, [sp]
  401bd4:	add	x2, sp, #0x8
  401bd8:	mov	x6, sp
  401bdc:	movz	x0, #0x0, lsl #48
  401be0:	movk	x0, #0x0, lsl #32
  401be4:	movk	x0, #0x40, lsl #16
  401be8:	movk	x0, #0x17e0
  401bec:	movz	x3, #0x0, lsl #48
  401bf0:	movk	x3, #0x0, lsl #32
  401bf4:	movk	x3, #0x40, lsl #16
  401bf8:	movk	x3, #0x5c88
  401bfc:	movz	x4, #0x0, lsl #48
  401c00:	movk	x4, #0x0, lsl #32
  401c04:	movk	x4, #0x40, lsl #16
  401c08:	movk	x4, #0x5d08
  401c0c:	bl	401580 <__libc_start_main@plt>
  401c10:	bl	401610 <abort@plt>
  401c14:	adrp	x0, 418000 <ferror@plt+0x16830>
  401c18:	ldr	x0, [x0, #4064]
  401c1c:	cbz	x0, 401c24 <ferror@plt+0x454>
  401c20:	b	401600 <__gmon_start__@plt>
  401c24:	ret
  401c28:	adrp	x0, 419000 <ferror@plt+0x17830>
  401c2c:	add	x0, x0, #0x248
  401c30:	adrp	x1, 419000 <ferror@plt+0x17830>
  401c34:	add	x1, x1, #0x248
  401c38:	cmp	x1, x0
  401c3c:	b.eq	401c54 <ferror@plt+0x484>  // b.none
  401c40:	adrp	x1, 405000 <ferror@plt+0x3830>
  401c44:	ldr	x1, [x1, #3384]
  401c48:	cbz	x1, 401c54 <ferror@plt+0x484>
  401c4c:	mov	x16, x1
  401c50:	br	x16
  401c54:	ret
  401c58:	adrp	x0, 419000 <ferror@plt+0x17830>
  401c5c:	add	x0, x0, #0x248
  401c60:	adrp	x1, 419000 <ferror@plt+0x17830>
  401c64:	add	x1, x1, #0x248
  401c68:	sub	x1, x1, x0
  401c6c:	lsr	x2, x1, #63
  401c70:	add	x1, x2, x1, asr #3
  401c74:	cmp	xzr, x1, asr #1
  401c78:	asr	x1, x1, #1
  401c7c:	b.eq	401c94 <ferror@plt+0x4c4>  // b.none
  401c80:	adrp	x2, 405000 <ferror@plt+0x3830>
  401c84:	ldr	x2, [x2, #3392]
  401c88:	cbz	x2, 401c94 <ferror@plt+0x4c4>
  401c8c:	mov	x16, x2
  401c90:	br	x16
  401c94:	ret
  401c98:	stp	x29, x30, [sp, #-32]!
  401c9c:	mov	x29, sp
  401ca0:	str	x19, [sp, #16]
  401ca4:	adrp	x19, 419000 <ferror@plt+0x17830>
  401ca8:	ldrb	w0, [x19, #640]
  401cac:	cbnz	w0, 401cbc <ferror@plt+0x4ec>
  401cb0:	bl	401c28 <ferror@plt+0x458>
  401cb4:	mov	w0, #0x1                   	// #1
  401cb8:	strb	w0, [x19, #640]
  401cbc:	ldr	x19, [sp, #16]
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	b	401c58 <ferror@plt+0x488>
  401ccc:	nop
  401cd0:	stp	x29, x30, [sp, #-112]!
  401cd4:	mov	x29, sp
  401cd8:	stp	x19, x20, [sp, #16]
  401cdc:	stp	x25, x26, [sp, #64]
  401ce0:	mov	x25, x0
  401ce4:	ldrb	w0, [x0]
  401ce8:	cmp	w0, #0x2d
  401cec:	b.eq	401e74 <ferror@plt+0x6a4>  // b.none
  401cf0:	mov	x0, x25
  401cf4:	adrp	x1, 406000 <ferror@plt+0x4830>
  401cf8:	adrp	x19, 419000 <ferror@plt+0x17830>
  401cfc:	add	x1, x1, #0x738
  401d00:	bl	401540 <fopen@plt>
  401d04:	mov	x20, x0
  401d08:	cbz	x0, 40244c <ferror@plt+0xc7c>
  401d0c:	add	x19, x19, #0x288
  401d10:	mov	x0, x20
  401d14:	mov	w1, #0x2                   	// #2
  401d18:	stp	x27, x28, [sp, #80]
  401d1c:	bl	403038 <ferror@plt+0x1868>
  401d20:	ldr	w0, [x19, #4]
  401d24:	cmp	w0, #0x1
  401d28:	b.ne	401eb0 <ferror@plt+0x6e0>  // b.any
  401d2c:	adrp	x27, 419000 <ferror@plt+0x17830>
  401d30:	stp	x21, x22, [sp, #32]
  401d34:	adrp	x22, 419000 <ferror@plt+0x17830>
  401d38:	ldr	x0, [x27, #1080]
  401d3c:	add	x22, x22, #0x1d8
  401d40:	stp	x23, x24, [sp, #48]
  401d44:	mov	x21, #0x0                   	// #0
  401d48:	mov	w24, #0x0                   	// #0
  401d4c:	adrp	x26, 419000 <ferror@plt+0x17830>
  401d50:	str	x0, [x19, #8]
  401d54:	nop
  401d58:	ldp	x0, x1, [x20, #8]
  401d5c:	cmp	x0, x1
  401d60:	b.cs	401de4 <ferror@plt+0x614>  // b.hs, b.nlast
  401d64:	add	x1, x0, #0x1
  401d68:	str	x1, [x20, #8]
  401d6c:	ldrb	w1, [x22]
  401d70:	ldrb	w23, [x0]
  401d74:	cmp	w23, w1
  401d78:	b.eq	402384 <ferror@plt+0xbb4>  // b.none
  401d7c:	ldr	x1, [x19, #8]
  401d80:	add	x21, x21, #0x1
  401d84:	ldr	x0, [x1, #8]
  401d88:	cmp	x21, x0
  401d8c:	b.ls	401d98 <ferror@plt+0x5c8>  // b.plast
  401d90:	add	x1, x1, #0x10
  401d94:	str	x1, [x19, #8]
  401d98:	ldr	x1, [x1]
  401d9c:	cmp	x21, x1
  401da0:	b.cc	401d58 <ferror@plt+0x588>  // b.lo, b.ul, b.last
  401da4:	ldrb	w2, [x19, #16]
  401da8:	ldr	x0, [x26, #616]
  401dac:	cbz	w2, 401dc0 <ferror@plt+0x5f0>
  401db0:	cset	w1, eq  // eq = none
  401db4:	ands	w24, w24, w1
  401db8:	b.ne	40241c <ferror@plt+0xc4c>  // b.any
  401dbc:	mov	w24, w2
  401dc0:	ldp	x1, x2, [x0, #40]
  401dc4:	cmp	x1, x2
  401dc8:	b.cs	402410 <ferror@plt+0xc40>  // b.hs, b.nlast
  401dcc:	add	x2, x1, #0x1
  401dd0:	str	x2, [x0, #40]
  401dd4:	strb	w23, [x1]
  401dd8:	ldp	x0, x1, [x20, #8]
  401ddc:	cmp	x0, x1
  401de0:	b.cc	401d64 <ferror@plt+0x594>  // b.lo, b.ul, b.last
  401de4:	mov	x0, x20
  401de8:	bl	4017b0 <__uflow@plt>
  401dec:	ldrb	w2, [x22]
  401df0:	mov	w23, w0
  401df4:	cmp	w0, w2
  401df8:	mov	w1, w2
  401dfc:	b.eq	402384 <ferror@plt+0xbb4>  // b.none
  401e00:	cmn	w0, #0x1
  401e04:	b.ne	401d7c <ferror@plt+0x5ac>  // b.any
  401e08:	cbz	x21, 402298 <ferror@plt+0xac8>
  401e0c:	adrp	x0, 419000 <ferror@plt+0x17830>
  401e10:	ldr	x0, [x0, #616]
  401e14:	ldp	x1, x3, [x0, #40]
  401e18:	cmp	x1, x3
  401e1c:	b.cs	402488 <ferror@plt+0xcb8>  // b.hs, b.nlast
  401e20:	add	x3, x1, #0x1
  401e24:	str	x3, [x0, #40]
  401e28:	strb	w2, [x1]
  401e2c:	ldp	x21, x22, [sp, #32]
  401e30:	ldp	x23, x24, [sp, #48]
  401e34:	ldr	w0, [x20]
  401e38:	tbnz	w0, #5, 4022a8 <ferror@plt+0xad8>
  401e3c:	nop
  401e40:	ldrb	w0, [x25]
  401e44:	cmp	w0, #0x2d
  401e48:	b.ne	402350 <ferror@plt+0xb80>  // b.any
  401e4c:	ldrb	w0, [x25, #1]
  401e50:	cbnz	w0, 402350 <ferror@plt+0xb80>
  401e54:	mov	x0, x20
  401e58:	bl	401730 <clearerr_unlocked@plt>
  401e5c:	ldp	x27, x28, [sp, #80]
  401e60:	mov	w0, #0x1                   	// #1
  401e64:	ldp	x19, x20, [sp, #16]
  401e68:	ldp	x25, x26, [sp, #64]
  401e6c:	ldp	x29, x30, [sp], #112
  401e70:	ret
  401e74:	ldrb	w0, [x25, #1]
  401e78:	cbnz	w0, 401cf0 <ferror@plt+0x520>
  401e7c:	adrp	x1, 419000 <ferror@plt+0x17830>
  401e80:	adrp	x19, 419000 <ferror@plt+0x17830>
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	stp	x27, x28, [sp, #80]
  401e8c:	ldr	x20, [x1, #624]
  401e90:	strb	w0, [x19, #648]
  401e94:	add	x19, x19, #0x288
  401e98:	mov	w1, #0x2                   	// #2
  401e9c:	mov	x0, x20
  401ea0:	bl	403038 <ferror@plt+0x1868>
  401ea4:	ldr	w0, [x19, #4]
  401ea8:	cmp	w0, #0x1
  401eac:	b.eq	401d2c <ferror@plt+0x55c>  // b.none
  401eb0:	adrp	x27, 419000 <ferror@plt+0x17830>
  401eb4:	ldr	x0, [x20, #8]
  401eb8:	ldr	x1, [x27, #1080]
  401ebc:	str	x1, [x19, #8]
  401ec0:	ldr	x1, [x20, #16]
  401ec4:	cmp	x0, x1
  401ec8:	b.cs	4023b4 <ferror@plt+0xbe4>  // b.hs, b.nlast
  401ecc:	stp	x21, x22, [sp, #32]
  401ed0:	add	x1, x0, #0x1
  401ed4:	stp	x23, x24, [sp, #48]
  401ed8:	str	x1, [x20, #8]
  401edc:	ldrb	w0, [x0]
  401ee0:	mov	x1, x20
  401ee4:	bl	4016d0 <ungetc@plt>
  401ee8:	ldr	x0, [x19, #8]
  401eec:	mov	x28, #0x1                   	// #1
  401ef0:	ldrb	w1, [x19, #40]
  401ef4:	adrp	x22, 419000 <ferror@plt+0x17830>
  401ef8:	add	x22, x22, #0x1d8
  401efc:	mov	w23, #0x0                   	// #0
  401f00:	ldr	x0, [x0]
  401f04:	mov	w21, #0x0                   	// #0
  401f08:	adrp	x24, 419000 <ferror@plt+0x17830>
  401f0c:	cmp	x0, x28
  401f10:	cset	w0, hi  // hi = pmore
  401f14:	eor	w0, w1, w0
  401f18:	str	w0, [sp, #108]
  401f1c:	nop
  401f20:	cmp	x28, #0x1
  401f24:	ldr	w0, [sp, #108]
  401f28:	cset	w26, eq  // eq = none
  401f2c:	ands	w26, w0, w26
  401f30:	b.ne	402030 <ferror@plt+0x860>  // b.any
  401f34:	ldr	x1, [x19, #8]
  401f38:	mov	w26, w21
  401f3c:	ldr	x0, [x1]
  401f40:	cmp	x0, x28
  401f44:	b.hi	4020f8 <ferror@plt+0x928>  // b.pmore
  401f48:	cbz	w23, 401f5c <ferror@plt+0x78c>
  401f4c:	ldp	x2, x0, [x19, #24]
  401f50:	mov	x1, #0x1                   	// #1
  401f54:	ldr	x3, [x24, #616]
  401f58:	bl	401490 <fwrite_unlocked@plt>
  401f5c:	ldp	x0, x1, [x20, #8]
  401f60:	cmp	x0, x1
  401f64:	b.cs	401fc4 <ferror@plt+0x7f4>  // b.hs, b.nlast
  401f68:	add	x1, x0, #0x1
  401f6c:	str	x1, [x20, #8]
  401f70:	ldrb	w2, [x19, #41]
  401f74:	ldrb	w23, [x0]
  401f78:	mov	w3, w2
  401f7c:	cmp	w23, w2
  401f80:	b.eq	401fe0 <ferror@plt+0x810>  // b.none
  401f84:	ldrb	w21, [x22]
  401f88:	cmp	w23, w21
  401f8c:	b.eq	4021d8 <ferror@plt+0xa08>  // b.none
  401f90:	cmn	w23, #0x1
  401f94:	b.eq	402114 <ferror@plt+0x944>  // b.none
  401f98:	ldr	x0, [x24, #616]
  401f9c:	ldp	x1, x2, [x0, #40]
  401fa0:	cmp	x1, x2
  401fa4:	b.cs	40218c <ferror@plt+0x9bc>  // b.hs, b.nlast
  401fa8:	add	x2, x1, #0x1
  401fac:	mov	w26, w23
  401fb0:	str	x2, [x0, #40]
  401fb4:	strb	w23, [x1]
  401fb8:	ldp	x0, x1, [x20, #8]
  401fbc:	cmp	x0, x1
  401fc0:	b.cc	401f68 <ferror@plt+0x798>  // b.lo, b.ul, b.last
  401fc4:	mov	x0, x20
  401fc8:	bl	4017b0 <__uflow@plt>
  401fcc:	ldrb	w2, [x19, #41]
  401fd0:	mov	w23, w0
  401fd4:	cmp	w23, w2
  401fd8:	mov	w3, w2
  401fdc:	b.ne	401f84 <ferror@plt+0x7b4>  // b.any
  401fe0:	mov	w23, #0x1                   	// #1
  401fe4:	ldrb	w2, [x19, #41]
  401fe8:	ldrb	w0, [x22]
  401fec:	cmp	w0, w2
  401ff0:	b.eq	402200 <ferror@plt+0xa30>  // b.none
  401ff4:	mov	w21, w3
  401ff8:	cmp	w21, w2
  401ffc:	b.ne	402234 <ferror@plt+0xa64>  // b.any
  402000:	ldr	x0, [x19, #8]
  402004:	add	x28, x28, #0x1
  402008:	ldr	x1, [x0, #8]
  40200c:	cmp	x28, x1
  402010:	b.ls	401f20 <ferror@plt+0x750>  // b.plast
  402014:	add	x0, x0, #0x10
  402018:	cmp	x28, #0x1
  40201c:	str	x0, [x19, #8]
  402020:	cset	w26, eq  // eq = none
  402024:	ldr	w0, [sp, #108]
  402028:	ands	w26, w0, w26
  40202c:	b.eq	401f34 <ferror@plt+0x764>  // b.none
  402030:	ldrb	w5, [x22]
  402034:	mov	x2, #0x0                   	// #0
  402038:	ldrb	w4, [x19, #41]
  40203c:	mov	x6, x20
  402040:	add	x1, x19, #0x30
  402044:	add	x0, x19, #0x38
  402048:	mov	x3, #0xffffffffffffffff    	// #-1
  40204c:	bl	403070 <ferror@plt+0x18a0>
  402050:	mov	x2, x0
  402054:	cmp	x0, #0x0
  402058:	b.lt	4023cc <ferror@plt+0xbfc>  // b.tstop
  40205c:	b.eq	4024a0 <ferror@plt+0xcd0>  // b.none
  402060:	sub	x21, x0, #0x1
  402064:	ldrb	w1, [x19, #41]
  402068:	ldr	x0, [x19, #56]
  40206c:	ldrb	w3, [x0, x21]
  402070:	cmp	w3, w1
  402074:	b.eq	4021a8 <ferror@plt+0x9d8>  // b.none
  402078:	ldrb	w1, [x19, #40]
  40207c:	cbnz	w1, 40219c <ferror@plt+0x9cc>
  402080:	ldr	x3, [x24, #616]
  402084:	mov	x1, #0x1                   	// #1
  402088:	bl	401490 <fwrite_unlocked@plt>
  40208c:	ldr	x1, [x19, #56]
  402090:	ldrb	w0, [x22]
  402094:	ldrb	w21, [x1, x21]
  402098:	cmp	w21, w0
  40209c:	b.eq	4020c0 <ferror@plt+0x8f0>  // b.none
  4020a0:	ldr	x2, [x24, #616]
  4020a4:	mov	w21, w0
  4020a8:	ldp	x0, x1, [x2, #40]
  4020ac:	cmp	x0, x1
  4020b0:	b.cs	402434 <ferror@plt+0xc64>  // b.hs, b.nlast
  4020b4:	add	x1, x0, #0x1
  4020b8:	str	x1, [x2, #40]
  4020bc:	strb	w21, [x0]
  4020c0:	mov	x28, #0x1                   	// #1
  4020c4:	b	401f20 <ferror@plt+0x750>
  4020c8:	add	x1, x0, #0x1
  4020cc:	str	x1, [x20, #8]
  4020d0:	ldrb	w3, [x0]
  4020d4:	ldrb	w2, [x19, #41]
  4020d8:	cmp	w2, w3
  4020dc:	b.eq	401fe4 <ferror@plt+0x814>  // b.none
  4020e0:	ldrb	w21, [x22]
  4020e4:	cmp	w3, w21
  4020e8:	b.eq	4021dc <ferror@plt+0xa0c>  // b.none
  4020ec:	cmn	w3, #0x1
  4020f0:	b.eq	402118 <ferror@plt+0x948>  // b.none
  4020f4:	mov	w26, w3
  4020f8:	ldp	x0, x1, [x20, #8]
  4020fc:	cmp	x0, x1
  402100:	b.cc	4020c8 <ferror@plt+0x8f8>  // b.lo, b.ul, b.last
  402104:	mov	x0, x20
  402108:	bl	4017b0 <__uflow@plt>
  40210c:	mov	w3, w0
  402110:	b	4020d4 <ferror@plt+0x904>
  402114:	mov	w23, #0x1                   	// #1
  402118:	ldrb	w1, [x22]
  40211c:	mov	w5, w23
  402120:	mov	w21, #0xffffffff            	// #-1
  402124:	mov	w0, #0x0                   	// #0
  402128:	mov	w23, #0x1                   	// #1
  40212c:	cbnz	w5, 40214c <ferror@plt+0x97c>
  402130:	ldrb	w5, [x19, #40]
  402134:	cmp	x28, #0x1
  402138:	cset	w3, ne  // ne = any
  40213c:	eor	w4, w5, #0x1
  402140:	orr	w3, w3, w4
  402144:	tst	w3, #0xff
  402148:	b.eq	402178 <ferror@plt+0x9a8>  // b.none
  40214c:	cmp	w2, w1
  402150:	ccmp	w1, w26, #0x0, ne  // ne = any
  402154:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402158:	b.eq	402298 <ferror@plt+0xac8>  // b.none
  40215c:	ldr	x0, [x24, #616]
  402160:	ldp	x2, x3, [x0, #40]
  402164:	cmp	x2, x3
  402168:	b.cs	40237c <ferror@plt+0xbac>  // b.hs, b.nlast
  40216c:	add	x3, x2, #0x1
  402170:	str	x3, [x0, #40]
  402174:	strb	w1, [x2]
  402178:	cbnz	w23, 402298 <ferror@plt+0xac8>
  40217c:	ldr	x0, [x27, #1080]
  402180:	mov	x28, #0x1                   	// #1
  402184:	str	x0, [x19, #8]
  402188:	b	401f20 <ferror@plt+0x750>
  40218c:	and	w1, w23, #0xff
  402190:	mov	w26, w23
  402194:	bl	401640 <__overflow@plt>
  402198:	b	401fb8 <ferror@plt+0x7e8>
  40219c:	mov	x28, #0x1                   	// #1
  4021a0:	mov	w21, #0x0                   	// #0
  4021a4:	b	401f20 <ferror@plt+0x750>
  4021a8:	ldr	x1, [x19, #8]
  4021ac:	ldr	x2, [x1]
  4021b0:	cmp	x2, #0x1
  4021b4:	b.ls	40226c <ferror@plt+0xa9c>  // b.plast
  4021b8:	ldr	x0, [x1, #8]
  4021bc:	cmp	x0, #0x1
  4021c0:	b.hi	402260 <ferror@plt+0xa90>  // b.pmore
  4021c4:	add	x1, x1, #0x10
  4021c8:	mov	x28, #0x2                   	// #2
  4021cc:	mov	w26, #0x0                   	// #0
  4021d0:	str	x1, [x19, #8]
  4021d4:	b	401f3c <ferror@plt+0x76c>
  4021d8:	mov	w23, #0x1                   	// #1
  4021dc:	ldrb	w2, [x19, #41]
  4021e0:	ldrb	w0, [x22]
  4021e4:	cmp	w0, w2
  4021e8:	b.ne	401ff8 <ferror@plt+0x828>  // b.any
  4021ec:	cmp	w0, w21
  4021f0:	mov	w3, #0x0                   	// #0
  4021f4:	b.ne	40223c <ferror@plt+0xa6c>  // b.any
  4021f8:	mov	w3, w21
  4021fc:	nop
  402200:	ldp	x0, x1, [x20, #8]
  402204:	cmp	x0, x1
  402208:	b.cs	4022f4 <ferror@plt+0xb24>  // b.hs, b.nlast
  40220c:	add	x1, x0, #0x1
  402210:	str	x1, [x20, #8]
  402214:	ldrb	w21, [x0]
  402218:	mov	w0, w21
  40221c:	mov	x1, x20
  402220:	str	w3, [sp, #104]
  402224:	bl	4016d0 <ungetc@plt>
  402228:	ldrb	w2, [x19, #41]
  40222c:	ldr	w3, [sp, #104]
  402230:	b	401ff4 <ferror@plt+0x824>
  402234:	cmn	w21, #0x1
  402238:	cset	w3, eq  // eq = none
  40223c:	ldrb	w1, [x22]
  402240:	cmp	w1, w21
  402244:	cset	w0, eq  // eq = none
  402248:	cmp	w0, #0x0
  40224c:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  402250:	b.eq	401f20 <ferror@plt+0x750>  // b.none
  402254:	mov	w5, w23
  402258:	mov	w23, w3
  40225c:	b	40212c <ferror@plt+0x95c>
  402260:	mov	x28, #0x2                   	// #2
  402264:	mov	w26, #0x0                   	// #0
  402268:	b	401f3c <ferror@plt+0x76c>
  40226c:	ldr	x3, [x24, #616]
  402270:	mov	x1, #0x1                   	// #1
  402274:	mov	x2, x21
  402278:	bl	401490 <fwrite_unlocked@plt>
  40227c:	ldrb	w1, [x19, #41]
  402280:	ldrb	w0, [x22]
  402284:	cmp	w1, w0
  402288:	b.eq	402328 <ferror@plt+0xb58>  // b.none
  40228c:	mov	w23, w26
  402290:	ldr	x1, [x19, #8]
  402294:	b	4021b8 <ferror@plt+0x9e8>
  402298:	ldr	w0, [x20]
  40229c:	ldp	x21, x22, [sp, #32]
  4022a0:	ldp	x23, x24, [sp, #48]
  4022a4:	tbz	w0, #5, 401e40 <ferror@plt+0x670>
  4022a8:	bl	4017a0 <__errno_location@plt>
  4022ac:	mov	x3, x0
  4022b0:	mov	x2, x25
  4022b4:	mov	w1, #0x3                   	// #3
  4022b8:	mov	w0, #0x0                   	// #0
  4022bc:	ldr	w19, [x3]
  4022c0:	bl	404df0 <ferror@plt+0x3620>
  4022c4:	adrp	x2, 406000 <ferror@plt+0x4830>
  4022c8:	mov	x3, x0
  4022cc:	mov	w1, w19
  4022d0:	add	x2, x2, #0xac0
  4022d4:	mov	w0, #0x0                   	// #0
  4022d8:	bl	4014c0 <error@plt>
  4022dc:	mov	w0, #0x0                   	// #0
  4022e0:	ldp	x19, x20, [sp, #16]
  4022e4:	ldp	x25, x26, [sp, #64]
  4022e8:	ldp	x27, x28, [sp, #80]
  4022ec:	ldp	x29, x30, [sp], #112
  4022f0:	ret
  4022f4:	mov	x0, x20
  4022f8:	str	w3, [sp, #104]
  4022fc:	bl	4017b0 <__uflow@plt>
  402300:	mov	w21, w0
  402304:	ldr	w3, [sp, #104]
  402308:	cmn	w0, #0x1
  40230c:	b.ne	402218 <ferror@plt+0xa48>  // b.any
  402310:	mov	w5, w23
  402314:	ldrb	w2, [x19, #41]
  402318:	ldrb	w1, [x22]
  40231c:	mov	w0, #0x0                   	// #0
  402320:	mov	w23, #0x1                   	// #1
  402324:	b	40212c <ferror@plt+0x95c>
  402328:	ldp	x0, x1, [x20, #8]
  40232c:	cmp	x0, x1
  402330:	b.cs	4023f0 <ferror@plt+0xc20>  // b.hs, b.nlast
  402334:	add	x1, x0, #0x1
  402338:	str	x1, [x20, #8]
  40233c:	ldrb	w0, [x0]
  402340:	mov	x1, x20
  402344:	mov	w23, w26
  402348:	bl	4016d0 <ungetc@plt>
  40234c:	b	402290 <ferror@plt+0xac0>
  402350:	mov	x0, x20
  402354:	bl	405798 <ferror@plt+0x3fc8>
  402358:	mov	w1, w0
  40235c:	mov	w0, #0x1                   	// #1
  402360:	cmn	w1, #0x1
  402364:	b.eq	4022a8 <ferror@plt+0xad8>  // b.none
  402368:	ldp	x19, x20, [sp, #16]
  40236c:	ldp	x25, x26, [sp, #64]
  402370:	ldp	x27, x28, [sp, #80]
  402374:	ldp	x29, x30, [sp], #112
  402378:	ret
  40237c:	bl	401640 <__overflow@plt>
  402380:	b	402178 <ferror@plt+0x9a8>
  402384:	ldr	x0, [x26, #616]
  402388:	ldp	x2, x3, [x0, #40]
  40238c:	cmp	x2, x3
  402390:	b.cs	402408 <ferror@plt+0xc38>  // b.hs, b.nlast
  402394:	add	x3, x2, #0x1
  402398:	str	x3, [x0, #40]
  40239c:	strb	w1, [x2]
  4023a0:	ldr	x0, [x27, #1080]
  4023a4:	mov	x21, #0x0                   	// #0
  4023a8:	mov	w24, #0x0                   	// #0
  4023ac:	str	x0, [x19, #8]
  4023b0:	b	401d58 <ferror@plt+0x588>
  4023b4:	mov	x0, x20
  4023b8:	bl	4017b0 <__uflow@plt>
  4023bc:	cmn	w0, #0x1
  4023c0:	b.ne	4024c0 <ferror@plt+0xcf0>  // b.any
  4023c4:	ldr	w0, [x20]
  4023c8:	b	401e38 <ferror@plt+0x668>
  4023cc:	ldr	x0, [x19, #56]
  4023d0:	bl	4016c0 <free@plt>
  4023d4:	ldr	w0, [x20]
  4023d8:	str	xzr, [x19, #56]
  4023dc:	tst	w0, #0x30
  4023e0:	b.eq	4024cc <ferror@plt+0xcfc>  // b.none
  4023e4:	ldp	x21, x22, [sp, #32]
  4023e8:	ldp	x23, x24, [sp, #48]
  4023ec:	b	401e38 <ferror@plt+0x668>
  4023f0:	mov	x0, x20
  4023f4:	bl	4017b0 <__uflow@plt>
  4023f8:	cmn	w0, #0x1
  4023fc:	b.ne	402340 <ferror@plt+0xb70>  // b.any
  402400:	ldr	x1, [x19, #8]
  402404:	b	4021b8 <ferror@plt+0x9e8>
  402408:	bl	401640 <__overflow@plt>
  40240c:	b	4023a0 <ferror@plt+0xbd0>
  402410:	and	w1, w23, #0xff
  402414:	bl	401640 <__overflow@plt>
  402418:	b	401d58 <ferror@plt+0x588>
  40241c:	mov	x3, x0
  402420:	mov	x1, #0x1                   	// #1
  402424:	ldp	x2, x0, [x19, #24]
  402428:	bl	401490 <fwrite_unlocked@plt>
  40242c:	ldr	x0, [x26, #616]
  402430:	b	401dc0 <ferror@plt+0x5f0>
  402434:	mov	w1, w21
  402438:	mov	x0, x2
  40243c:	mov	x28, #0x1                   	// #1
  402440:	bl	401640 <__overflow@plt>
  402444:	ldrb	w21, [x22]
  402448:	b	401f20 <ferror@plt+0x750>
  40244c:	bl	4017a0 <__errno_location@plt>
  402450:	mov	x3, x0
  402454:	mov	x2, x25
  402458:	mov	w1, #0x3                   	// #3
  40245c:	mov	w0, #0x0                   	// #0
  402460:	ldr	w19, [x3]
  402464:	bl	404df0 <ferror@plt+0x3620>
  402468:	adrp	x2, 406000 <ferror@plt+0x4830>
  40246c:	mov	x3, x0
  402470:	mov	w1, w19
  402474:	mov	w0, #0x0                   	// #0
  402478:	add	x2, x2, #0xac0
  40247c:	bl	4014c0 <error@plt>
  402480:	mov	w0, #0x0                   	// #0
  402484:	b	401e64 <ferror@plt+0x694>
  402488:	mov	w1, w2
  40248c:	bl	401640 <__overflow@plt>
  402490:	ldr	w0, [x20]
  402494:	ldp	x21, x22, [sp, #32]
  402498:	ldp	x23, x24, [sp, #48]
  40249c:	b	401e38 <ferror@plt+0x668>
  4024a0:	adrp	x3, 406000 <ferror@plt+0x4830>
  4024a4:	adrp	x1, 405000 <ferror@plt+0x3830>
  4024a8:	adrp	x0, 405000 <ferror@plt+0x3830>
  4024ac:	add	x3, x3, #0x798
  4024b0:	add	x1, x1, #0xdd8
  4024b4:	add	x0, x0, #0xde8
  4024b8:	mov	w2, #0x149                 	// #329
  4024bc:	bl	401790 <__assert_fail@plt>
  4024c0:	stp	x21, x22, [sp, #32]
  4024c4:	stp	x23, x24, [sp, #48]
  4024c8:	b	401ee0 <ferror@plt+0x710>
  4024cc:	bl	405730 <ferror@plt+0x3f60>
  4024d0:	stp	x29, x30, [sp, #-176]!
  4024d4:	mov	x29, sp
  4024d8:	stp	x19, x20, [sp, #16]
  4024dc:	mov	w20, w0
  4024e0:	stp	x21, x22, [sp, #32]
  4024e4:	str	x23, [sp, #48]
  4024e8:	cbz	w0, 402528 <ferror@plt+0xd58>
  4024ec:	adrp	x0, 419000 <ferror@plt+0x17830>
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	adrp	x1, 405000 <ferror@plt+0x3830>
  4024f8:	add	x1, x1, #0xe10
  4024fc:	ldr	x19, [x0, #592]
  402500:	mov	x0, #0x0                   	// #0
  402504:	bl	401750 <dcgettext@plt>
  402508:	mov	x2, x0
  40250c:	adrp	x3, 419000 <ferror@plt+0x17830>
  402510:	mov	x0, x19
  402514:	mov	w1, #0x1                   	// #1
  402518:	ldr	x3, [x3, #760]
  40251c:	bl	401680 <__fprintf_chk@plt>
  402520:	mov	w0, w20
  402524:	bl	4014b0 <exit@plt>
  402528:	mov	w2, #0x5                   	// #5
  40252c:	adrp	x1, 405000 <ferror@plt+0x3830>
  402530:	mov	x0, #0x0                   	// #0
  402534:	add	x1, x1, #0xe38
  402538:	bl	401750 <dcgettext@plt>
  40253c:	adrp	x19, 419000 <ferror@plt+0x17830>
  402540:	adrp	x2, 419000 <ferror@plt+0x17830>
  402544:	mov	x1, x0
  402548:	mov	w0, #0x1                   	// #1
  40254c:	adrp	x22, 405000 <ferror@plt+0x3830>
  402550:	ldr	x2, [x2, #760]
  402554:	add	x21, sp, #0x40
  402558:	add	x22, x22, #0xdf8
  40255c:	bl	4015a0 <__printf_chk@plt>
  402560:	mov	w2, #0x5                   	// #5
  402564:	adrp	x1, 405000 <ferror@plt+0x3830>
  402568:	mov	x0, #0x0                   	// #0
  40256c:	add	x1, x1, #0xe58
  402570:	bl	401750 <dcgettext@plt>
  402574:	ldr	x1, [x19, #616]
  402578:	bl	401760 <fputs_unlocked@plt>
  40257c:	mov	w2, #0x5                   	// #5
  402580:	adrp	x1, 405000 <ferror@plt+0x3830>
  402584:	mov	x0, #0x0                   	// #0
  402588:	add	x1, x1, #0xea0
  40258c:	bl	401750 <dcgettext@plt>
  402590:	ldr	x1, [x19, #616]
  402594:	bl	401760 <fputs_unlocked@plt>
  402598:	mov	w2, #0x5                   	// #5
  40259c:	adrp	x1, 405000 <ferror@plt+0x3830>
  4025a0:	mov	x0, #0x0                   	// #0
  4025a4:	add	x1, x1, #0xed8
  4025a8:	bl	401750 <dcgettext@plt>
  4025ac:	ldr	x1, [x19, #616]
  4025b0:	bl	401760 <fputs_unlocked@plt>
  4025b4:	mov	w2, #0x5                   	// #5
  4025b8:	adrp	x1, 405000 <ferror@plt+0x3830>
  4025bc:	mov	x0, #0x0                   	// #0
  4025c0:	add	x1, x1, #0xf28
  4025c4:	bl	401750 <dcgettext@plt>
  4025c8:	ldr	x1, [x19, #616]
  4025cc:	bl	401760 <fputs_unlocked@plt>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	adrp	x1, 405000 <ferror@plt+0x3830>
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	add	x1, x1, #0xfe0
  4025e0:	bl	401750 <dcgettext@plt>
  4025e4:	ldr	x1, [x19, #616]
  4025e8:	bl	401760 <fputs_unlocked@plt>
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	adrp	x1, 406000 <ferror@plt+0x4830>
  4025f4:	mov	x0, #0x0                   	// #0
  4025f8:	add	x1, x1, #0xd0
  4025fc:	bl	401750 <dcgettext@plt>
  402600:	ldr	x1, [x19, #616]
  402604:	bl	401760 <fputs_unlocked@plt>
  402608:	mov	w2, #0x5                   	// #5
  40260c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402610:	mov	x0, #0x0                   	// #0
  402614:	add	x1, x1, #0x148
  402618:	bl	401750 <dcgettext@plt>
  40261c:	ldr	x1, [x19, #616]
  402620:	bl	401760 <fputs_unlocked@plt>
  402624:	mov	w2, #0x5                   	// #5
  402628:	adrp	x1, 406000 <ferror@plt+0x4830>
  40262c:	mov	x0, #0x0                   	// #0
  402630:	add	x1, x1, #0x220
  402634:	bl	401750 <dcgettext@plt>
  402638:	ldr	x1, [x19, #616]
  40263c:	bl	401760 <fputs_unlocked@plt>
  402640:	mov	w2, #0x5                   	// #5
  402644:	adrp	x1, 406000 <ferror@plt+0x4830>
  402648:	mov	x0, #0x0                   	// #0
  40264c:	add	x1, x1, #0x260
  402650:	bl	401750 <dcgettext@plt>
  402654:	ldr	x1, [x19, #616]
  402658:	bl	401760 <fputs_unlocked@plt>
  40265c:	mov	w2, #0x5                   	// #5
  402660:	adrp	x1, 406000 <ferror@plt+0x4830>
  402664:	mov	x0, #0x0                   	// #0
  402668:	add	x1, x1, #0x290
  40266c:	bl	401750 <dcgettext@plt>
  402670:	ldr	x1, [x19, #616]
  402674:	bl	401760 <fputs_unlocked@plt>
  402678:	mov	w2, #0x5                   	// #5
  40267c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402680:	mov	x0, #0x0                   	// #0
  402684:	add	x1, x1, #0x2c8
  402688:	bl	401750 <dcgettext@plt>
  40268c:	ldr	x1, [x19, #616]
  402690:	bl	401760 <fputs_unlocked@plt>
  402694:	mov	w2, #0x5                   	// #5
  402698:	adrp	x1, 406000 <ferror@plt+0x4830>
  40269c:	mov	x0, #0x0                   	// #0
  4026a0:	add	x1, x1, #0x398
  4026a4:	bl	401750 <dcgettext@plt>
  4026a8:	ldr	x1, [x19, #616]
  4026ac:	bl	401760 <fputs_unlocked@plt>
  4026b0:	adrp	x2, 406000 <ferror@plt+0x4830>
  4026b4:	add	x2, x2, #0x798
  4026b8:	add	x0, x2, #0x10
  4026bc:	ldp	x4, x5, [x2, #32]
  4026c0:	stp	x4, x5, [sp, #80]
  4026c4:	ldp	x1, x2, [x2, #16]
  4026c8:	stp	x1, x2, [sp, #64]
  4026cc:	ldp	x2, x3, [x0, #32]
  4026d0:	stp	x2, x3, [sp, #96]
  4026d4:	ldp	x2, x3, [x0, #48]
  4026d8:	stp	x2, x3, [sp, #112]
  4026dc:	ldp	x2, x3, [x0, #64]
  4026e0:	stp	x2, x3, [sp, #128]
  4026e4:	ldp	x2, x3, [x0, #80]
  4026e8:	stp	x2, x3, [sp, #144]
  4026ec:	ldp	x2, x3, [x0, #96]
  4026f0:	stp	x2, x3, [sp, #160]
  4026f4:	cbnz	x1, 4027c8 <ferror@plt+0xff8>
  4026f8:	ldr	x23, [x21, #8]
  4026fc:	adrp	x1, 406000 <ferror@plt+0x4830>
  402700:	mov	w2, #0x5                   	// #5
  402704:	add	x1, x1, #0x4a0
  402708:	mov	x0, #0x0                   	// #0
  40270c:	cbz	x23, 4027d8 <ferror@plt+0x1008>
  402710:	bl	401750 <dcgettext@plt>
  402714:	adrp	x21, 406000 <ferror@plt+0x4830>
  402718:	add	x21, x21, #0x4b8
  40271c:	adrp	x2, 406000 <ferror@plt+0x4830>
  402720:	mov	x3, x21
  402724:	add	x2, x2, #0x4e0
  402728:	mov	x1, x0
  40272c:	mov	w0, #0x1                   	// #1
  402730:	bl	4015a0 <__printf_chk@plt>
  402734:	mov	x1, #0x0                   	// #0
  402738:	mov	w0, #0x5                   	// #5
  40273c:	bl	4017c0 <setlocale@plt>
  402740:	cbz	x0, 402758 <ferror@plt+0xf88>
  402744:	adrp	x1, 406000 <ferror@plt+0x4830>
  402748:	mov	x2, #0x3                   	// #3
  40274c:	add	x1, x1, #0x4f0
  402750:	bl	401560 <strncmp@plt>
  402754:	cbnz	w0, 402874 <ferror@plt+0x10a4>
  402758:	mov	w2, #0x5                   	// #5
  40275c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402760:	mov	x0, #0x0                   	// #0
  402764:	add	x1, x1, #0x540
  402768:	bl	401750 <dcgettext@plt>
  40276c:	mov	x1, x0
  402770:	mov	x3, x22
  402774:	mov	x2, x21
  402778:	mov	w0, #0x1                   	// #1
  40277c:	bl	4015a0 <__printf_chk@plt>
  402780:	mov	w2, #0x5                   	// #5
  402784:	adrp	x1, 406000 <ferror@plt+0x4830>
  402788:	mov	x0, #0x0                   	// #0
  40278c:	add	x1, x1, #0x560
  402790:	bl	401750 <dcgettext@plt>
  402794:	mov	x1, x0
  402798:	cmp	x23, x22
  40279c:	adrp	x2, 407000 <ferror@plt+0x5830>
  4027a0:	adrp	x3, 405000 <ferror@plt+0x3830>
  4027a4:	add	x2, x2, #0x2b0
  4027a8:	add	x3, x3, #0xe00
  4027ac:	csel	x3, x3, x2, eq  // eq = none
  4027b0:	mov	x2, x23
  4027b4:	mov	w0, #0x1                   	// #1
  4027b8:	bl	4015a0 <__printf_chk@plt>
  4027bc:	b	402520 <ferror@plt+0xd50>
  4027c0:	ldr	x1, [x21, #16]!
  4027c4:	cbz	x1, 4026f8 <ferror@plt+0xf28>
  4027c8:	mov	x0, x22
  4027cc:	bl	401690 <strcmp@plt>
  4027d0:	cbnz	w0, 4027c0 <ferror@plt+0xff0>
  4027d4:	b	4026f8 <ferror@plt+0xf28>
  4027d8:	bl	401750 <dcgettext@plt>
  4027dc:	adrp	x21, 406000 <ferror@plt+0x4830>
  4027e0:	add	x21, x21, #0x4b8
  4027e4:	adrp	x2, 406000 <ferror@plt+0x4830>
  4027e8:	mov	x3, x21
  4027ec:	add	x2, x2, #0x4e0
  4027f0:	mov	x1, x0
  4027f4:	mov	w0, #0x1                   	// #1
  4027f8:	bl	4015a0 <__printf_chk@plt>
  4027fc:	mov	x1, #0x0                   	// #0
  402800:	mov	w0, #0x5                   	// #5
  402804:	bl	4017c0 <setlocale@plt>
  402808:	cbz	x0, 402820 <ferror@plt+0x1050>
  40280c:	adrp	x1, 406000 <ferror@plt+0x4830>
  402810:	mov	x2, #0x3                   	// #3
  402814:	add	x1, x1, #0x4f0
  402818:	bl	401560 <strncmp@plt>
  40281c:	cbnz	w0, 402870 <ferror@plt+0x10a0>
  402820:	mov	w2, #0x5                   	// #5
  402824:	adrp	x1, 406000 <ferror@plt+0x4830>
  402828:	mov	x0, #0x0                   	// #0
  40282c:	add	x1, x1, #0x540
  402830:	bl	401750 <dcgettext@plt>
  402834:	mov	x1, x0
  402838:	mov	x3, x22
  40283c:	mov	x2, x21
  402840:	mov	w0, #0x1                   	// #1
  402844:	bl	4015a0 <__printf_chk@plt>
  402848:	adrp	x1, 406000 <ferror@plt+0x4830>
  40284c:	mov	w2, #0x5                   	// #5
  402850:	add	x1, x1, #0x560
  402854:	mov	x0, #0x0                   	// #0
  402858:	bl	401750 <dcgettext@plt>
  40285c:	mov	x23, x22
  402860:	adrp	x3, 405000 <ferror@plt+0x3830>
  402864:	mov	x1, x0
  402868:	add	x3, x3, #0xe00
  40286c:	b	4027b0 <ferror@plt+0xfe0>
  402870:	mov	x23, x22
  402874:	mov	w2, #0x5                   	// #5
  402878:	adrp	x1, 406000 <ferror@plt+0x4830>
  40287c:	mov	x0, #0x0                   	// #0
  402880:	add	x1, x1, #0x4f8
  402884:	bl	401750 <dcgettext@plt>
  402888:	ldr	x1, [x19, #616]
  40288c:	bl	401760 <fputs_unlocked@plt>
  402890:	b	402758 <ferror@plt+0xf88>
  402894:	nop
  402898:	ldr	x2, [x0]
  40289c:	mov	w3, #0xffffffff            	// #-1
  4028a0:	ldr	x1, [x1]
  4028a4:	cmp	w2, w1
  4028a8:	cset	w0, gt
  4028ac:	csel	w0, w0, w3, ge  // ge = tcont
  4028b0:	ret
  4028b4:	nop
  4028b8:	stp	x29, x30, [sp, #-48]!
  4028bc:	adrp	x4, 419000 <ferror@plt+0x17830>
  4028c0:	mov	x29, sp
  4028c4:	stp	x21, x22, [sp, #32]
  4028c8:	adrp	x21, 419000 <ferror@plt+0x17830>
  4028cc:	adrp	x22, 419000 <ferror@plt+0x17830>
  4028d0:	ldr	x2, [x21, #1088]
  4028d4:	stp	x19, x20, [sp, #16]
  4028d8:	mov	x20, x0
  4028dc:	ldr	x3, [x4, #728]
  4028e0:	mov	x19, x1
  4028e4:	ldr	x0, [x22, #1080]
  4028e8:	cmp	x2, x3
  4028ec:	b.eq	402918 <ferror@plt+0x1148>  // b.none
  4028f0:	lsl	x1, x2, #4
  4028f4:	add	x2, x2, #0x1
  4028f8:	add	x3, x0, x1
  4028fc:	str	x20, [x0, x1]
  402900:	str	x2, [x21, #1088]
  402904:	ldp	x21, x22, [sp, #32]
  402908:	str	x19, [x3, #8]
  40290c:	ldp	x19, x20, [sp, #16]
  402910:	ldp	x29, x30, [sp], #48
  402914:	ret
  402918:	cbz	x0, 40294c <ferror@plt+0x117c>
  40291c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  402920:	movk	x1, #0x555, lsl #48
  402924:	cmp	x3, x1
  402928:	b.cs	402964 <ferror@plt+0x1194>  // b.hs, b.nlast
  40292c:	add	x1, x3, #0x1
  402930:	add	x3, x1, x3, lsr #1
  402934:	lsl	x1, x3, #4
  402938:	str	x3, [x4, #728]
  40293c:	bl	405538 <ferror@plt+0x3d68>
  402940:	ldr	x2, [x21, #1088]
  402944:	str	x0, [x22, #1080]
  402948:	b	4028f0 <ferror@plt+0x1120>
  40294c:	cbz	x3, 402968 <ferror@plt+0x1198>
  402950:	cmp	xzr, x3, lsr #60
  402954:	lsl	x1, x3, #4
  402958:	cset	x2, ne  // ne = any
  40295c:	tbnz	x3, #59, 402964 <ferror@plt+0x1194>
  402960:	cbz	x2, 402938 <ferror@plt+0x1168>
  402964:	bl	405730 <ferror@plt+0x3f60>
  402968:	mov	x1, #0x80                  	// #128
  40296c:	mov	x3, #0x8                   	// #8
  402970:	b	402938 <ferror@plt+0x1168>
  402974:	nop
  402978:	stp	x29, x30, [sp, #-112]!
  40297c:	mov	x29, sp
  402980:	stp	x19, x20, [sp, #16]
  402984:	mov	x20, x0
  402988:	stp	x21, x22, [sp, #32]
  40298c:	stp	x23, x24, [sp, #48]
  402990:	and	w24, w1, #0x1
  402994:	stp	x25, x26, [sp, #64]
  402998:	stp	x27, x28, [sp, #80]
  40299c:	str	w1, [sp, #104]
  4029a0:	tbz	w1, #0, 4029b0 <ferror@plt+0x11e0>
  4029a4:	ldrb	w0, [x20]
  4029a8:	cmp	w0, #0x2d
  4029ac:	b.eq	402c54 <ferror@plt+0x1484>  // b.none
  4029b0:	mov	x21, #0x0                   	// #0
  4029b4:	mov	w28, #0x0                   	// #0
  4029b8:	ldrb	w19, [x20]
  4029bc:	adrp	x23, 419000 <ferror@plt+0x17830>
  4029c0:	mov	w25, w28
  4029c4:	add	x23, x23, #0x2d8
  4029c8:	cmp	w19, #0x2d
  4029cc:	mov	w27, #0x0                   	// #0
  4029d0:	mov	w26, #0x0                   	// #0
  4029d4:	mov	x22, #0x1                   	// #1
  4029d8:	b.eq	402a58 <ferror@plt+0x1288>  // b.none
  4029dc:	nop
  4029e0:	cmp	w19, #0x2c
  4029e4:	b.eq	402a08 <ferror@plt+0x1238>  // b.none
  4029e8:	bl	4016a0 <__ctype_b_loc@plt>
  4029ec:	ldr	x0, [x0]
  4029f0:	ubfiz	x2, x19, #1, #8
  4029f4:	cmp	w19, #0x0
  4029f8:	ldrb	w0, [x0, x2]
  4029fc:	and	w0, w0, #0x1
  402a00:	csinc	w0, w0, wzr, ne  // ne = any
  402a04:	cbz	w0, 402a84 <ferror@plt+0x12b4>
  402a08:	cbz	w25, 402ae0 <ferror@plt+0x1310>
  402a0c:	cmp	w28, #0x0
  402a10:	ccmp	w26, #0x0, #0x0, eq  // eq = none
  402a14:	b.ne	402c18 <ferror@plt+0x1448>  // b.any
  402a18:	cbz	w24, 402e34 <ferror@plt+0x1664>
  402a1c:	mov	x22, #0x1                   	// #1
  402a20:	mov	x0, x22
  402a24:	mov	x1, #0xffffffffffffffff    	// #-1
  402a28:	bl	4028b8 <ferror@plt+0x10e8>
  402a2c:	ldrb	w0, [x20]
  402a30:	cbz	w0, 402af8 <ferror@plt+0x1328>
  402a34:	add	x20, x20, #0x1
  402a38:	mov	x21, #0x0                   	// #0
  402a3c:	mov	w27, #0x0                   	// #0
  402a40:	mov	w25, #0x0                   	// #0
  402a44:	mov	w26, #0x0                   	// #0
  402a48:	mov	w28, #0x0                   	// #0
  402a4c:	ldrb	w19, [x20]
  402a50:	cmp	w19, #0x2d
  402a54:	b.ne	4029e0 <ferror@plt+0x1210>  // b.any
  402a58:	cbnz	w25, 402d4c <ferror@plt+0x157c>
  402a5c:	cmp	x21, #0x0
  402a60:	cset	w27, eq  // eq = none
  402a64:	ands	w27, w28, w27
  402a68:	b.ne	402d18 <ferror@plt+0x1548>  // b.any
  402a6c:	cbz	w28, 402c34 <ferror@plt+0x1464>
  402a70:	mov	x22, x21
  402a74:	mov	w25, w28
  402a78:	add	x20, x20, #0x1
  402a7c:	mov	x21, #0x0                   	// #0
  402a80:	b	402a4c <ferror@plt+0x127c>
  402a84:	sub	w19, w19, #0x30
  402a88:	cmp	w19, #0x9
  402a8c:	b.hi	402e60 <ferror@plt+0x1690>  // b.pmore
  402a90:	cbz	w27, 402c4c <ferror@plt+0x147c>
  402a94:	ldr	x0, [x23, #8]
  402a98:	cbz	x0, 402c4c <ferror@plt+0x147c>
  402a9c:	cmp	w25, #0x0
  402aa0:	mov	x0, #0x9999999999999999    	// #-7378697629483820647
  402aa4:	csel	w26, w25, w26, ne  // ne = any
  402aa8:	mov	w27, #0x1                   	// #1
  402aac:	movk	x0, #0x1999, lsl #48
  402ab0:	csel	w28, w28, w27, ne  // ne = any
  402ab4:	cmp	x21, x0
  402ab8:	b.hi	402d8c <ferror@plt+0x15bc>  // b.pmore
  402abc:	add	x0, x21, x21, lsl #2
  402ac0:	sxtw	x19, w19
  402ac4:	add	x19, x19, x0, lsl #1
  402ac8:	cmp	x19, x21
  402acc:	ccmn	x19, #0x1, #0x4, cs  // cs = hs, nlast
  402ad0:	b.eq	402d8c <ferror@plt+0x15bc>  // b.none
  402ad4:	mov	x21, x19
  402ad8:	add	x20, x20, #0x1
  402adc:	b	402a4c <ferror@plt+0x127c>
  402ae0:	cbz	x21, 402d18 <ferror@plt+0x1548>
  402ae4:	mov	x0, x21
  402ae8:	mov	x1, x21
  402aec:	bl	4028b8 <ferror@plt+0x10e8>
  402af0:	ldrb	w0, [x20]
  402af4:	cbnz	w0, 402a34 <ferror@plt+0x1264>
  402af8:	adrp	x25, 419000 <ferror@plt+0x17830>
  402afc:	ldr	x1, [x25, #1088]
  402b00:	cbz	x1, 402ea4 <ferror@plt+0x16d4>
  402b04:	adrp	x23, 419000 <ferror@plt+0x17830>
  402b08:	mov	x2, #0x10                  	// #16
  402b0c:	adrp	x3, 402000 <ferror@plt+0x830>
  402b10:	add	x3, x3, #0x898
  402b14:	ldr	x0, [x23, #1080]
  402b18:	bl	4014e0 <qsort@plt>
  402b1c:	ldr	x2, [x25, #1088]
  402b20:	cbz	x2, 402bb8 <ferror@plt+0x13e8>
  402b24:	ldr	x1, [x23, #1080]
  402b28:	mov	x24, x25
  402b2c:	mov	x20, #0xfffffffffffffffe    	// #-2
  402b30:	mov	x19, #0x0                   	// #0
  402b34:	nop
  402b38:	add	x19, x19, #0x1
  402b3c:	cmp	x19, x2
  402b40:	b.cs	402bb8 <ferror@plt+0x13e8>  // b.hs, b.nlast
  402b44:	lsl	x27, x19, #4
  402b48:	add	x28, x24, #0x440
  402b4c:	sub	x21, x27, #0x10
  402b50:	add	x22, x27, #0x10
  402b54:	b	402b90 <ferror@plt+0x13c0>
  402b58:	ldr	x3, [x0, #8]
  402b5c:	add	x2, x2, x20
  402b60:	add	x1, x1, x22
  402b64:	cmp	x3, x4
  402b68:	lsl	x2, x2, #4
  402b6c:	csel	x3, x3, x4, cs  // cs = hs, nlast
  402b70:	str	x3, [x5, #8]
  402b74:	bl	401470 <memmove@plt>
  402b78:	ldr	x2, [x28]
  402b7c:	sub	x2, x2, #0x1
  402b80:	str	x2, [x28]
  402b84:	cmp	x2, x19
  402b88:	b.ls	402bb8 <ferror@plt+0x13e8>  // b.plast
  402b8c:	ldr	x1, [x23, #1080]
  402b90:	add	x5, x1, x21
  402b94:	ldr	x3, [x1, x27]
  402b98:	add	x0, x1, x27
  402b9c:	ldr	x4, [x5, #8]
  402ba0:	cmp	x3, x4
  402ba4:	b.ls	402b58 <ferror@plt+0x1388>  // b.plast
  402ba8:	ldr	x2, [x24, #1088]
  402bac:	sub	x20, x20, #0x1
  402bb0:	cmp	x19, x2
  402bb4:	b.cc	402b38 <ferror@plt+0x1368>  // b.lo, b.ul, b.last
  402bb8:	ldr	x0, [sp, #104]
  402bbc:	ldr	x20, [x23, #1080]
  402bc0:	tbnz	w0, #1, 402c6c <ferror@plt+0x149c>
  402bc4:	ldr	x1, [x25, #1088]
  402bc8:	mov	x0, x20
  402bcc:	add	x1, x1, #0x1
  402bd0:	str	x1, [x25, #1088]
  402bd4:	lsl	x1, x1, #4
  402bd8:	bl	405538 <ferror@plt+0x3d68>
  402bdc:	ldr	x1, [x25, #1088]
  402be0:	str	x0, [x23, #1080]
  402be4:	mov	x2, #0xffffffffffffffff    	// #-1
  402be8:	ldp	x19, x20, [sp, #16]
  402bec:	lsl	x1, x1, #4
  402bf0:	sub	x1, x1, #0x10
  402bf4:	add	x3, x0, x1
  402bf8:	ldp	x21, x22, [sp, #32]
  402bfc:	ldp	x23, x24, [sp, #48]
  402c00:	ldp	x25, x26, [sp, #64]
  402c04:	ldp	x27, x28, [sp, #80]
  402c08:	str	x2, [x3, #8]
  402c0c:	str	x2, [x0, x1]
  402c10:	ldp	x29, x30, [sp], #112
  402c14:	ret
  402c18:	cbz	w26, 402a20 <ferror@plt+0x1250>
  402c1c:	cmp	x22, x21
  402c20:	b.hi	402d70 <ferror@plt+0x15a0>  // b.pmore
  402c24:	mov	x1, x21
  402c28:	mov	x0, x22
  402c2c:	bl	4028b8 <ferror@plt+0x10e8>
  402c30:	b	402a2c <ferror@plt+0x125c>
  402c34:	mov	w27, w28
  402c38:	add	x20, x20, #0x1
  402c3c:	mov	x21, #0x0                   	// #0
  402c40:	mov	w25, #0x1                   	// #1
  402c44:	mov	x22, #0x1                   	// #1
  402c48:	b	402a4c <ferror@plt+0x127c>
  402c4c:	str	x20, [x23, #8]
  402c50:	b	402a9c <ferror@plt+0x12cc>
  402c54:	ldrb	w0, [x20, #1]
  402c58:	cbnz	w0, 4029b0 <ferror@plt+0x11e0>
  402c5c:	mov	x21, #0x1                   	// #1
  402c60:	add	x20, x20, #0x1
  402c64:	mov	w28, w21
  402c68:	b	4029b8 <ferror@plt+0x11e8>
  402c6c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402c70:	str	xzr, [x23, #1080]
  402c74:	ldr	x1, [x20]
  402c78:	str	xzr, [x25, #1088]
  402c7c:	str	xzr, [x0, #728]
  402c80:	cmp	x1, #0x1
  402c84:	b.hi	402d00 <ferror@plt+0x1530>  // b.pmore
  402c88:	lsl	x22, x2, #4
  402c8c:	cmp	x2, #0x1
  402c90:	add	x21, x20, x22
  402c94:	add	x19, x20, #0x10
  402c98:	b.ls	402cc4 <ferror@plt+0x14f4>  // b.plast
  402c9c:	nop
  402ca0:	ldp	x0, x1, [x19, #-8]
  402ca4:	add	x0, x0, #0x1
  402ca8:	cmp	x0, x1
  402cac:	b.eq	402cb8 <ferror@plt+0x14e8>  // b.none
  402cb0:	sub	x1, x1, #0x1
  402cb4:	bl	4028b8 <ferror@plt+0x10e8>
  402cb8:	add	x19, x19, #0x10
  402cbc:	cmp	x21, x19
  402cc0:	b.ne	402ca0 <ferror@plt+0x14d0>  // b.any
  402cc4:	add	x22, x20, x22
  402cc8:	ldur	x0, [x22, #-8]
  402ccc:	cmn	x0, #0x1
  402cd0:	b.ne	402ce4 <ferror@plt+0x1514>  // b.any
  402cd4:	mov	x0, x20
  402cd8:	bl	4016c0 <free@plt>
  402cdc:	ldr	x20, [x23, #1080]
  402ce0:	b	402bc4 <ferror@plt+0x13f4>
  402ce4:	mov	x1, #0xffffffffffffffff    	// #-1
  402ce8:	add	x0, x0, #0x1
  402cec:	bl	4028b8 <ferror@plt+0x10e8>
  402cf0:	mov	x0, x20
  402cf4:	bl	4016c0 <free@plt>
  402cf8:	ldr	x20, [x23, #1080]
  402cfc:	b	402bc4 <ferror@plt+0x13f4>
  402d00:	sub	x1, x1, #0x1
  402d04:	mov	x0, #0x1                   	// #1
  402d08:	str	x2, [sp, #104]
  402d0c:	bl	4028b8 <ferror@plt+0x10e8>
  402d10:	ldr	x2, [sp, #104]
  402d14:	b	402c88 <ferror@plt+0x14b8>
  402d18:	ldr	x0, [sp, #104]
  402d1c:	tbz	w0, #2, 402dfc <ferror@plt+0x162c>
  402d20:	mov	w2, #0x5                   	// #5
  402d24:	adrp	x1, 406000 <ferror@plt+0x4830>
  402d28:	mov	x0, #0x0                   	// #0
  402d2c:	add	x1, x1, #0x9b0
  402d30:	bl	401750 <dcgettext@plt>
  402d34:	mov	x2, x0
  402d38:	mov	w1, #0x0                   	// #0
  402d3c:	mov	w0, #0x0                   	// #0
  402d40:	bl	4014c0 <error@plt>
  402d44:	mov	w0, #0x1                   	// #1
  402d48:	bl	4024d0 <ferror@plt+0xd00>
  402d4c:	ldr	x0, [sp, #104]
  402d50:	tbz	w0, #2, 402e44 <ferror@plt+0x1674>
  402d54:	mov	w2, #0x5                   	// #5
  402d58:	adrp	x1, 406000 <ferror@plt+0x4830>
  402d5c:	mov	x0, #0x0                   	// #0
  402d60:	add	x1, x1, #0x978
  402d64:	bl	401750 <dcgettext@plt>
  402d68:	mov	x2, x0
  402d6c:	b	402d38 <ferror@plt+0x1568>
  402d70:	adrp	x1, 406000 <ferror@plt+0x4830>
  402d74:	add	x1, x1, #0xa28
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	mov	x0, #0x0                   	// #0
  402d80:	bl	401750 <dcgettext@plt>
  402d84:	mov	x2, x0
  402d88:	b	402d38 <ferror@plt+0x1568>
  402d8c:	ldr	x19, [x23, #8]
  402d90:	adrp	x1, 406000 <ferror@plt+0x4830>
  402d94:	add	x1, x1, #0xa48
  402d98:	mov	x0, x19
  402d9c:	bl	401700 <strspn@plt>
  402da0:	mov	x1, x0
  402da4:	mov	x0, x19
  402da8:	bl	405778 <ferror@plt+0x3fa8>
  402dac:	mov	x20, x0
  402db0:	ldr	x0, [sp, #104]
  402db4:	tbz	w0, #2, 402e18 <ferror@plt+0x1648>
  402db8:	adrp	x1, 406000 <ferror@plt+0x4830>
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	add	x1, x1, #0xa58
  402dc4:	mov	x0, #0x0                   	// #0
  402dc8:	bl	401750 <dcgettext@plt>
  402dcc:	mov	x19, x0
  402dd0:	mov	x0, x20
  402dd4:	bl	404f68 <ferror@plt+0x3798>
  402dd8:	mov	x2, x19
  402ddc:	mov	x3, x0
  402de0:	mov	w1, #0x0                   	// #0
  402de4:	mov	w0, #0x0                   	// #0
  402de8:	bl	4014c0 <error@plt>
  402dec:	mov	x0, x20
  402df0:	bl	4016c0 <free@plt>
  402df4:	mov	w0, #0x1                   	// #1
  402df8:	bl	4024d0 <ferror@plt+0xd00>
  402dfc:	mov	w2, #0x5                   	// #5
  402e00:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e04:	mov	x0, #0x0                   	// #0
  402e08:	add	x1, x1, #0x9e0
  402e0c:	bl	401750 <dcgettext@plt>
  402e10:	mov	x2, x0
  402e14:	b	402d38 <ferror@plt+0x1568>
  402e18:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	add	x1, x1, #0xa80
  402e24:	mov	x0, #0x0                   	// #0
  402e28:	bl	401750 <dcgettext@plt>
  402e2c:	mov	x19, x0
  402e30:	b	402dd0 <ferror@plt+0x1600>
  402e34:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e38:	mov	w2, #0x5                   	// #5
  402e3c:	add	x1, x1, #0xa00
  402e40:	b	402d7c <ferror@plt+0x15ac>
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e4c:	mov	x0, #0x0                   	// #0
  402e50:	add	x1, x1, #0x998
  402e54:	bl	401750 <dcgettext@plt>
  402e58:	mov	x2, x0
  402e5c:	b	402d38 <ferror@plt+0x1568>
  402e60:	ldr	x0, [sp, #104]
  402e64:	tbz	w0, #2, 402ec8 <ferror@plt+0x16f8>
  402e68:	adrp	x1, 406000 <ferror@plt+0x4830>
  402e6c:	mov	w2, #0x5                   	// #5
  402e70:	add	x1, x1, #0xaa0
  402e74:	mov	x0, #0x0                   	// #0
  402e78:	bl	401750 <dcgettext@plt>
  402e7c:	mov	x19, x0
  402e80:	mov	x0, x20
  402e84:	bl	404f68 <ferror@plt+0x3798>
  402e88:	mov	x2, x19
  402e8c:	mov	x3, x0
  402e90:	mov	w1, #0x0                   	// #0
  402e94:	mov	w0, #0x0                   	// #0
  402e98:	bl	4014c0 <error@plt>
  402e9c:	mov	w0, #0x1                   	// #1
  402ea0:	bl	4024d0 <ferror@plt+0xd00>
  402ea4:	ldr	x0, [sp, #104]
  402ea8:	tbz	w0, #2, 402ee4 <ferror@plt+0x1714>
  402eac:	mov	w2, #0x5                   	// #5
  402eb0:	adrp	x1, 406000 <ferror@plt+0x4830>
  402eb4:	mov	x0, #0x0                   	// #0
  402eb8:	add	x1, x1, #0xae0
  402ebc:	bl	401750 <dcgettext@plt>
  402ec0:	mov	x2, x0
  402ec4:	b	402d38 <ferror@plt+0x1568>
  402ec8:	adrp	x1, 406000 <ferror@plt+0x4830>
  402ecc:	mov	w2, #0x5                   	// #5
  402ed0:	add	x1, x1, #0xac8
  402ed4:	mov	x0, #0x0                   	// #0
  402ed8:	bl	401750 <dcgettext@plt>
  402edc:	mov	x19, x0
  402ee0:	b	402e80 <ferror@plt+0x16b0>
  402ee4:	adrp	x1, 406000 <ferror@plt+0x4830>
  402ee8:	mov	w2, #0x5                   	// #5
  402eec:	add	x1, x1, #0xb10
  402ef0:	b	402d7c <ferror@plt+0x15ac>
  402ef4:	nop
  402ef8:	stp	x29, x30, [sp, #-32]!
  402efc:	adrp	x2, 419000 <ferror@plt+0x17830>
  402f00:	adrp	x1, 419000 <ferror@plt+0x17830>
  402f04:	mov	x29, sp
  402f08:	str	x19, [sp, #16]
  402f0c:	adrp	x19, 419000 <ferror@plt+0x17830>
  402f10:	str	xzr, [x2, #1088]
  402f14:	ldr	x0, [x19, #1080]
  402f18:	str	xzr, [x1, #728]
  402f1c:	bl	4016c0 <free@plt>
  402f20:	str	xzr, [x19, #1080]
  402f24:	ldr	x19, [sp, #16]
  402f28:	ldp	x29, x30, [sp], #32
  402f2c:	ret
  402f30:	adrp	x1, 419000 <ferror@plt+0x17830>
  402f34:	str	x0, [x1, #744]
  402f38:	ret
  402f3c:	nop
  402f40:	adrp	x1, 419000 <ferror@plt+0x17830>
  402f44:	strb	w0, [x1, #752]
  402f48:	ret
  402f4c:	nop
  402f50:	stp	x29, x30, [sp, #-48]!
  402f54:	adrp	x0, 419000 <ferror@plt+0x17830>
  402f58:	mov	x29, sp
  402f5c:	ldr	x0, [x0, #616]
  402f60:	bl	4059b8 <ferror@plt+0x41e8>
  402f64:	cbz	w0, 402f9c <ferror@plt+0x17cc>
  402f68:	stp	x19, x20, [sp, #16]
  402f6c:	adrp	x20, 419000 <ferror@plt+0x17830>
  402f70:	add	x0, x20, #0x2e8
  402f74:	str	x21, [sp, #32]
  402f78:	ldrb	w21, [x0, #8]
  402f7c:	bl	4017a0 <__errno_location@plt>
  402f80:	mov	x19, x0
  402f84:	cbz	w21, 402fb4 <ferror@plt+0x17e4>
  402f88:	ldr	w0, [x0]
  402f8c:	cmp	w0, #0x20
  402f90:	b.ne	402fb4 <ferror@plt+0x17e4>  // b.any
  402f94:	ldp	x19, x20, [sp, #16]
  402f98:	ldr	x21, [sp, #32]
  402f9c:	adrp	x0, 419000 <ferror@plt+0x17830>
  402fa0:	ldr	x0, [x0, #592]
  402fa4:	bl	4059b8 <ferror@plt+0x41e8>
  402fa8:	cbnz	w0, 403008 <ferror@plt+0x1838>
  402fac:	ldp	x29, x30, [sp], #48
  402fb0:	ret
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	adrp	x1, 406000 <ferror@plt+0x4830>
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	add	x1, x1, #0xb30
  402fc4:	bl	401750 <dcgettext@plt>
  402fc8:	ldr	x2, [x20, #744]
  402fcc:	mov	x20, x0
  402fd0:	cbz	x2, 403014 <ferror@plt+0x1844>
  402fd4:	ldr	w19, [x19]
  402fd8:	mov	x0, x2
  402fdc:	bl	404dd8 <ferror@plt+0x3608>
  402fe0:	mov	x3, x0
  402fe4:	adrp	x2, 406000 <ferror@plt+0x4830>
  402fe8:	mov	w1, w19
  402fec:	mov	x4, x20
  402ff0:	add	x2, x2, #0xb40
  402ff4:	mov	w0, #0x0                   	// #0
  402ff8:	bl	4014c0 <error@plt>
  402ffc:	adrp	x0, 419000 <ferror@plt+0x17830>
  403000:	ldr	w0, [x0, #488]
  403004:	bl	401480 <_exit@plt>
  403008:	stp	x19, x20, [sp, #16]
  40300c:	str	x21, [sp, #32]
  403010:	b	402ffc <ferror@plt+0x182c>
  403014:	ldr	w1, [x19]
  403018:	mov	x3, x0
  40301c:	adrp	x2, 406000 <ferror@plt+0x4830>
  403020:	mov	w0, #0x0                   	// #0
  403024:	add	x2, x2, #0xac0
  403028:	bl	4014c0 <error@plt>
  40302c:	b	402ffc <ferror@plt+0x182c>
  403030:	b	401620 <posix_fadvise@plt>
  403034:	nop
  403038:	cbz	x0, 403068 <ferror@plt+0x1898>
  40303c:	stp	x29, x30, [sp, #-32]!
  403040:	mov	x29, sp
  403044:	str	x19, [sp, #16]
  403048:	mov	w19, w1
  40304c:	bl	401510 <fileno@plt>
  403050:	mov	w3, w19
  403054:	mov	x2, #0x0                   	// #0
  403058:	ldr	x19, [sp, #16]
  40305c:	mov	x1, #0x0                   	// #0
  403060:	ldp	x29, x30, [sp], #32
  403064:	b	401620 <posix_fadvise@plt>
  403068:	ret
  40306c:	nop
  403070:	stp	x29, x30, [sp, #-160]!
  403074:	mov	x29, sp
  403078:	stp	x27, x28, [sp, #80]
  40307c:	ldr	x27, [x0]
  403080:	stp	x21, x22, [sp, #32]
  403084:	mov	x22, x6
  403088:	stp	x23, x24, [sp, #48]
  40308c:	mov	x24, x3
  403090:	stp	x25, x26, [sp, #64]
  403094:	mov	w25, w4
  403098:	str	w5, [sp, #108]
  40309c:	stp	x2, x0, [sp, #120]
  4030a0:	str	x1, [sp, #136]
  4030a4:	ldr	x21, [x1]
  4030a8:	cbz	x27, 403308 <ferror@plt+0x1b38>
  4030ac:	ldr	x0, [sp, #120]
  4030b0:	cmp	x21, x0
  4030b4:	b.cc	4032e0 <ferror@plt+0x1b10>  // b.lo, b.ul, b.last
  4030b8:	ldr	x0, [sp, #120]
  4030bc:	stp	x19, x20, [sp, #16]
  4030c0:	subs	x19, x21, x0
  4030c4:	cset	w1, eq  // eq = none
  4030c8:	cmp	x21, x24
  4030cc:	cset	w0, cs  // cs = hs, nlast
  4030d0:	tst	w1, w0
  4030d4:	b.ne	4031c8 <ferror@plt+0x19f8>  // b.any
  4030d8:	cmn	w25, #0x1
  4030dc:	b.eq	40332c <ferror@plt+0x1b5c>  // b.none
  4030e0:	ldr	w0, [sp, #108]
  4030e4:	cmn	w0, #0x1
  4030e8:	csel	w0, w0, w25, ne  // ne = any
  4030ec:	str	w0, [sp, #108]
  4030f0:	ldr	x0, [sp, #120]
  4030f4:	add	x20, x27, x0
  4030f8:	add	x1, sp, #0x98
  4030fc:	mov	x0, x22
  403100:	bl	405880 <ferror@plt+0x40b0>
  403104:	mov	x28, x0
  403108:	cbz	x0, 4031f4 <ferror@plt+0x1a24>
  40310c:	cmn	w25, #0x1
  403110:	ldr	x23, [sp, #152]
  403114:	b.ne	4032b4 <ferror@plt+0x1ae4>  // b.any
  403118:	add	x3, x23, #0x1
  40311c:	mov	w23, #0x0                   	// #0
  403120:	cmp	x19, x3
  403124:	ccmp	x21, x24, #0x2, cc  // cc = lo, ul, last
  403128:	b.cc	403238 <ferror@plt+0x1a68>  // b.lo, b.ul, b.last
  40312c:	cmp	x19, #0x1
  403130:	b.ls	403164 <ferror@plt+0x1994>  // b.plast
  403134:	ldr	x2, [sp, #152]
  403138:	sub	x0, x19, #0x1
  40313c:	cmp	x2, x0
  403140:	csel	x2, x2, x0, ls  // ls = plast
  403144:	cbz	x28, 4032ac <ferror@plt+0x1adc>
  403148:	mov	x1, x28
  40314c:	mov	x0, x20
  403150:	str	x2, [sp, #112]
  403154:	bl	401460 <memcpy@plt>
  403158:	ldr	x2, [sp, #112]
  40315c:	add	x20, x20, x2
  403160:	sub	x19, x19, x2
  403164:	cbz	x28, 403178 <ferror@plt+0x19a8>
  403168:	ldr	x1, [sp, #152]
  40316c:	mov	x0, x22
  403170:	bl	405a28 <ferror@plt+0x4258>
  403174:	cbnz	w0, 4031c8 <ferror@plt+0x19f8>
  403178:	cbz	w23, 4030f8 <ferror@plt+0x1928>
  40317c:	ldp	x0, x1, [sp, #120]
  403180:	strb	wzr, [x20]
  403184:	add	x0, x27, x0
  403188:	subs	x0, x20, x0
  40318c:	ldp	x19, x20, [sp, #16]
  403190:	str	x27, [x1]
  403194:	ldr	x1, [sp, #136]
  403198:	str	x21, [x1]
  40319c:	b.ne	4031dc <ferror@plt+0x1a0c>  // b.any
  4031a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4031a4:	b	4031dc <ferror@plt+0x1a0c>
  4031a8:	mov	x0, x22
  4031ac:	bl	4017b0 <__uflow@plt>
  4031b0:	mov	w26, w0
  4031b4:	cmn	w0, #0x1
  4031b8:	b.ne	40320c <ferror@plt+0x1a3c>  // b.any
  4031bc:	cmp	x20, x27
  4031c0:	b.ne	40317c <ferror@plt+0x19ac>  // b.any
  4031c4:	nop
  4031c8:	ldp	x0, x1, [sp, #128]
  4031cc:	ldp	x19, x20, [sp, #16]
  4031d0:	str	x27, [x0]
  4031d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4031d8:	str	x21, [x1]
  4031dc:	ldp	x21, x22, [sp, #32]
  4031e0:	ldp	x23, x24, [sp, #48]
  4031e4:	ldp	x25, x26, [sp, #64]
  4031e8:	ldp	x27, x28, [sp, #80]
  4031ec:	ldp	x29, x30, [sp], #160
  4031f0:	ret
  4031f4:	ldp	x0, x1, [x22, #8]
  4031f8:	cmp	x0, x1
  4031fc:	b.cs	4031a8 <ferror@plt+0x19d8>  // b.hs, b.nlast
  403200:	add	x1, x0, #0x1
  403204:	str	x1, [x22, #8]
  403208:	ldrb	w26, [x0]
  40320c:	ldr	w0, [sp, #108]
  403210:	cmp	w25, w26
  403214:	cset	w23, eq  // eq = none
  403218:	mov	x3, #0x2                   	// #2
  40321c:	cmp	w0, w26
  403220:	mov	x0, #0x1                   	// #1
  403224:	str	x0, [sp, #152]
  403228:	csinc	w23, w23, wzr, ne  // ne = any
  40322c:	cmp	x19, x3
  403230:	ccmp	x21, x24, #0x2, cc  // cc = lo, ul, last
  403234:	b.cs	40312c <ferror@plt+0x195c>  // b.hs, b.nlast
  403238:	cmp	x21, #0x3f
  40323c:	add	x2, x21, #0x40
  403240:	lsl	x1, x21, #1
  403244:	sub	x20, x20, x27
  403248:	csel	x1, x1, x2, hi  // hi = pmore
  40324c:	add	x0, x20, x3
  403250:	sub	x2, x1, x20
  403254:	cmp	x2, x3
  403258:	csel	x1, x0, x1, cc  // cc = lo, ul, last
  40325c:	cmp	x21, x1
  403260:	ldr	x0, [sp, #120]
  403264:	ccmp	x1, x24, #0x2, cc  // cc = lo, ul, last
  403268:	csel	x1, x1, x24, ls  // ls = plast
  40326c:	cmp	x1, x0
  403270:	b.pl	403284 <ferror@plt+0x1ab4>  // b.nfrst
  403274:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  403278:	add	x1, x0, x1
  40327c:	cmp	x21, x1
  403280:	b.eq	4031c8 <ferror@plt+0x19f8>  // b.none
  403284:	mov	x0, x27
  403288:	str	x1, [sp, #112]
  40328c:	bl	4015d0 <realloc@plt>
  403290:	ldr	x1, [sp, #112]
  403294:	sub	x19, x1, x20
  403298:	cbz	x0, 4031c8 <ferror@plt+0x19f8>
  40329c:	add	x20, x0, x20
  4032a0:	mov	x21, x1
  4032a4:	mov	x27, x0
  4032a8:	b	40312c <ferror@plt+0x195c>
  4032ac:	strb	w26, [x20]
  4032b0:	b	40315c <ferror@plt+0x198c>
  4032b4:	ldr	w2, [sp, #108]
  4032b8:	mov	x3, x23
  4032bc:	mov	w1, w25
  4032c0:	bl	403338 <ferror@plt+0x1b68>
  4032c4:	cbz	x0, 403118 <ferror@plt+0x1948>
  4032c8:	sub	x3, x0, x28
  4032cc:	mov	w23, #0x1                   	// #1
  4032d0:	add	x0, x3, #0x1
  4032d4:	add	x3, x3, #0x2
  4032d8:	str	x0, [sp, #152]
  4032dc:	b	403120 <ferror@plt+0x1950>
  4032e0:	ldp	x0, x1, [sp, #128]
  4032e4:	str	x27, [x0]
  4032e8:	ldp	x23, x24, [sp, #48]
  4032ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4032f0:	ldp	x25, x26, [sp, #64]
  4032f4:	str	x21, [x1]
  4032f8:	ldp	x21, x22, [sp, #32]
  4032fc:	ldp	x27, x28, [sp, #80]
  403300:	ldp	x29, x30, [sp], #160
  403304:	ret
  403308:	cmp	x3, #0x40
  40330c:	mov	x21, #0x40                  	// #64
  403310:	csel	x21, x3, x21, ls  // ls = plast
  403314:	mov	x0, x21
  403318:	bl	401550 <malloc@plt>
  40331c:	mov	x27, x0
  403320:	cbnz	x0, 4030ac <ferror@plt+0x18dc>
  403324:	mov	x0, #0xffffffffffffffff    	// #-1
  403328:	b	4031dc <ferror@plt+0x1a0c>
  40332c:	ldr	w25, [sp, #108]
  403330:	b	4030f0 <ferror@plt+0x1920>
  403334:	nop
  403338:	and	w5, w2, #0xff
  40333c:	and	w6, w1, #0xff
  403340:	cmp	w5, w1, uxtb
  403344:	b.eq	403438 <ferror@plt+0x1c68>  // b.none
  403348:	cbz	x3, 403450 <ferror@plt+0x1c80>
  40334c:	tst	x0, #0x7
  403350:	add	x4, x0, x3
  403354:	b.ne	403374 <ferror@plt+0x1ba4>  // b.any
  403358:	b	40338c <ferror@plt+0x1bbc>
  40335c:	add	x0, x0, #0x1
  403360:	cmp	x0, x4
  403364:	sub	x3, x4, x0
  403368:	b.eq	403388 <ferror@plt+0x1bb8>  // b.none
  40336c:	tst	x0, #0x7
  403370:	b.eq	40338c <ferror@plt+0x1bbc>  // b.none
  403374:	ldrb	w3, [x0]
  403378:	cmp	w3, w5
  40337c:	ccmp	w3, w6, #0x4, ne  // ne = any
  403380:	b.ne	40335c <ferror@plt+0x1b8c>  // b.any
  403384:	ret
  403388:	mov	x3, #0x0                   	// #0
  40338c:	ubfiz	w4, w1, #8, #8
  403390:	ubfiz	w7, w2, #8, #8
  403394:	and	w1, w1, #0xff
  403398:	and	w2, w2, #0xff
  40339c:	orr	w1, w4, w1
  4033a0:	orr	w2, w7, w2
  4033a4:	cmp	x3, #0x7
  4033a8:	sxtw	x8, w1
  4033ac:	sbfiz	x4, x1, #16, #32
  4033b0:	sbfiz	x7, x2, #16, #32
  4033b4:	sxtw	x1, w2
  4033b8:	orr	x4, x4, x8
  4033bc:	orr	x7, x7, x1
  4033c0:	orr	x4, x4, x4, lsl #32
  4033c4:	orr	x7, x7, x7, lsl #32
  4033c8:	b.ls	403444 <ferror@plt+0x1c74>  // b.plast
  4033cc:	mov	x8, #0xfefefefefefefefe    	// #-72340172838076674
  4033d0:	movk	x8, #0xfeff
  4033d4:	b	4033e8 <ferror@plt+0x1c18>
  4033d8:	sub	x3, x3, #0x8
  4033dc:	add	x0, x0, #0x8
  4033e0:	cmp	x3, #0x7
  4033e4:	b.ls	403444 <ferror@plt+0x1c74>  // b.plast
  4033e8:	ldr	x1, [x0]
  4033ec:	eor	x2, x1, x4
  4033f0:	eor	x1, x1, x7
  4033f4:	add	x10, x2, x8
  4033f8:	add	x9, x1, x8
  4033fc:	bic	x2, x10, x2
  403400:	bic	x1, x9, x1
  403404:	orr	x1, x2, x1
  403408:	tst	x1, #0x8080808080808080
  40340c:	b.eq	4033d8 <ferror@plt+0x1c08>  // b.none
  403410:	add	x3, x0, x3
  403414:	b	403424 <ferror@plt+0x1c54>
  403418:	add	x0, x0, #0x1
  40341c:	cmp	x0, x3
  403420:	b.eq	403448 <ferror@plt+0x1c78>  // b.none
  403424:	ldrb	w1, [x0]
  403428:	cmp	w1, w6
  40342c:	ccmp	w1, w5, #0x4, ne  // ne = any
  403430:	b.ne	403418 <ferror@plt+0x1c48>  // b.any
  403434:	b	403384 <ferror@plt+0x1bb4>
  403438:	mov	x2, x3
  40343c:	and	w1, w1, #0xff
  403440:	b	401740 <memchr@plt>
  403444:	cbnz	x3, 403410 <ferror@plt+0x1c40>
  403448:	mov	x0, #0x0                   	// #0
  40344c:	ret
  403450:	mov	x3, #0x0                   	// #0
  403454:	b	40338c <ferror@plt+0x1bbc>
  403458:	stp	x29, x30, [sp, #-48]!
  40345c:	mov	x29, sp
  403460:	stp	x19, x20, [sp, #16]
  403464:	cbz	x0, 40353c <ferror@plt+0x1d6c>
  403468:	mov	x19, x0
  40346c:	mov	w1, #0x2f                  	// #47
  403470:	bl	4015f0 <strrchr@plt>
  403474:	mov	x20, x0
  403478:	cbz	x0, 4034dc <ferror@plt+0x1d0c>
  40347c:	str	x21, [sp, #32]
  403480:	add	x21, x0, #0x1
  403484:	sub	x0, x21, x19
  403488:	cmp	x0, #0x6
  40348c:	b.le	4034f8 <ferror@plt+0x1d28>
  403490:	adrp	x1, 406000 <ferror@plt+0x4830>
  403494:	sub	x0, x20, #0x6
  403498:	add	x1, x1, #0xb80
  40349c:	mov	x2, #0x7                   	// #7
  4034a0:	bl	401560 <strncmp@plt>
  4034a4:	cbnz	w0, 4034f8 <ferror@plt+0x1d28>
  4034a8:	ldrb	w0, [x20, #1]
  4034ac:	cmp	w0, #0x6c
  4034b0:	b.ne	403518 <ferror@plt+0x1d48>  // b.any
  4034b4:	ldrb	w0, [x21, #1]
  4034b8:	cmp	w0, #0x74
  4034bc:	b.ne	403518 <ferror@plt+0x1d48>  // b.any
  4034c0:	ldrb	w0, [x21, #2]
  4034c4:	cmp	w0, #0x2d
  4034c8:	b.ne	403518 <ferror@plt+0x1d48>  // b.any
  4034cc:	adrp	x0, 419000 <ferror@plt+0x17830>
  4034d0:	add	x19, x20, #0x4
  4034d4:	ldr	x21, [sp, #32]
  4034d8:	str	x19, [x0, #632]
  4034dc:	adrp	x1, 419000 <ferror@plt+0x17830>
  4034e0:	adrp	x0, 419000 <ferror@plt+0x17830>
  4034e4:	str	x19, [x1, #760]
  4034e8:	str	x19, [x0, #584]
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldp	x29, x30, [sp], #48
  4034f4:	ret
  4034f8:	adrp	x1, 419000 <ferror@plt+0x17830>
  4034fc:	adrp	x0, 419000 <ferror@plt+0x17830>
  403500:	ldr	x21, [sp, #32]
  403504:	str	x19, [x1, #760]
  403508:	str	x19, [x0, #584]
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldp	x29, x30, [sp], #48
  403514:	ret
  403518:	adrp	x1, 419000 <ferror@plt+0x17830>
  40351c:	adrp	x0, 419000 <ferror@plt+0x17830>
  403520:	mov	x19, x21
  403524:	str	x19, [x1, #760]
  403528:	str	x19, [x0, #584]
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldr	x21, [sp, #32]
  403534:	ldp	x29, x30, [sp], #48
  403538:	ret
  40353c:	adrp	x3, 419000 <ferror@plt+0x17830>
  403540:	mov	x2, #0x37                  	// #55
  403544:	mov	x1, #0x1                   	// #1
  403548:	adrp	x0, 406000 <ferror@plt+0x4830>
  40354c:	ldr	x3, [x3, #592]
  403550:	add	x0, x0, #0xb48
  403554:	str	x21, [sp, #32]
  403558:	bl	401710 <fwrite@plt>
  40355c:	bl	401610 <abort@plt>
  403560:	stp	xzr, xzr, [x8]
  403564:	cmp	w0, #0xa
  403568:	stp	xzr, xzr, [x8, #16]
  40356c:	stp	xzr, xzr, [x8, #32]
  403570:	str	xzr, [x8, #48]
  403574:	b.eq	403580 <ferror@plt+0x1db0>  // b.none
  403578:	str	w0, [x8]
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-16]!
  403584:	mov	x29, sp
  403588:	bl	401610 <abort@plt>
  40358c:	nop
  403590:	stp	x29, x30, [sp, #-48]!
  403594:	mov	w2, #0x5                   	// #5
  403598:	mov	x29, sp
  40359c:	stp	x19, x20, [sp, #16]
  4035a0:	mov	x20, x0
  4035a4:	str	x21, [sp, #32]
  4035a8:	mov	w21, w1
  4035ac:	mov	x1, x0
  4035b0:	mov	x0, #0x0                   	// #0
  4035b4:	bl	401750 <dcgettext@plt>
  4035b8:	mov	x19, x0
  4035bc:	cmp	x20, x0
  4035c0:	b.eq	4035d8 <ferror@plt+0x1e08>  // b.none
  4035c4:	mov	x0, x19
  4035c8:	ldp	x19, x20, [sp, #16]
  4035cc:	ldr	x21, [sp, #32]
  4035d0:	ldp	x29, x30, [sp], #48
  4035d4:	ret
  4035d8:	bl	405c08 <ferror@plt+0x4438>
  4035dc:	ldrb	w1, [x0]
  4035e0:	and	w1, w1, #0xffffffdf
  4035e4:	cmp	w1, #0x55
  4035e8:	b.ne	40364c <ferror@plt+0x1e7c>  // b.any
  4035ec:	ldrb	w1, [x0, #1]
  4035f0:	and	w1, w1, #0xffffffdf
  4035f4:	cmp	w1, #0x54
  4035f8:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  4035fc:	ldrb	w1, [x0, #2]
  403600:	and	w1, w1, #0xffffffdf
  403604:	cmp	w1, #0x46
  403608:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  40360c:	ldrb	w1, [x0, #3]
  403610:	cmp	w1, #0x2d
  403614:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403618:	ldrb	w1, [x0, #4]
  40361c:	cmp	w1, #0x38
  403620:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403624:	ldrb	w0, [x0, #5]
  403628:	cbnz	w0, 4036c8 <ferror@plt+0x1ef8>
  40362c:	ldrb	w1, [x19]
  403630:	adrp	x0, 406000 <ferror@plt+0x4830>
  403634:	adrp	x19, 406000 <ferror@plt+0x4830>
  403638:	add	x0, x0, #0xb90
  40363c:	cmp	w1, #0x60
  403640:	add	x19, x19, #0xba8
  403644:	csel	x19, x19, x0, eq  // eq = none
  403648:	b	4035c4 <ferror@plt+0x1df4>
  40364c:	cmp	w1, #0x47
  403650:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403654:	ldrb	w1, [x0, #1]
  403658:	and	w1, w1, #0xffffffdf
  40365c:	cmp	w1, #0x42
  403660:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403664:	ldrb	w1, [x0, #2]
  403668:	cmp	w1, #0x31
  40366c:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403670:	ldrb	w1, [x0, #3]
  403674:	cmp	w1, #0x38
  403678:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  40367c:	ldrb	w1, [x0, #4]
  403680:	cmp	w1, #0x30
  403684:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403688:	ldrb	w1, [x0, #5]
  40368c:	cmp	w1, #0x33
  403690:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  403694:	ldrb	w1, [x0, #6]
  403698:	cmp	w1, #0x30
  40369c:	b.ne	4036c8 <ferror@plt+0x1ef8>  // b.any
  4036a0:	ldrb	w0, [x0, #7]
  4036a4:	cbnz	w0, 4036c8 <ferror@plt+0x1ef8>
  4036a8:	ldrb	w1, [x19]
  4036ac:	adrp	x0, 406000 <ferror@plt+0x4830>
  4036b0:	adrp	x19, 406000 <ferror@plt+0x4830>
  4036b4:	add	x0, x0, #0xb98
  4036b8:	cmp	w1, #0x60
  4036bc:	add	x19, x19, #0xba0
  4036c0:	csel	x19, x19, x0, eq  // eq = none
  4036c4:	b	4035c4 <ferror@plt+0x1df4>
  4036c8:	cmp	w21, #0x9
  4036cc:	adrp	x0, 406000 <ferror@plt+0x4830>
  4036d0:	adrp	x19, 406000 <ferror@plt+0x4830>
  4036d4:	add	x0, x0, #0xbb0
  4036d8:	add	x19, x19, #0xb88
  4036dc:	csel	x19, x19, x0, eq  // eq = none
  4036e0:	mov	x0, x19
  4036e4:	ldp	x19, x20, [sp, #16]
  4036e8:	ldr	x21, [sp, #32]
  4036ec:	ldp	x29, x30, [sp], #48
  4036f0:	ret
  4036f4:	nop
  4036f8:	sub	sp, sp, #0xf0
  4036fc:	stp	x29, x30, [sp, #16]
  403700:	add	x29, sp, #0x10
  403704:	stp	x19, x20, [sp, #32]
  403708:	mov	w19, w5
  40370c:	and	w20, w5, #0x2
  403710:	stp	x21, x22, [sp, #48]
  403714:	stp	x23, x24, [sp, #64]
  403718:	mov	x23, x1
  40371c:	stp	x25, x26, [sp, #80]
  403720:	mov	w26, w4
  403724:	mov	x25, x3
  403728:	stp	x27, x28, [sp, #96]
  40372c:	mov	x28, x0
  403730:	mov	x27, x2
  403734:	str	x6, [sp, #112]
  403738:	str	w5, [sp, #200]
  40373c:	str	x7, [sp, #208]
  403740:	bl	4016e0 <__ctype_get_mb_cur_max@plt>
  403744:	mov	x1, x19
  403748:	str	x0, [sp, #192]
  40374c:	cmp	w26, #0x4
  403750:	ubfx	x11, x1, #1, #1
  403754:	ldr	x6, [sp, #112]
  403758:	b.eq	4043f0 <ferror@plt+0x2c20>  // b.none
  40375c:	b.ls	4037c4 <ferror@plt+0x1ff4>  // b.plast
  403760:	cmp	w26, #0x7
  403764:	b.eq	404280 <ferror@plt+0x2ab0>  // b.none
  403768:	b.ls	403eec <ferror@plt+0x271c>  // b.plast
  40376c:	sub	w0, w26, #0x8
  403770:	cmp	w0, #0x2
  403774:	b.hi	40470c <ferror@plt+0x2f3c>  // b.pmore
  403778:	cmp	w26, #0xa
  40377c:	b.ne	4042f4 <ferror@plt+0x2b24>  // b.any
  403780:	mov	x19, #0x0                   	// #0
  403784:	cbz	w20, 40456c <ferror@plt+0x2d9c>
  403788:	ldr	x0, [sp, #240]
  40378c:	str	w11, [sp, #136]
  403790:	str	x6, [sp, #144]
  403794:	bl	4014a0 <strlen@plt>
  403798:	mov	x12, x0
  40379c:	ldr	x0, [sp, #240]
  4037a0:	mov	w10, #0x1                   	// #1
  4037a4:	ldr	w11, [sp, #136]
  4037a8:	mov	w5, w10
  4037ac:	mov	w7, #0x0                   	// #0
  4037b0:	str	x0, [sp, #112]
  4037b4:	str	wzr, [sp, #120]
  4037b8:	str	xzr, [sp, #128]
  4037bc:	ldr	x6, [sp, #144]
  4037c0:	b	403808 <ferror@plt+0x2038>
  4037c4:	cmp	w26, #0x1
  4037c8:	b.eq	40424c <ferror@plt+0x2a7c>  // b.none
  4037cc:	b.ls	403ec0 <ferror@plt+0x26f0>  // b.plast
  4037d0:	cmp	w26, #0x2
  4037d4:	b.eq	404414 <ferror@plt+0x2c44>  // b.none
  4037d8:	mov	w10, #0x1                   	// #1
  4037dc:	adrp	x26, 406000 <ferror@plt+0x4830>
  4037e0:	mov	w11, w10
  4037e4:	mov	w5, w10
  4037e8:	add	x0, x26, #0xbb0
  4037ec:	mov	w7, #0x0                   	// #0
  4037f0:	mov	x12, #0x1                   	// #1
  4037f4:	mov	x19, #0x0                   	// #0
  4037f8:	mov	w26, #0x2                   	// #2
  4037fc:	str	x0, [sp, #112]
  403800:	str	wzr, [sp, #120]
  403804:	str	xzr, [sp, #128]
  403808:	mov	w22, w5
  40380c:	mov	w24, w7
  403810:	mov	x20, #0x0                   	// #0
  403814:	nop
  403818:	cmp	x25, x20
  40381c:	cset	w21, ne  // ne = any
  403820:	cmn	x25, #0x1
  403824:	b.eq	4038f4 <ferror@plt+0x2124>  // b.none
  403828:	cbz	w21, 403904 <ferror@plt+0x2134>
  40382c:	cmp	w26, #0x2
  403830:	add	x3, x27, x20
  403834:	cset	w5, ne  // ne = any
  403838:	ands	w5, w22, w5
  40383c:	b.eq	403e0c <ferror@plt+0x263c>  // b.none
  403840:	cbz	x12, 403b00 <ferror@plt+0x2330>
  403844:	cmp	x12, #0x1
  403848:	add	x1, x20, x12
  40384c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403850:	b.ne	403888 <ferror@plt+0x20b8>  // b.any
  403854:	mov	x0, x27
  403858:	str	x1, [sp, #136]
  40385c:	str	w5, [sp, #144]
  403860:	stp	x3, x12, [sp, #152]
  403864:	stp	w11, w10, [sp, #172]
  403868:	str	x6, [sp, #184]
  40386c:	bl	4014a0 <strlen@plt>
  403870:	ldp	x3, x12, [sp, #152]
  403874:	mov	x25, x0
  403878:	ldr	w5, [sp, #144]
  40387c:	ldp	w11, w10, [sp, #172]
  403880:	ldr	x1, [sp, #136]
  403884:	ldr	x6, [sp, #184]
  403888:	cmp	x1, x25
  40388c:	b.hi	403b00 <ferror@plt+0x2330>  // b.pmore
  403890:	ldr	x1, [sp, #112]
  403894:	mov	x2, x12
  403898:	mov	x0, x3
  40389c:	stp	x3, x12, [sp, #136]
  4038a0:	str	w5, [sp, #152]
  4038a4:	str	w11, [sp, #160]
  4038a8:	str	w10, [sp, #172]
  4038ac:	str	x6, [sp, #176]
  4038b0:	bl	401650 <memcmp@plt>
  4038b4:	ldr	w5, [sp, #152]
  4038b8:	ldr	w11, [sp, #160]
  4038bc:	ldr	w10, [sp, #172]
  4038c0:	ldp	x3, x12, [sp, #136]
  4038c4:	ldr	x6, [sp, #176]
  4038c8:	cbnz	w0, 403b00 <ferror@plt+0x2330>
  4038cc:	cbnz	w11, 403bf8 <ferror@plt+0x2428>
  4038d0:	ldrb	w4, [x3]
  4038d4:	cmp	w4, #0x7e
  4038d8:	b.hi	403b10 <ferror@plt+0x2340>  // b.pmore
  4038dc:	adrp	x0, 406000 <ferror@plt+0x4830>
  4038e0:	add	x0, x0, #0xc28
  4038e4:	ldrh	w0, [x0, w4, uxtw #1]
  4038e8:	adr	x1, 4038f4 <ferror@plt+0x2124>
  4038ec:	add	x0, x1, w0, sxth #2
  4038f0:	br	x0
  4038f4:	ldrb	w0, [x27, x20]
  4038f8:	cmp	w0, #0x0
  4038fc:	cset	w21, ne  // ne = any
  403900:	cbnz	w21, 40382c <ferror@plt+0x205c>
  403904:	cmp	w26, #0x2
  403908:	mov	w5, w22
  40390c:	cset	w0, eq  // eq = none
  403910:	mov	w7, w24
  403914:	cmp	w0, #0x0
  403918:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40391c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  403920:	b.eq	4046b4 <ferror@plt+0x2ee4>  // b.none
  403924:	eor	w11, w11, #0x1
  403928:	ands	w0, w0, w11
  40392c:	b.eq	404614 <ferror@plt+0x2e44>  // b.none
  403930:	ldr	w1, [sp, #120]
  403934:	cbz	w1, 404618 <ferror@plt+0x2e48>
  403938:	cbnz	w10, 404670 <ferror@plt+0x2ea0>
  40393c:	ldr	x2, [sp, #128]
  403940:	cmp	x23, #0x0
  403944:	cset	w0, eq  // eq = none
  403948:	cmp	x2, #0x0
  40394c:	mov	x1, x2
  403950:	csel	w0, w0, wzr, ne  // ne = any
  403954:	cbz	w0, 4046a0 <ferror@plt+0x2ed0>
  403958:	adrp	x26, 406000 <ferror@plt+0x4830>
  40395c:	mov	x12, #0x1                   	// #1
  403960:	mov	w11, #0x0                   	// #0
  403964:	mov	x19, x12
  403968:	str	w0, [sp, #120]
  40396c:	mov	w0, #0x27                  	// #39
  403970:	strb	w0, [x28]
  403974:	ldr	x23, [sp, #128]
  403978:	str	x1, [sp, #128]
  40397c:	add	x1, x26, #0xbb0
  403980:	mov	w26, #0x2                   	// #2
  403984:	str	x1, [sp, #112]
  403988:	b	403808 <ferror@plt+0x2038>
  40398c:	mov	w0, w5
  403990:	mov	w21, w5
  403994:	mov	w5, w0
  403998:	mov	w1, #0x0                   	// #0
  40399c:	nop
  4039a0:	cbz	x6, 403ab8 <ferror@plt+0x22e8>
  4039a4:	ubfx	x0, x4, #5, #8
  4039a8:	ldr	w0, [x6, x0, lsl #2]
  4039ac:	lsr	w0, w0, w4
  4039b0:	tbz	w0, #0, 403ab8 <ferror@plt+0x22e8>
  4039b4:	cmp	w26, #0x2
  4039b8:	cset	w0, eq  // eq = none
  4039bc:	cbnz	w11, 403d38 <ferror@plt+0x2568>
  4039c0:	eor	w1, w24, #0x1
  4039c4:	ands	w0, w0, w1
  4039c8:	b.eq	403a0c <ferror@plt+0x223c>  // b.none
  4039cc:	cmp	x23, x19
  4039d0:	b.ls	4039dc <ferror@plt+0x220c>  // b.plast
  4039d4:	mov	w1, #0x27                  	// #39
  4039d8:	strb	w1, [x28, x19]
  4039dc:	add	x1, x19, #0x1
  4039e0:	cmp	x23, x1
  4039e4:	b.ls	4039f0 <ferror@plt+0x2220>  // b.plast
  4039e8:	mov	w2, #0x24                  	// #36
  4039ec:	strb	w2, [x28, x1]
  4039f0:	add	x1, x19, #0x2
  4039f4:	cmp	x23, x1
  4039f8:	b.ls	403a04 <ferror@plt+0x2234>  // b.plast
  4039fc:	mov	w2, #0x27                  	// #39
  403a00:	strb	w2, [x28, x1]
  403a04:	add	x19, x19, #0x3
  403a08:	mov	w24, w0
  403a0c:	cmp	x19, x23
  403a10:	b.cs	403a1c <ferror@plt+0x224c>  // b.hs, b.nlast
  403a14:	mov	w0, #0x5c                  	// #92
  403a18:	strb	w0, [x28, x19]
  403a1c:	add	x19, x19, #0x1
  403a20:	add	x20, x20, #0x1
  403a24:	cmp	x19, x23
  403a28:	b.cs	403a30 <ferror@plt+0x2260>  // b.hs, b.nlast
  403a2c:	strb	w4, [x28, x19]
  403a30:	cmp	w21, #0x0
  403a34:	add	x19, x19, #0x1
  403a38:	csel	w10, w10, wzr, ne  // ne = any
  403a3c:	b	403818 <ferror@plt+0x2048>
  403a40:	cbnz	w11, 40465c <ferror@plt+0x2e8c>
  403a44:	ldr	x1, [sp, #128]
  403a48:	cmp	x23, #0x0
  403a4c:	mov	x0, #0x0                   	// #0
  403a50:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403a54:	b.eq	403a98 <ferror@plt+0x22c8>  // b.none
  403a58:	cmp	x23, x19
  403a5c:	b.ls	403a68 <ferror@plt+0x2298>  // b.plast
  403a60:	mov	w0, #0x27                  	// #39
  403a64:	strb	w0, [x28, x19]
  403a68:	add	x0, x19, #0x1
  403a6c:	cmp	x23, x0
  403a70:	b.ls	403a7c <ferror@plt+0x22ac>  // b.plast
  403a74:	mov	w1, #0x5c                  	// #92
  403a78:	strb	w1, [x28, x0]
  403a7c:	add	x1, x19, #0x2
  403a80:	mov	x0, x23
  403a84:	cmp	x23, x1
  403a88:	b.ls	4046ec <ferror@plt+0x2f1c>  // b.plast
  403a8c:	ldr	x23, [sp, #128]
  403a90:	mov	w2, #0x27                  	// #39
  403a94:	strb	w2, [x28, x1]
  403a98:	add	x19, x19, #0x3
  403a9c:	str	x23, [sp, #128]
  403aa0:	mov	x23, x0
  403aa4:	mov	w1, #0x0                   	// #0
  403aa8:	mov	w24, #0x0                   	// #0
  403aac:	mov	w4, #0x27                  	// #39
  403ab0:	str	w21, [sp, #120]
  403ab4:	nop
  403ab8:	cbnz	w5, 4039b4 <ferror@plt+0x21e4>
  403abc:	eor	w1, w1, #0x1
  403ac0:	add	x20, x20, #0x1
  403ac4:	and	w1, w24, w1
  403ac8:	and	w1, w1, #0xff
  403acc:	cbz	w1, 403a24 <ferror@plt+0x2254>
  403ad0:	cmp	x23, x19
  403ad4:	b.ls	403ae0 <ferror@plt+0x2310>  // b.plast
  403ad8:	mov	w0, #0x27                  	// #39
  403adc:	strb	w0, [x28, x19]
  403ae0:	add	x0, x19, #0x1
  403ae4:	cmp	x23, x0
  403ae8:	b.ls	403af4 <ferror@plt+0x2324>  // b.plast
  403aec:	mov	w1, #0x27                  	// #39
  403af0:	strb	w1, [x28, x0]
  403af4:	add	x19, x19, #0x2
  403af8:	mov	w24, #0x0                   	// #0
  403afc:	b	403a24 <ferror@plt+0x2254>
  403b00:	ldrb	w4, [x3]
  403b04:	cmp	w4, #0x7e
  403b08:	b.ls	403e94 <ferror@plt+0x26c4>  // b.plast
  403b0c:	mov	w5, #0x0                   	// #0
  403b10:	ldr	x0, [sp, #192]
  403b14:	cmp	x0, #0x1
  403b18:	b.ne	403fc0 <ferror@plt+0x27f0>  // b.any
  403b1c:	str	w4, [sp, #136]
  403b20:	str	w5, [sp, #144]
  403b24:	str	x12, [sp, #152]
  403b28:	str	w11, [sp, #160]
  403b2c:	str	w10, [sp, #172]
  403b30:	str	x6, [sp, #176]
  403b34:	bl	4016a0 <__ctype_b_loc@plt>
  403b38:	ldr	w4, [sp, #136]
  403b3c:	ldr	x0, [x0]
  403b40:	ldr	w5, [sp, #144]
  403b44:	ldr	w11, [sp, #160]
  403b48:	ldrh	w21, [x0, w4, uxtw #1]
  403b4c:	ldr	w10, [sp, #172]
  403b50:	ands	w0, w21, #0x4000
  403b54:	cset	w2, eq  // eq = none
  403b58:	ubfx	x21, x21, #14, #1
  403b5c:	ldr	x12, [sp, #152]
  403b60:	and	w2, w22, w2
  403b64:	ldr	x6, [sp, #176]
  403b68:	ldr	x8, [sp, #192]
  403b6c:	cbnz	w2, 4043d4 <ferror@plt+0x2c04>
  403b70:	cmp	w26, #0x2
  403b74:	cset	w1, eq  // eq = none
  403b78:	eor	w0, w22, #0x1
  403b7c:	orr	w1, w1, w0
  403b80:	cbz	w1, 4039a0 <ferror@plt+0x21d0>
  403b84:	mov	w1, #0x0                   	// #0
  403b88:	cbnz	w11, 4039a0 <ferror@plt+0x21d0>
  403b8c:	nop
  403b90:	cbnz	w5, 4039b4 <ferror@plt+0x21e4>
  403b94:	b	403abc <ferror@plt+0x22ec>
  403b98:	mov	w5, #0x0                   	// #0
  403b9c:	cmp	x25, #0x1
  403ba0:	cset	w0, ne  // ne = any
  403ba4:	cmn	x25, #0x1
  403ba8:	b.ne	403bb8 <ferror@plt+0x23e8>  // b.any
  403bac:	ldrb	w0, [x27, #1]
  403bb0:	cmp	w0, #0x0
  403bb4:	cset	w0, ne  // ne = any
  403bb8:	cmp	w26, #0x2
  403bbc:	cset	w1, eq  // eq = none
  403bc0:	cbz	w0, 403bd4 <ferror@plt+0x2404>
  403bc4:	mov	w21, #0x0                   	// #0
  403bc8:	b	403b78 <ferror@plt+0x23a8>
  403bcc:	cmp	w26, #0x2
  403bd0:	cset	w1, eq  // eq = none
  403bd4:	cbnz	x20, 403bc4 <ferror@plt+0x23f4>
  403bd8:	cmp	w11, #0x0
  403bdc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403be0:	b.eq	403b78 <ferror@plt+0x23a8>  // b.none
  403be4:	mov	w5, w22
  403be8:	mov	w26, #0x2                   	// #2
  403bec:	cmp	w5, #0x0
  403bf0:	mov	w0, #0x4                   	// #4
  403bf4:	csel	w26, w26, w0, eq  // eq = none
  403bf8:	ldr	x7, [sp, #208]
  403bfc:	mov	w4, w26
  403c00:	ldr	x0, [sp, #240]
  403c04:	str	x0, [sp]
  403c08:	ldr	w0, [sp, #200]
  403c0c:	mov	x3, x25
  403c10:	mov	x2, x27
  403c14:	mov	x1, x23
  403c18:	and	w5, w0, #0xfffffffd
  403c1c:	mov	x6, #0x0                   	// #0
  403c20:	mov	x0, x28
  403c24:	bl	4036f8 <ferror@plt+0x1f28>
  403c28:	mov	x19, x0
  403c2c:	mov	x0, x19
  403c30:	ldp	x29, x30, [sp, #16]
  403c34:	ldp	x19, x20, [sp, #32]
  403c38:	ldp	x21, x22, [sp, #48]
  403c3c:	ldp	x23, x24, [sp, #64]
  403c40:	ldp	x25, x26, [sp, #80]
  403c44:	ldp	x27, x28, [sp, #96]
  403c48:	add	sp, sp, #0xf0
  403c4c:	ret
  403c50:	mov	w5, #0x0                   	// #0
  403c54:	cmp	w26, #0x2
  403c58:	b.eq	403f90 <ferror@plt+0x27c0>  // b.none
  403c5c:	cmp	w22, #0x0
  403c60:	mov	w4, #0x5c                  	// #92
  403c64:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403c68:	mov	w0, w4
  403c6c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  403c70:	b.ne	4042c0 <ferror@plt+0x2af0>  // b.any
  403c74:	cbnz	w22, 404330 <ferror@plt+0x2b60>
  403c78:	mov	w21, #0x0                   	// #0
  403c7c:	mov	w1, #0x0                   	// #0
  403c80:	cbnz	w11, 4039a0 <ferror@plt+0x21d0>
  403c84:	b	403b90 <ferror@plt+0x23c0>
  403c88:	mov	w5, #0x0                   	// #0
  403c8c:	cmp	w26, #0x2
  403c90:	b.eq	403fa8 <ferror@plt+0x27d8>  // b.none
  403c94:	cmp	w26, #0x5
  403c98:	b.ne	403cc0 <ferror@plt+0x24f0>  // b.any
  403c9c:	ldr	x0, [sp, #200]
  403ca0:	tbz	w0, #2, 403cc0 <ferror@plt+0x24f0>
  403ca4:	add	x7, x20, #0x2
  403ca8:	cmp	x7, x25
  403cac:	b.cs	403cc0 <ferror@plt+0x24f0>  // b.hs, b.nlast
  403cb0:	ldrb	w4, [x3, #1]
  403cb4:	cmp	w4, #0x3f
  403cb8:	b.eq	40449c <ferror@plt+0x2ccc>  // b.none
  403cbc:	nop
  403cc0:	mov	w1, #0x0                   	// #0
  403cc4:	mov	w21, #0x0                   	// #0
  403cc8:	mov	w4, #0x3f                  	// #63
  403ccc:	b	403b78 <ferror@plt+0x23a8>
  403cd0:	mov	w5, #0x0                   	// #0
  403cd4:	cmp	w26, #0x2
  403cd8:	b.eq	403a40 <ferror@plt+0x2270>  // b.none
  403cdc:	mov	w1, #0x0                   	// #0
  403ce0:	mov	w4, #0x27                  	// #39
  403ce4:	str	w21, [sp, #120]
  403ce8:	b	403b78 <ferror@plt+0x23a8>
  403cec:	mov	w0, #0x74                  	// #116
  403cf0:	cmp	w11, #0x0
  403cf4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403cf8:	b.eq	403be4 <ferror@plt+0x2414>  // b.none
  403cfc:	cbz	w22, 403c78 <ferror@plt+0x24a8>
  403d00:	b	404330 <ferror@plt+0x2b60>
  403d04:	mov	w4, #0x62                  	// #98
  403d08:	cmp	w26, #0x2
  403d0c:	cset	w0, eq  // eq = none
  403d10:	cbnz	w11, 403d38 <ferror@plt+0x2568>
  403d14:	mov	w21, #0x0                   	// #0
  403d18:	b	403a0c <ferror@plt+0x223c>
  403d1c:	mov	w4, #0x66                  	// #102
  403d20:	b	403d08 <ferror@plt+0x2538>
  403d24:	mov	w4, #0x6e                  	// #110
  403d28:	mov	w21, #0x0                   	// #0
  403d2c:	cmp	w26, #0x2
  403d30:	cset	w0, eq  // eq = none
  403d34:	cbz	w11, 4039c0 <ferror@plt+0x21f0>
  403d38:	and	w5, w22, w0
  403d3c:	b	403bec <ferror@plt+0x241c>
  403d40:	mov	w4, #0x72                  	// #114
  403d44:	mov	w21, #0x0                   	// #0
  403d48:	b	403d2c <ferror@plt+0x255c>
  403d4c:	mov	w4, #0x61                  	// #97
  403d50:	b	403d08 <ferror@plt+0x2538>
  403d54:	cbnz	w11, 404664 <ferror@plt+0x2e94>
  403d58:	mov	w5, #0x0                   	// #0
  403d5c:	cmp	w26, #0x2
  403d60:	eor	w1, w24, #0x1
  403d64:	cset	w0, eq  // eq = none
  403d68:	ands	w1, w0, w1
  403d6c:	b.eq	403f70 <ferror@plt+0x27a0>  // b.none
  403d70:	cmp	x23, x19
  403d74:	b.ls	403d80 <ferror@plt+0x25b0>  // b.plast
  403d78:	mov	w2, #0x27                  	// #39
  403d7c:	strb	w2, [x28, x19]
  403d80:	add	x2, x19, #0x1
  403d84:	cmp	x23, x2
  403d88:	b.ls	403d94 <ferror@plt+0x25c4>  // b.plast
  403d8c:	mov	w3, #0x24                  	// #36
  403d90:	strb	w3, [x28, x2]
  403d94:	add	x2, x19, #0x2
  403d98:	cmp	x23, x2
  403d9c:	b.ls	403da8 <ferror@plt+0x25d8>  // b.plast
  403da0:	mov	w3, #0x27                  	// #39
  403da4:	strb	w3, [x28, x2]
  403da8:	add	x2, x19, #0x3
  403dac:	cmp	x23, x2
  403db0:	b.ls	4042a8 <ferror@plt+0x2ad8>  // b.plast
  403db4:	mov	w24, w1
  403db8:	mov	w1, #0x5c                  	// #92
  403dbc:	strb	w1, [x28, x2]
  403dc0:	cmp	w26, #0x2
  403dc4:	add	x19, x2, #0x1
  403dc8:	b.eq	404488 <ferror@plt+0x2cb8>  // b.none
  403dcc:	add	x1, x20, #0x1
  403dd0:	mov	w4, #0x30                  	// #48
  403dd4:	cmp	x1, x25
  403dd8:	b.cs	403df0 <ferror@plt+0x2620>  // b.hs, b.nlast
  403ddc:	ldrb	w1, [x27, x1]
  403de0:	sub	w1, w1, #0x30
  403de4:	and	w1, w1, #0xff
  403de8:	cmp	w1, #0x9
  403dec:	b.ls	40433c <ferror@plt+0x2b6c>  // b.plast
  403df0:	eor	w1, w22, #0x1
  403df4:	orr	w0, w0, w1
  403df8:	mov	w1, w21
  403dfc:	mov	w21, #0x0                   	// #0
  403e00:	cbz	w0, 4039a0 <ferror@plt+0x21d0>
  403e04:	cbnz	w5, 4039b4 <ferror@plt+0x21e4>
  403e08:	b	403abc <ferror@plt+0x22ec>
  403e0c:	ldrb	w4, [x27, x20]
  403e10:	cmp	w4, #0x7e
  403e14:	b.hi	403b10 <ferror@plt+0x2340>  // b.pmore
  403e18:	adrp	x0, 406000 <ferror@plt+0x4830>
  403e1c:	add	x0, x0, #0xd28
  403e20:	ldrh	w0, [x0, w4, uxtw #1]
  403e24:	adr	x1, 403e30 <ferror@plt+0x2660>
  403e28:	add	x0, x1, w0, sxth #2
  403e2c:	br	x0
  403e30:	cmp	w26, #0x2
  403e34:	mov	w21, #0x0                   	// #0
  403e38:	cset	w1, eq  // eq = none
  403e3c:	cmp	w11, #0x0
  403e40:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403e44:	b.eq	403b78 <ferror@plt+0x23a8>  // b.none
  403e48:	b	403be4 <ferror@plt+0x2414>
  403e4c:	cmp	w26, #0x2
  403e50:	cset	w1, eq  // eq = none
  403e54:	cmp	w11, #0x0
  403e58:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403e5c:	b.eq	403b78 <ferror@plt+0x23a8>  // b.none
  403e60:	b	403be4 <ferror@plt+0x2414>
  403e64:	cbnz	w22, 403d54 <ferror@plt+0x2584>
  403e68:	ldr	x0, [sp, #200]
  403e6c:	mov	w5, #0x0                   	// #0
  403e70:	tbz	w0, #0, 403c78 <ferror@plt+0x24a8>
  403e74:	add	x20, x20, #0x1
  403e78:	b	403818 <ferror@plt+0x2048>
  403e7c:	mov	w0, #0x66                  	// #102
  403e80:	cbz	w22, 403c78 <ferror@plt+0x24a8>
  403e84:	b	404330 <ferror@plt+0x2b60>
  403e88:	mov	w0, #0x62                  	// #98
  403e8c:	cbz	w22, 403c78 <ferror@plt+0x24a8>
  403e90:	b	404330 <ferror@plt+0x2b60>
  403e94:	adrp	x0, 406000 <ferror@plt+0x4830>
  403e98:	add	x0, x0, #0xe28
  403e9c:	ldrh	w0, [x0, w4, uxtw #1]
  403ea0:	adr	x1, 403eac <ferror@plt+0x26dc>
  403ea4:	add	x0, x1, w0, sxth #2
  403ea8:	br	x0
  403eac:	mov	w0, #0x0                   	// #0
  403eb0:	b	403990 <ferror@plt+0x21c0>
  403eb4:	mov	w0, #0x0                   	// #0
  403eb8:	mov	w5, #0x0                   	// #0
  403ebc:	b	403990 <ferror@plt+0x21c0>
  403ec0:	cbnz	w26, 40470c <ferror@plt+0x2f3c>
  403ec4:	mov	w10, #0x1                   	// #1
  403ec8:	mov	w7, #0x0                   	// #0
  403ecc:	mov	w11, #0x0                   	// #0
  403ed0:	mov	w5, #0x0                   	// #0
  403ed4:	mov	x12, #0x0                   	// #0
  403ed8:	mov	x19, #0x0                   	// #0
  403edc:	str	xzr, [sp, #112]
  403ee0:	str	wzr, [sp, #120]
  403ee4:	str	xzr, [sp, #128]
  403ee8:	b	403808 <ferror@plt+0x2038>
  403eec:	cmp	w26, #0x5
  403ef0:	b.ne	403f34 <ferror@plt+0x2764>  // b.any
  403ef4:	cbnz	w20, 40452c <ferror@plt+0x2d5c>
  403ef8:	cbz	x23, 404458 <ferror@plt+0x2c88>
  403efc:	mov	w0, #0x22                  	// #34
  403f00:	mov	w10, #0x1                   	// #1
  403f04:	mov	x12, #0x1                   	// #1
  403f08:	adrp	x1, 406000 <ferror@plt+0x4830>
  403f0c:	mov	w5, w10
  403f10:	add	x1, x1, #0xb88
  403f14:	mov	x19, x12
  403f18:	mov	w7, #0x0                   	// #0
  403f1c:	mov	w11, #0x0                   	// #0
  403f20:	strb	w0, [x28]
  403f24:	str	x1, [sp, #112]
  403f28:	str	wzr, [sp, #120]
  403f2c:	str	xzr, [sp, #128]
  403f30:	b	403808 <ferror@plt+0x2038>
  403f34:	cmp	w26, #0x6
  403f38:	b.ne	40470c <ferror@plt+0x2f3c>  // b.any
  403f3c:	adrp	x26, 406000 <ferror@plt+0x4830>
  403f40:	mov	w10, #0x1                   	// #1
  403f44:	add	x0, x26, #0xb88
  403f48:	mov	w11, w10
  403f4c:	mov	w5, w10
  403f50:	mov	w7, #0x0                   	// #0
  403f54:	mov	x12, #0x1                   	// #1
  403f58:	mov	x19, #0x0                   	// #0
  403f5c:	mov	w26, #0x5                   	// #5
  403f60:	str	x0, [sp, #112]
  403f64:	str	wzr, [sp, #120]
  403f68:	str	xzr, [sp, #128]
  403f6c:	b	403808 <ferror@plt+0x2038>
  403f70:	mov	x2, x19
  403f74:	cmp	x23, x19
  403f78:	b.ls	403dc0 <ferror@plt+0x25f0>  // b.plast
  403f7c:	mov	w1, w24
  403f80:	mov	w24, w1
  403f84:	mov	w1, #0x5c                  	// #92
  403f88:	strb	w1, [x28, x2]
  403f8c:	b	403dc0 <ferror@plt+0x25f0>
  403f90:	cbnz	w11, 40465c <ferror@plt+0x2e8c>
  403f94:	add	x20, x20, #0x1
  403f98:	mov	w1, w24
  403f9c:	mov	w21, #0x0                   	// #0
  403fa0:	mov	w4, #0x5c                  	// #92
  403fa4:	b	403acc <ferror@plt+0x22fc>
  403fa8:	cbnz	w11, 40465c <ferror@plt+0x2e8c>
  403fac:	mov	w21, #0x0                   	// #0
  403fb0:	mov	w1, #0x0                   	// #0
  403fb4:	mov	w4, #0x3f                  	// #63
  403fb8:	cbnz	w5, 4039b4 <ferror@plt+0x21e4>
  403fbc:	b	403abc <ferror@plt+0x22ec>
  403fc0:	str	xzr, [sp, #232]
  403fc4:	cmn	x25, #0x1
  403fc8:	b.ne	404008 <ferror@plt+0x2838>  // b.any
  403fcc:	mov	x0, x27
  403fd0:	str	w4, [sp, #136]
  403fd4:	str	w5, [sp, #144]
  403fd8:	str	x12, [sp, #152]
  403fdc:	str	w11, [sp, #160]
  403fe0:	str	w10, [sp, #172]
  403fe4:	str	x6, [sp, #176]
  403fe8:	bl	4014a0 <strlen@plt>
  403fec:	ldr	w4, [sp, #136]
  403ff0:	mov	x25, x0
  403ff4:	ldr	w5, [sp, #144]
  403ff8:	ldr	w11, [sp, #160]
  403ffc:	ldr	w10, [sp, #172]
  404000:	ldr	x12, [sp, #152]
  404004:	ldr	x6, [sp, #176]
  404008:	mov	x8, #0x0                   	// #0
  40400c:	str	x19, [sp, #184]
  404010:	mov	w19, w21
  404014:	mov	x21, x8
  404018:	str	w11, [sp, #136]
  40401c:	str	x12, [sp, #144]
  404020:	str	w24, [sp, #152]
  404024:	str	w10, [sp, #160]
  404028:	stp	w4, w5, [sp, #172]
  40402c:	str	x6, [sp, #216]
  404030:	add	x24, x20, x21
  404034:	add	x3, sp, #0xe8
  404038:	sub	x2, x25, x24
  40403c:	add	x1, x27, x24
  404040:	add	x0, sp, #0xe4
  404044:	bl	405938 <ferror@plt+0x4168>
  404048:	mov	x13, #0x2b                  	// #43
  40404c:	mov	x3, x0
  404050:	movk	x13, #0x2, lsl #32
  404054:	cbz	x0, 40409c <ferror@plt+0x28cc>
  404058:	cmn	x0, #0x1
  40405c:	b.eq	404594 <ferror@plt+0x2dc4>  // b.none
  404060:	cmn	x0, #0x2
  404064:	mov	x7, #0x1                   	// #1
  404068:	b.eq	4045c0 <ferror@plt+0x2df0>  // b.none
  40406c:	ldr	w0, [sp, #136]
  404070:	cmp	w0, #0x0
  404074:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  404078:	b.eq	404200 <ferror@plt+0x2a30>  // b.none
  40407c:	ldr	w0, [sp, #228]
  404080:	add	x21, x21, x3
  404084:	bl	401780 <iswprint@plt>
  404088:	cmp	w0, #0x0
  40408c:	csel	w19, w19, wzr, ne  // ne = any
  404090:	add	x0, sp, #0xe8
  404094:	bl	401630 <mbsinit@plt>
  404098:	cbz	w0, 404030 <ferror@plt+0x2860>
  40409c:	eor	w2, w19, #0x1
  4040a0:	mov	x8, x21
  4040a4:	ldr	w11, [sp, #136]
  4040a8:	mov	w21, w19
  4040ac:	ldr	w24, [sp, #152]
  4040b0:	and	w2, w22, w2
  4040b4:	ldr	w10, [sp, #160]
  4040b8:	ldp	w4, w5, [sp, #172]
  4040bc:	ldr	x12, [sp, #144]
  4040c0:	ldr	x19, [sp, #184]
  4040c4:	ldr	x6, [sp, #216]
  4040c8:	cmp	x8, #0x1
  4040cc:	b.ls	403b6c <ferror@plt+0x239c>  // b.plast
  4040d0:	add	x8, x8, x20
  4040d4:	mov	w14, #0x0                   	// #0
  4040d8:	mov	w3, #0x27                  	// #39
  4040dc:	mov	w7, #0x5c                  	// #92
  4040e0:	mov	w9, #0x24                  	// #36
  4040e4:	cbz	w2, 4041a4 <ferror@plt+0x29d4>
  4040e8:	cmp	w26, #0x2
  4040ec:	cset	w0, eq  // eq = none
  4040f0:	cbnz	w11, 4043e8 <ferror@plt+0x2c18>
  4040f4:	eor	w1, w24, #0x1
  4040f8:	ands	w0, w0, w1
  4040fc:	b.eq	404134 <ferror@plt+0x2964>  // b.none
  404100:	cmp	x23, x19
  404104:	b.ls	40410c <ferror@plt+0x293c>  // b.plast
  404108:	strb	w3, [x28, x19]
  40410c:	add	x1, x19, #0x1
  404110:	cmp	x23, x1
  404114:	b.ls	40411c <ferror@plt+0x294c>  // b.plast
  404118:	strb	w9, [x28, x1]
  40411c:	add	x1, x19, #0x2
  404120:	cmp	x23, x1
  404124:	b.ls	40412c <ferror@plt+0x295c>  // b.plast
  404128:	strb	w3, [x28, x1]
  40412c:	add	x19, x19, #0x3
  404130:	mov	w24, w0
  404134:	cmp	x23, x19
  404138:	b.ls	404140 <ferror@plt+0x2970>  // b.plast
  40413c:	strb	w7, [x28, x19]
  404140:	add	x0, x19, #0x1
  404144:	cmp	x23, x0
  404148:	b.ls	404158 <ferror@plt+0x2988>  // b.plast
  40414c:	lsr	w1, w4, #6
  404150:	add	w1, w1, #0x30
  404154:	strb	w1, [x28, x0]
  404158:	add	x0, x19, #0x2
  40415c:	cmp	x23, x0
  404160:	b.ls	404170 <ferror@plt+0x29a0>  // b.plast
  404164:	ubfx	x1, x4, #3, #3
  404168:	add	w1, w1, #0x30
  40416c:	strb	w1, [x28, x0]
  404170:	and	w4, w4, #0x7
  404174:	add	x20, x20, #0x1
  404178:	add	w4, w4, #0x30
  40417c:	cmp	x20, x8
  404180:	add	x19, x19, #0x3
  404184:	b.cs	403a24 <ferror@plt+0x2254>  // b.hs, b.nlast
  404188:	mov	w14, w2
  40418c:	cmp	x23, x19
  404190:	b.ls	404198 <ferror@plt+0x29c8>  // b.plast
  404194:	strb	w4, [x28, x19]
  404198:	ldrb	w4, [x27, x20]
  40419c:	add	x19, x19, #0x1
  4041a0:	cbnz	w2, 4040e8 <ferror@plt+0x2918>
  4041a4:	eor	w0, w14, #0x1
  4041a8:	and	w0, w24, w0
  4041ac:	and	w0, w0, #0xff
  4041b0:	cbz	w5, 4041c4 <ferror@plt+0x29f4>
  4041b4:	cmp	x23, x19
  4041b8:	b.ls	4041c0 <ferror@plt+0x29f0>  // b.plast
  4041bc:	strb	w7, [x28, x19]
  4041c0:	add	x19, x19, #0x1
  4041c4:	add	x20, x20, #0x1
  4041c8:	cmp	x20, x8
  4041cc:	b.cs	4043e0 <ferror@plt+0x2c10>  // b.hs, b.nlast
  4041d0:	cbz	w0, 404450 <ferror@plt+0x2c80>
  4041d4:	cmp	x23, x19
  4041d8:	b.ls	4041e0 <ferror@plt+0x2a10>  // b.plast
  4041dc:	strb	w3, [x28, x19]
  4041e0:	add	x0, x19, #0x1
  4041e4:	cmp	x23, x0
  4041e8:	b.ls	4041f0 <ferror@plt+0x2a20>  // b.plast
  4041ec:	strb	w3, [x28, x0]
  4041f0:	add	x19, x19, #0x2
  4041f4:	mov	w5, #0x0                   	// #0
  4041f8:	mov	w24, #0x0                   	// #0
  4041fc:	b	40418c <ferror@plt+0x29bc>
  404200:	cmp	x3, #0x1
  404204:	b.eq	40407c <ferror@plt+0x28ac>  // b.none
  404208:	add	x2, x24, #0x1
  40420c:	add	x0, x27, x3
  404210:	add	x2, x27, x2
  404214:	add	x9, x0, x24
  404218:	b	404228 <ferror@plt+0x2a58>
  40421c:	add	x2, x2, #0x1
  404220:	cmp	x9, x2
  404224:	b.eq	40407c <ferror@plt+0x28ac>  // b.none
  404228:	ldrb	w0, [x2]
  40422c:	sub	w0, w0, #0x5b
  404230:	and	w0, w0, #0xff
  404234:	cmp	w0, #0x21
  404238:	b.hi	40421c <ferror@plt+0x2a4c>  // b.pmore
  40423c:	lsl	x0, x7, x0
  404240:	tst	x0, x13
  404244:	b.eq	40421c <ferror@plt+0x2a4c>  // b.none
  404248:	b	403be4 <ferror@plt+0x2414>
  40424c:	mov	w10, w26
  404250:	mov	w11, w26
  404254:	adrp	x26, 406000 <ferror@plt+0x4830>
  404258:	add	x0, x26, #0xbb0
  40425c:	str	x0, [sp, #112]
  404260:	str	wzr, [sp, #120]
  404264:	mov	w7, #0x0                   	// #0
  404268:	mov	w5, #0x0                   	// #0
  40426c:	mov	x12, #0x1                   	// #1
  404270:	mov	x19, #0x0                   	// #0
  404274:	mov	w26, #0x2                   	// #2
  404278:	str	xzr, [sp, #128]
  40427c:	b	403808 <ferror@plt+0x2038>
  404280:	mov	w10, #0x1                   	// #1
  404284:	mov	w7, #0x0                   	// #0
  404288:	mov	w5, w10
  40428c:	mov	w11, #0x0                   	// #0
  404290:	mov	x12, #0x0                   	// #0
  404294:	mov	x19, #0x0                   	// #0
  404298:	str	xzr, [sp, #112]
  40429c:	str	wzr, [sp, #120]
  4042a0:	str	xzr, [sp, #128]
  4042a4:	b	403808 <ferror@plt+0x2038>
  4042a8:	add	x19, x19, #0x4
  4042ac:	mov	w24, w1
  4042b0:	mov	w21, #0x0                   	// #0
  4042b4:	mov	w4, #0x30                  	// #48
  4042b8:	cbnz	w5, 4039b4 <ferror@plt+0x21e4>
  4042bc:	b	403abc <ferror@plt+0x22ec>
  4042c0:	add	x20, x20, #0x1
  4042c4:	mov	w1, w24
  4042c8:	mov	w21, #0x0                   	// #0
  4042cc:	b	403acc <ferror@plt+0x22fc>
  4042d0:	mov	w0, w5
  4042d4:	mov	w5, #0x0                   	// #0
  4042d8:	b	403990 <ferror@plt+0x21c0>
  4042dc:	mov	w0, #0x0                   	// #0
  4042e0:	cbnz	x20, 4043c4 <ferror@plt+0x2bf4>
  4042e4:	mov	w21, w5
  4042e8:	mov	w1, #0x0                   	// #0
  4042ec:	mov	w5, w0
  4042f0:	b	403b78 <ferror@plt+0x23a8>
  4042f4:	mov	w1, w26
  4042f8:	adrp	x0, 406000 <ferror@plt+0x4830>
  4042fc:	add	x0, x0, #0xbb8
  404300:	str	w11, [sp, #112]
  404304:	str	x6, [sp, #120]
  404308:	bl	403590 <ferror@plt+0x1dc0>
  40430c:	adrp	x1, 406000 <ferror@plt+0x4830>
  404310:	str	x0, [sp, #208]
  404314:	add	x0, x1, #0xbb0
  404318:	mov	w1, w26
  40431c:	bl	403590 <ferror@plt+0x1dc0>
  404320:	str	x0, [sp, #240]
  404324:	ldr	w11, [sp, #112]
  404328:	ldr	x6, [sp, #120]
  40432c:	b	403780 <ferror@plt+0x1fb0>
  404330:	mov	w4, w0
  404334:	mov	w21, #0x0                   	// #0
  404338:	b	403d2c <ferror@plt+0x255c>
  40433c:	cmp	x23, x19
  404340:	b.ls	404348 <ferror@plt+0x2b78>  // b.plast
  404344:	strb	w4, [x28, x19]
  404348:	add	x1, x2, #0x2
  40434c:	cmp	x23, x1
  404350:	b.ls	40435c <ferror@plt+0x2b8c>  // b.plast
  404354:	mov	w3, #0x30                  	// #48
  404358:	strb	w3, [x28, x1]
  40435c:	add	x19, x2, #0x3
  404360:	mov	w4, #0x30                  	// #48
  404364:	b	403df0 <ferror@plt+0x2620>
  404368:	mov	w0, #0x76                  	// #118
  40436c:	cbz	w22, 403c78 <ferror@plt+0x24a8>
  404370:	b	404330 <ferror@plt+0x2b60>
  404374:	mov	w0, #0x72                  	// #114
  404378:	b	403cf0 <ferror@plt+0x2520>
  40437c:	mov	w0, #0x61                  	// #97
  404380:	cbz	w22, 403c78 <ferror@plt+0x24a8>
  404384:	b	404330 <ferror@plt+0x2b60>
  404388:	mov	w0, #0x6e                  	// #110
  40438c:	b	403cf0 <ferror@plt+0x2520>
  404390:	mov	w0, #0x0                   	// #0
  404394:	mov	w21, w5
  404398:	mov	w1, #0x0                   	// #0
  40439c:	mov	w5, w0
  4043a0:	mov	w4, #0x20                  	// #32
  4043a4:	b	403b78 <ferror@plt+0x23a8>
  4043a8:	mov	w5, #0x0                   	// #0
  4043ac:	mov	w0, #0x74                  	// #116
  4043b0:	b	403cf0 <ferror@plt+0x2520>
  4043b4:	mov	w5, #0x0                   	// #0
  4043b8:	mov	w0, #0x76                  	// #118
  4043bc:	cbz	w22, 403c78 <ferror@plt+0x24a8>
  4043c0:	b	404330 <ferror@plt+0x2b60>
  4043c4:	mov	w5, w0
  4043c8:	mov	w21, #0x0                   	// #0
  4043cc:	mov	w1, #0x0                   	// #0
  4043d0:	b	4039a0 <ferror@plt+0x21d0>
  4043d4:	mov	w2, w22
  4043d8:	mov	w21, #0x0                   	// #0
  4043dc:	b	4040d0 <ferror@plt+0x2900>
  4043e0:	mov	w1, w0
  4043e4:	b	403acc <ferror@plt+0x22fc>
  4043e8:	mov	w5, w0
  4043ec:	b	403bec <ferror@plt+0x241c>
  4043f0:	mov	w5, #0x1                   	// #1
  4043f4:	cbz	w20, 40441c <ferror@plt+0x2c4c>
  4043f8:	mov	w10, #0x1                   	// #1
  4043fc:	adrp	x26, 406000 <ferror@plt+0x4830>
  404400:	mov	w11, w10
  404404:	add	x0, x26, #0xbb0
  404408:	str	x0, [sp, #112]
  40440c:	str	wzr, [sp, #120]
  404410:	b	404264 <ferror@plt+0x2a94>
  404414:	cbnz	w20, 4046bc <ferror@plt+0x2eec>
  404418:	mov	w5, #0x0                   	// #0
  40441c:	cbnz	x23, 4046f4 <ferror@plt+0x2f24>
  404420:	adrp	x26, 406000 <ferror@plt+0x4830>
  404424:	mov	x12, #0x1                   	// #1
  404428:	add	x0, x26, #0xbb0
  40442c:	mov	x19, x12
  404430:	mov	w10, #0x1                   	// #1
  404434:	mov	w7, #0x0                   	// #0
  404438:	mov	w11, #0x0                   	// #0
  40443c:	mov	w26, #0x2                   	// #2
  404440:	str	x0, [sp, #112]
  404444:	str	wzr, [sp, #120]
  404448:	str	xzr, [sp, #128]
  40444c:	b	403808 <ferror@plt+0x2038>
  404450:	mov	w5, #0x0                   	// #0
  404454:	b	40418c <ferror@plt+0x29bc>
  404458:	mov	w10, #0x1                   	// #1
  40445c:	mov	x12, #0x1                   	// #1
  404460:	adrp	x0, 406000 <ferror@plt+0x4830>
  404464:	mov	w5, w10
  404468:	add	x0, x0, #0xb88
  40446c:	mov	x19, x12
  404470:	mov	w7, #0x0                   	// #0
  404474:	mov	w11, #0x0                   	// #0
  404478:	str	x0, [sp, #112]
  40447c:	str	wzr, [sp, #120]
  404480:	str	xzr, [sp, #128]
  404484:	b	403808 <ferror@plt+0x2038>
  404488:	mov	w1, w21
  40448c:	mov	w4, #0x30                  	// #48
  404490:	mov	w21, #0x0                   	// #0
  404494:	cbnz	w5, 4039b4 <ferror@plt+0x21e4>
  404498:	b	403abc <ferror@plt+0x22ec>
  40449c:	ldrb	w3, [x27, x7]
  4044a0:	cmp	w3, #0x3e
  4044a4:	b.hi	4046a8 <ferror@plt+0x2ed8>  // b.pmore
  4044a8:	mov	x0, #0x1                   	// #1
  4044ac:	mov	x2, #0xa38200000000        	// #179778741075968
  4044b0:	movk	x2, #0x7000, lsl #48
  4044b4:	lsl	x0, x0, x3
  4044b8:	mov	w1, #0x0                   	// #0
  4044bc:	tst	x0, x2
  4044c0:	mov	w21, #0x0                   	// #0
  4044c4:	b.eq	403b78 <ferror@plt+0x23a8>  // b.none
  4044c8:	cbnz	w11, 403bf8 <ferror@plt+0x2428>
  4044cc:	cmp	x23, x19
  4044d0:	b.ls	4044d8 <ferror@plt+0x2d08>  // b.plast
  4044d4:	strb	w4, [x28, x19]
  4044d8:	add	x0, x19, #0x1
  4044dc:	cmp	x23, x0
  4044e0:	b.ls	4044ec <ferror@plt+0x2d1c>  // b.plast
  4044e4:	mov	w1, #0x22                  	// #34
  4044e8:	strb	w1, [x28, x0]
  4044ec:	add	x0, x19, #0x2
  4044f0:	cmp	x23, x0
  4044f4:	b.ls	404500 <ferror@plt+0x2d30>  // b.plast
  4044f8:	mov	w1, #0x22                  	// #34
  4044fc:	strb	w1, [x28, x0]
  404500:	add	x0, x19, #0x3
  404504:	cmp	x23, x0
  404508:	b.ls	404514 <ferror@plt+0x2d44>  // b.plast
  40450c:	mov	w1, #0x3f                  	// #63
  404510:	strb	w1, [x28, x0]
  404514:	add	x19, x19, #0x4
  404518:	mov	w4, w3
  40451c:	mov	x20, x7
  404520:	mov	w0, #0x0                   	// #0
  404524:	mov	w21, #0x0                   	// #0
  404528:	b	403df0 <ferror@plt+0x2620>
  40452c:	mov	w10, #0x1                   	// #1
  404530:	adrp	x0, 406000 <ferror@plt+0x4830>
  404534:	mov	w11, w10
  404538:	add	x0, x0, #0xb88
  40453c:	mov	w5, w10
  404540:	mov	w7, #0x0                   	// #0
  404544:	mov	x12, #0x1                   	// #1
  404548:	mov	x19, #0x0                   	// #0
  40454c:	str	x0, [sp, #112]
  404550:	str	wzr, [sp, #120]
  404554:	str	xzr, [sp, #128]
  404558:	b	403808 <ferror@plt+0x2038>
  40455c:	mov	w0, w5
  404560:	b	4042e0 <ferror@plt+0x2b10>
  404564:	mov	w0, w5
  404568:	b	404394 <ferror@plt+0x2bc4>
  40456c:	ldr	x1, [sp, #208]
  404570:	ldrb	w0, [x1]
  404574:	cbz	w0, 403788 <ferror@plt+0x1fb8>
  404578:	cmp	x23, x19
  40457c:	b.ls	404584 <ferror@plt+0x2db4>  // b.plast
  404580:	strb	w0, [x28, x19]
  404584:	add	x19, x19, #0x1
  404588:	ldrb	w0, [x1, x19]
  40458c:	cbnz	w0, 404578 <ferror@plt+0x2da8>
  404590:	b	403788 <ferror@plt+0x1fb8>
  404594:	mov	x8, x21
  404598:	ldr	w11, [sp, #136]
  40459c:	ldr	w24, [sp, #152]
  4045a0:	mov	w2, w22
  4045a4:	ldr	w10, [sp, #160]
  4045a8:	mov	w21, #0x0                   	// #0
  4045ac:	ldp	w4, w5, [sp, #172]
  4045b0:	ldr	x12, [sp, #144]
  4045b4:	ldr	x19, [sp, #184]
  4045b8:	ldr	x6, [sp, #216]
  4045bc:	b	4040c8 <ferror@plt+0x28f8>
  4045c0:	mov	x9, x24
  4045c4:	cmp	x24, x25
  4045c8:	ldr	w11, [sp, #136]
  4045cc:	mov	x8, x21
  4045d0:	ldr	w24, [sp, #152]
  4045d4:	ldr	w10, [sp, #160]
  4045d8:	ldp	w4, w5, [sp, #172]
  4045dc:	ldr	x12, [sp, #144]
  4045e0:	ldr	x19, [sp, #184]
  4045e4:	ldr	x6, [sp, #216]
  4045e8:	b.cc	404600 <ferror@plt+0x2e30>  // b.lo, b.ul, b.last
  4045ec:	b	404608 <ferror@plt+0x2e38>
  4045f0:	add	x8, x8, #0x1
  4045f4:	add	x9, x20, x8
  4045f8:	cmp	x25, x9
  4045fc:	b.ls	404608 <ferror@plt+0x2e38>  // b.plast
  404600:	ldrb	w0, [x27, x9]
  404604:	cbnz	w0, 4045f0 <ferror@plt+0x2e20>
  404608:	mov	w2, w22
  40460c:	mov	w21, #0x0                   	// #0
  404610:	b	4040c8 <ferror@plt+0x28f8>
  404614:	mov	w0, w11
  404618:	ldr	x1, [sp, #112]
  40461c:	cmp	x1, #0x0
  404620:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404624:	b.eq	40464c <ferror@plt+0x2e7c>  // b.none
  404628:	ldrb	w0, [x1]
  40462c:	cbz	w0, 40464c <ferror@plt+0x2e7c>
  404630:	sub	x26, x1, x19
  404634:	cmp	x23, x19
  404638:	b.ls	404640 <ferror@plt+0x2e70>  // b.plast
  40463c:	strb	w0, [x28, x19]
  404640:	add	x19, x19, #0x1
  404644:	ldrb	w0, [x26, x19]
  404648:	cbnz	w0, 404634 <ferror@plt+0x2e64>
  40464c:	cmp	x23, x19
  404650:	b.ls	403c2c <ferror@plt+0x245c>  // b.plast
  404654:	strb	wzr, [x28, x19]
  404658:	b	403c2c <ferror@plt+0x245c>
  40465c:	mov	w5, w22
  404660:	b	403bec <ferror@plt+0x241c>
  404664:	cmp	w26, #0x2
  404668:	cset	w5, eq  // eq = none
  40466c:	b	403bec <ferror@plt+0x241c>
  404670:	ldr	w5, [sp, #200]
  404674:	mov	x3, x25
  404678:	ldr	x1, [sp, #128]
  40467c:	mov	x2, x27
  404680:	ldr	x7, [sp, #208]
  404684:	mov	w4, #0x5                   	// #5
  404688:	ldr	x0, [sp, #240]
  40468c:	str	x0, [sp]
  404690:	mov	x0, x28
  404694:	bl	4036f8 <ferror@plt+0x1f28>
  404698:	mov	x19, x0
  40469c:	b	403c2c <ferror@plt+0x245c>
  4046a0:	ldr	w0, [sp, #120]
  4046a4:	b	404618 <ferror@plt+0x2e48>
  4046a8:	mov	w1, #0x0                   	// #0
  4046ac:	mov	w21, #0x0                   	// #0
  4046b0:	b	403b78 <ferror@plt+0x23a8>
  4046b4:	mov	w26, #0x2                   	// #2
  4046b8:	b	403bec <ferror@plt+0x241c>
  4046bc:	mov	w10, #0x1                   	// #1
  4046c0:	adrp	x0, 406000 <ferror@plt+0x4830>
  4046c4:	mov	w11, w10
  4046c8:	add	x0, x0, #0xbb0
  4046cc:	mov	w7, #0x0                   	// #0
  4046d0:	mov	w5, #0x0                   	// #0
  4046d4:	mov	x12, #0x1                   	// #1
  4046d8:	mov	x19, #0x0                   	// #0
  4046dc:	str	x0, [sp, #112]
  4046e0:	str	wzr, [sp, #120]
  4046e4:	str	xzr, [sp, #128]
  4046e8:	b	403808 <ferror@plt+0x2038>
  4046ec:	ldr	x23, [sp, #128]
  4046f0:	b	403a98 <ferror@plt+0x22c8>
  4046f4:	mov	w7, #0x0                   	// #0
  4046f8:	mov	w0, #0x0                   	// #0
  4046fc:	mov	w10, #0x1                   	// #1
  404700:	mov	x1, #0x0                   	// #0
  404704:	str	x23, [sp, #128]
  404708:	b	403958 <ferror@plt+0x2188>
  40470c:	bl	401610 <abort@plt>
  404710:	sub	sp, sp, #0x80
  404714:	stp	x29, x30, [sp, #16]
  404718:	add	x29, sp, #0x10
  40471c:	stp	x19, x20, [sp, #32]
  404720:	mov	w19, w0
  404724:	mov	x20, x3
  404728:	stp	x21, x22, [sp, #48]
  40472c:	stp	x23, x24, [sp, #64]
  404730:	mov	x23, x1
  404734:	mov	x24, x2
  404738:	stp	x25, x26, [sp, #80]
  40473c:	stp	x27, x28, [sp, #96]
  404740:	bl	4017a0 <__errno_location@plt>
  404744:	mov	x22, x0
  404748:	ldr	w0, [x0]
  40474c:	adrp	x27, 419000 <ferror@plt+0x17830>
  404750:	str	w0, [sp, #116]
  404754:	ldr	x21, [x27, #496]
  404758:	tbnz	w19, #31, 4048b0 <ferror@plt+0x30e0>
  40475c:	add	x26, x27, #0x1f0
  404760:	ldr	w0, [x26, #8]
  404764:	cmp	w0, w19
  404768:	b.gt	4047b8 <ferror@plt+0x2fe8>
  40476c:	mov	w0, #0x7fffffff            	// #2147483647
  404770:	cmp	w19, w0
  404774:	b.eq	4048ac <ferror@plt+0x30dc>  // b.none
  404778:	add	w28, w19, #0x1
  40477c:	add	x0, x26, #0x10
  404780:	cmp	x21, x0
  404784:	sbfiz	x1, x28, #4, #32
  404788:	b.eq	404890 <ferror@plt+0x30c0>  // b.none
  40478c:	mov	x0, x21
  404790:	bl	405538 <ferror@plt+0x3d68>
  404794:	mov	x21, x0
  404798:	str	x0, [x27, #496]
  40479c:	ldr	w0, [x26, #8]
  4047a0:	mov	w1, #0x0                   	// #0
  4047a4:	sub	w2, w28, w0
  4047a8:	add	x0, x21, w0, sxtw #4
  4047ac:	sbfiz	x2, x2, #4, #32
  4047b0:	bl	4015b0 <memset@plt>
  4047b4:	str	w28, [x26, #8]
  4047b8:	sbfiz	x19, x19, #4, #32
  4047bc:	add	x26, x20, #0x8
  4047c0:	add	x0, x21, x19
  4047c4:	str	x0, [sp, #120]
  4047c8:	ldp	w4, w5, [x20]
  4047cc:	mov	x6, x26
  4047d0:	ldr	x7, [x20, #40]
  4047d4:	orr	w25, w5, #0x1
  4047d8:	ldr	x27, [x21, x19]
  4047dc:	mov	x3, x24
  4047e0:	ldr	x28, [x0, #8]
  4047e4:	mov	x1, x27
  4047e8:	ldr	x0, [x20, #48]
  4047ec:	str	x0, [sp]
  4047f0:	mov	x2, x23
  4047f4:	mov	w5, w25
  4047f8:	mov	x0, x28
  4047fc:	bl	4036f8 <ferror@plt+0x1f28>
  404800:	cmp	x27, x0
  404804:	b.hi	404864 <ferror@plt+0x3094>  // b.pmore
  404808:	add	x27, x0, #0x1
  40480c:	str	x27, [x21, x19]
  404810:	adrp	x0, 419000 <ferror@plt+0x17830>
  404814:	add	x0, x0, #0x300
  404818:	cmp	x28, x0
  40481c:	b.eq	404828 <ferror@plt+0x3058>  // b.none
  404820:	mov	x0, x28
  404824:	bl	4016c0 <free@plt>
  404828:	mov	x0, x27
  40482c:	bl	4054d8 <ferror@plt+0x3d08>
  404830:	ldr	x1, [sp, #120]
  404834:	mov	x28, x0
  404838:	ldr	w4, [x20]
  40483c:	mov	x6, x26
  404840:	ldr	x7, [x20, #40]
  404844:	str	x0, [x1, #8]
  404848:	ldr	x1, [x20, #48]
  40484c:	str	x1, [sp]
  404850:	mov	w5, w25
  404854:	mov	x3, x24
  404858:	mov	x2, x23
  40485c:	mov	x1, x27
  404860:	bl	4036f8 <ferror@plt+0x1f28>
  404864:	ldr	w0, [sp, #116]
  404868:	ldp	x29, x30, [sp, #16]
  40486c:	ldp	x19, x20, [sp, #32]
  404870:	ldp	x23, x24, [sp, #64]
  404874:	ldp	x25, x26, [sp, #80]
  404878:	str	w0, [x22]
  40487c:	mov	x0, x28
  404880:	ldp	x21, x22, [sp, #48]
  404884:	ldp	x27, x28, [sp, #96]
  404888:	add	sp, sp, #0x80
  40488c:	ret
  404890:	mov	x0, #0x0                   	// #0
  404894:	bl	405538 <ferror@plt+0x3d68>
  404898:	mov	x21, x0
  40489c:	str	x0, [x27, #496]
  4048a0:	ldp	x0, x1, [x26, #16]
  4048a4:	stp	x0, x1, [x21]
  4048a8:	b	40479c <ferror@plt+0x2fcc>
  4048ac:	bl	405730 <ferror@plt+0x3f60>
  4048b0:	bl	401610 <abort@plt>
  4048b4:	nop
  4048b8:	stp	x29, x30, [sp, #-48]!
  4048bc:	mov	x29, sp
  4048c0:	stp	x19, x20, [sp, #16]
  4048c4:	mov	x20, x0
  4048c8:	str	x21, [sp, #32]
  4048cc:	bl	4017a0 <__errno_location@plt>
  4048d0:	adrp	x2, 419000 <ferror@plt+0x17830>
  4048d4:	mov	x19, x0
  4048d8:	add	x2, x2, #0x300
  4048dc:	cmp	x20, #0x0
  4048e0:	add	x2, x2, #0x100
  4048e4:	mov	x1, #0x38                  	// #56
  4048e8:	ldr	w21, [x19]
  4048ec:	csel	x0, x2, x20, eq  // eq = none
  4048f0:	bl	4056d0 <ferror@plt+0x3f00>
  4048f4:	str	w21, [x19]
  4048f8:	ldp	x19, x20, [sp, #16]
  4048fc:	ldr	x21, [sp, #32]
  404900:	ldp	x29, x30, [sp], #48
  404904:	ret
  404908:	adrp	x1, 419000 <ferror@plt+0x17830>
  40490c:	add	x1, x1, #0x300
  404910:	cmp	x0, #0x0
  404914:	add	x1, x1, #0x100
  404918:	csel	x0, x1, x0, eq  // eq = none
  40491c:	ldr	w0, [x0]
  404920:	ret
  404924:	nop
  404928:	adrp	x2, 419000 <ferror@plt+0x17830>
  40492c:	add	x2, x2, #0x300
  404930:	cmp	x0, #0x0
  404934:	add	x2, x2, #0x100
  404938:	csel	x0, x2, x0, eq  // eq = none
  40493c:	str	w1, [x0]
  404940:	ret
  404944:	nop
  404948:	adrp	x3, 419000 <ferror@plt+0x17830>
  40494c:	add	x3, x3, #0x300
  404950:	cmp	x0, #0x0
  404954:	add	x3, x3, #0x100
  404958:	csel	x0, x3, x0, eq  // eq = none
  40495c:	ubfx	x4, x1, #5, #3
  404960:	add	x3, x0, #0x8
  404964:	and	w1, w1, #0x1f
  404968:	ldr	w5, [x3, x4, lsl #2]
  40496c:	lsr	w0, w5, w1
  404970:	eor	w2, w0, w2
  404974:	and	w2, w2, #0x1
  404978:	and	w0, w0, #0x1
  40497c:	lsl	w2, w2, w1
  404980:	eor	w2, w2, w5
  404984:	str	w2, [x3, x4, lsl #2]
  404988:	ret
  40498c:	nop
  404990:	adrp	x3, 419000 <ferror@plt+0x17830>
  404994:	add	x3, x3, #0x300
  404998:	cmp	x0, #0x0
  40499c:	add	x3, x3, #0x100
  4049a0:	csel	x2, x3, x0, eq  // eq = none
  4049a4:	ldr	w0, [x2, #4]
  4049a8:	str	w1, [x2, #4]
  4049ac:	ret
  4049b0:	adrp	x3, 419000 <ferror@plt+0x17830>
  4049b4:	add	x3, x3, #0x300
  4049b8:	cmp	x0, #0x0
  4049bc:	add	x3, x3, #0x100
  4049c0:	csel	x0, x3, x0, eq  // eq = none
  4049c4:	mov	w3, #0xa                   	// #10
  4049c8:	cmp	x1, #0x0
  4049cc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4049d0:	str	w3, [x0]
  4049d4:	b.eq	4049e0 <ferror@plt+0x3210>  // b.none
  4049d8:	stp	x1, x2, [x0, #40]
  4049dc:	ret
  4049e0:	stp	x29, x30, [sp, #-16]!
  4049e4:	mov	x29, sp
  4049e8:	bl	401610 <abort@plt>
  4049ec:	nop
  4049f0:	sub	sp, sp, #0x50
  4049f4:	adrp	x5, 419000 <ferror@plt+0x17830>
  4049f8:	stp	x29, x30, [sp, #16]
  4049fc:	add	x29, sp, #0x10
  404a00:	stp	x19, x20, [sp, #32]
  404a04:	mov	x19, x4
  404a08:	add	x4, x5, #0x300
  404a0c:	cmp	x19, #0x0
  404a10:	add	x4, x4, #0x100
  404a14:	csel	x19, x4, x19, eq  // eq = none
  404a18:	mov	x20, x3
  404a1c:	stp	x21, x22, [sp, #48]
  404a20:	mov	x21, x0
  404a24:	mov	x22, x1
  404a28:	str	x23, [sp, #64]
  404a2c:	mov	x23, x2
  404a30:	bl	4017a0 <__errno_location@plt>
  404a34:	ldp	x7, x8, [x19, #40]
  404a38:	mov	x3, x20
  404a3c:	mov	x20, x0
  404a40:	mov	x0, x21
  404a44:	ldp	w4, w5, [x19]
  404a48:	mov	x2, x23
  404a4c:	ldr	w21, [x20]
  404a50:	mov	x1, x22
  404a54:	str	x8, [sp]
  404a58:	add	x6, x19, #0x8
  404a5c:	bl	4036f8 <ferror@plt+0x1f28>
  404a60:	ldp	x29, x30, [sp, #16]
  404a64:	ldr	x23, [sp, #64]
  404a68:	str	w21, [x20]
  404a6c:	ldp	x19, x20, [sp, #32]
  404a70:	ldp	x21, x22, [sp, #48]
  404a74:	add	sp, sp, #0x50
  404a78:	ret
  404a7c:	nop
  404a80:	sub	sp, sp, #0x70
  404a84:	adrp	x4, 419000 <ferror@plt+0x17830>
  404a88:	add	x4, x4, #0x300
  404a8c:	cmp	x3, #0x0
  404a90:	add	x4, x4, #0x100
  404a94:	stp	x29, x30, [sp, #16]
  404a98:	add	x29, sp, #0x10
  404a9c:	stp	x19, x20, [sp, #32]
  404aa0:	csel	x19, x4, x3, eq  // eq = none
  404aa4:	mov	x20, x2
  404aa8:	stp	x21, x22, [sp, #48]
  404aac:	mov	x22, x0
  404ab0:	stp	x23, x24, [sp, #64]
  404ab4:	mov	x23, x1
  404ab8:	stp	x25, x26, [sp, #80]
  404abc:	stp	x27, x28, [sp, #96]
  404ac0:	bl	4017a0 <__errno_location@plt>
  404ac4:	ldr	w28, [x0]
  404ac8:	ldp	w4, w5, [x19]
  404acc:	mov	x21, x0
  404ad0:	ldp	x7, x0, [x19, #40]
  404ad4:	cmp	x20, #0x0
  404ad8:	cset	w24, eq  // eq = none
  404adc:	add	x27, x19, #0x8
  404ae0:	orr	w24, w24, w5
  404ae4:	mov	x6, x27
  404ae8:	mov	x3, x23
  404aec:	mov	x2, x22
  404af0:	mov	w5, w24
  404af4:	str	x0, [sp]
  404af8:	mov	x1, #0x0                   	// #0
  404afc:	mov	x0, #0x0                   	// #0
  404b00:	bl	4036f8 <ferror@plt+0x1f28>
  404b04:	add	x26, x0, #0x1
  404b08:	mov	x25, x0
  404b0c:	mov	x0, x26
  404b10:	bl	4054d8 <ferror@plt+0x3d08>
  404b14:	ldp	x7, x1, [x19, #40]
  404b18:	mov	w5, w24
  404b1c:	ldr	w4, [x19]
  404b20:	mov	x6, x27
  404b24:	str	x1, [sp]
  404b28:	mov	x3, x23
  404b2c:	mov	x2, x22
  404b30:	mov	x19, x0
  404b34:	mov	x1, x26
  404b38:	bl	4036f8 <ferror@plt+0x1f28>
  404b3c:	str	w28, [x21]
  404b40:	cbz	x20, 404b48 <ferror@plt+0x3378>
  404b44:	str	x25, [x20]
  404b48:	mov	x0, x19
  404b4c:	ldp	x29, x30, [sp, #16]
  404b50:	ldp	x19, x20, [sp, #32]
  404b54:	ldp	x21, x22, [sp, #48]
  404b58:	ldp	x23, x24, [sp, #64]
  404b5c:	ldp	x25, x26, [sp, #80]
  404b60:	ldp	x27, x28, [sp, #96]
  404b64:	add	sp, sp, #0x70
  404b68:	ret
  404b6c:	nop
  404b70:	mov	x3, x2
  404b74:	mov	x2, #0x0                   	// #0
  404b78:	b	404a80 <ferror@plt+0x32b0>
  404b7c:	nop
  404b80:	stp	x29, x30, [sp, #-64]!
  404b84:	mov	x29, sp
  404b88:	stp	x21, x22, [sp, #32]
  404b8c:	str	x23, [sp, #48]
  404b90:	adrp	x23, 419000 <ferror@plt+0x17830>
  404b94:	add	x22, x23, #0x1f0
  404b98:	stp	x19, x20, [sp, #16]
  404b9c:	ldr	x21, [x23, #496]
  404ba0:	ldr	w20, [x22, #8]
  404ba4:	cmp	w20, #0x1
  404ba8:	b.le	404bd0 <ferror@plt+0x3400>
  404bac:	sub	w0, w20, #0x2
  404bb0:	add	x20, x21, #0x28
  404bb4:	add	x19, x21, #0x18
  404bb8:	add	x20, x20, w0, uxtw #4
  404bbc:	nop
  404bc0:	ldr	x0, [x19], #16
  404bc4:	bl	4016c0 <free@plt>
  404bc8:	cmp	x19, x20
  404bcc:	b.ne	404bc0 <ferror@plt+0x33f0>  // b.any
  404bd0:	ldr	x0, [x21, #8]
  404bd4:	adrp	x19, 419000 <ferror@plt+0x17830>
  404bd8:	add	x19, x19, #0x300
  404bdc:	cmp	x0, x19
  404be0:	b.eq	404bf0 <ferror@plt+0x3420>  // b.none
  404be4:	bl	4016c0 <free@plt>
  404be8:	mov	x0, #0x100                 	// #256
  404bec:	stp	x0, x19, [x22, #16]
  404bf0:	add	x19, x22, #0x10
  404bf4:	cmp	x21, x19
  404bf8:	b.eq	404c08 <ferror@plt+0x3438>  // b.none
  404bfc:	mov	x0, x21
  404c00:	bl	4016c0 <free@plt>
  404c04:	str	x19, [x23, #496]
  404c08:	mov	w0, #0x1                   	// #1
  404c0c:	str	w0, [x22, #8]
  404c10:	ldp	x19, x20, [sp, #16]
  404c14:	ldp	x21, x22, [sp, #32]
  404c18:	ldr	x23, [sp, #48]
  404c1c:	ldp	x29, x30, [sp], #64
  404c20:	ret
  404c24:	nop
  404c28:	adrp	x3, 419000 <ferror@plt+0x17830>
  404c2c:	add	x3, x3, #0x300
  404c30:	add	x3, x3, #0x100
  404c34:	mov	x2, #0xffffffffffffffff    	// #-1
  404c38:	b	404710 <ferror@plt+0x2f40>
  404c3c:	nop
  404c40:	adrp	x3, 419000 <ferror@plt+0x17830>
  404c44:	add	x3, x3, #0x300
  404c48:	add	x3, x3, #0x100
  404c4c:	b	404710 <ferror@plt+0x2f40>
  404c50:	adrp	x3, 419000 <ferror@plt+0x17830>
  404c54:	add	x3, x3, #0x300
  404c58:	mov	x1, x0
  404c5c:	add	x3, x3, #0x100
  404c60:	mov	x2, #0xffffffffffffffff    	// #-1
  404c64:	mov	w0, #0x0                   	// #0
  404c68:	b	404710 <ferror@plt+0x2f40>
  404c6c:	nop
  404c70:	adrp	x3, 419000 <ferror@plt+0x17830>
  404c74:	add	x3, x3, #0x300
  404c78:	mov	x2, x1
  404c7c:	add	x3, x3, #0x100
  404c80:	mov	x1, x0
  404c84:	mov	w0, #0x0                   	// #0
  404c88:	b	404710 <ferror@plt+0x2f40>
  404c8c:	nop
  404c90:	stp	x29, x30, [sp, #-96]!
  404c94:	add	x8, sp, #0x28
  404c98:	mov	x29, sp
  404c9c:	stp	x19, x20, [sp, #16]
  404ca0:	mov	x20, x2
  404ca4:	mov	w19, w0
  404ca8:	mov	w0, w1
  404cac:	bl	403560 <ferror@plt+0x1d90>
  404cb0:	add	x3, sp, #0x28
  404cb4:	mov	x1, x20
  404cb8:	mov	w0, w19
  404cbc:	mov	x2, #0xffffffffffffffff    	// #-1
  404cc0:	bl	404710 <ferror@plt+0x2f40>
  404cc4:	ldp	x19, x20, [sp, #16]
  404cc8:	ldp	x29, x30, [sp], #96
  404ccc:	ret
  404cd0:	stp	x29, x30, [sp, #-112]!
  404cd4:	add	x8, sp, #0x38
  404cd8:	mov	x29, sp
  404cdc:	stp	x19, x20, [sp, #16]
  404ce0:	mov	x20, x2
  404ce4:	mov	w19, w0
  404ce8:	mov	w0, w1
  404cec:	str	x21, [sp, #32]
  404cf0:	mov	x21, x3
  404cf4:	bl	403560 <ferror@plt+0x1d90>
  404cf8:	add	x3, sp, #0x38
  404cfc:	mov	x2, x21
  404d00:	mov	x1, x20
  404d04:	mov	w0, w19
  404d08:	bl	404710 <ferror@plt+0x2f40>
  404d0c:	ldp	x19, x20, [sp, #16]
  404d10:	ldr	x21, [sp, #32]
  404d14:	ldp	x29, x30, [sp], #112
  404d18:	ret
  404d1c:	nop
  404d20:	mov	x2, x1
  404d24:	mov	w1, w0
  404d28:	mov	w0, #0x0                   	// #0
  404d2c:	b	404c90 <ferror@plt+0x34c0>
  404d30:	mov	x4, x1
  404d34:	mov	x3, x2
  404d38:	mov	w1, w0
  404d3c:	mov	x2, x4
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	b	404cd0 <ferror@plt+0x3500>
  404d48:	adrp	x3, 419000 <ferror@plt+0x17830>
  404d4c:	add	x3, x3, #0x300
  404d50:	stp	x29, x30, [sp, #-80]!
  404d54:	add	x5, x3, #0x100
  404d58:	ubfx	x7, x2, #5, #3
  404d5c:	mov	x29, sp
  404d60:	ldp	x8, x9, [x3, #256]
  404d64:	stp	x8, x9, [sp, #24]
  404d68:	add	x6, sp, #0x20
  404d6c:	and	w8, w2, #0x1f
  404d70:	add	x4, sp, #0x18
  404d74:	ldp	x2, x3, [x3, #272]
  404d78:	stp	x2, x3, [sp, #40]
  404d7c:	ldp	x2, x3, [x5, #32]
  404d80:	stp	x2, x3, [sp, #56]
  404d84:	mov	x2, x1
  404d88:	mov	x3, x4
  404d8c:	ldr	x1, [x5, #48]
  404d90:	str	x1, [sp, #72]
  404d94:	mov	x1, x0
  404d98:	mov	w0, #0x0                   	// #0
  404d9c:	ldr	w5, [x6, x7, lsl #2]
  404da0:	lsr	w4, w5, w8
  404da4:	mvn	w4, w4
  404da8:	and	w4, w4, #0x1
  404dac:	lsl	w4, w4, w8
  404db0:	eor	w4, w4, w5
  404db4:	str	w4, [x6, x7, lsl #2]
  404db8:	bl	404710 <ferror@plt+0x2f40>
  404dbc:	ldp	x29, x30, [sp], #80
  404dc0:	ret
  404dc4:	nop
  404dc8:	mov	w2, w1
  404dcc:	mov	x1, #0xffffffffffffffff    	// #-1
  404dd0:	b	404d48 <ferror@plt+0x3578>
  404dd4:	nop
  404dd8:	mov	w2, #0x3a                  	// #58
  404ddc:	mov	x1, #0xffffffffffffffff    	// #-1
  404de0:	b	404d48 <ferror@plt+0x3578>
  404de4:	nop
  404de8:	mov	w2, #0x3a                  	// #58
  404dec:	b	404d48 <ferror@plt+0x3578>
  404df0:	stp	x29, x30, [sp, #-160]!
  404df4:	mov	x29, sp
  404df8:	add	x8, sp, #0x20
  404dfc:	stp	x19, x20, [sp, #16]
  404e00:	mov	x20, x2
  404e04:	mov	w19, w0
  404e08:	mov	w0, w1
  404e0c:	bl	403560 <ferror@plt+0x1d90>
  404e10:	ldp	x0, x1, [sp, #32]
  404e14:	stp	x0, x1, [sp, #104]
  404e18:	add	x3, sp, #0x68
  404e1c:	ldr	w2, [sp, #116]
  404e20:	mov	x1, x20
  404e24:	ldp	x6, x7, [sp, #48]
  404e28:	mvn	w4, w2
  404e2c:	ldp	x8, x9, [sp, #64]
  404e30:	and	w4, w4, #0x4000000
  404e34:	ldr	x5, [sp, #80]
  404e38:	eor	w4, w4, w2
  404e3c:	mov	w0, w19
  404e40:	mov	x2, #0xffffffffffffffff    	// #-1
  404e44:	str	w4, [sp, #116]
  404e48:	stp	x6, x7, [sp, #120]
  404e4c:	stp	x8, x9, [sp, #136]
  404e50:	str	x5, [sp, #152]
  404e54:	bl	404710 <ferror@plt+0x2f40>
  404e58:	ldp	x19, x20, [sp, #16]
  404e5c:	ldp	x29, x30, [sp], #160
  404e60:	ret
  404e64:	nop
  404e68:	adrp	x5, 419000 <ferror@plt+0x17830>
  404e6c:	add	x5, x5, #0x300
  404e70:	stp	x29, x30, [sp, #-80]!
  404e74:	mov	x6, x1
  404e78:	mov	w1, #0xa                   	// #10
  404e7c:	mov	x29, sp
  404e80:	ldp	x8, x9, [x5, #256]
  404e84:	stp	x8, x9, [sp, #24]
  404e88:	cmp	x6, #0x0
  404e8c:	str	w1, [sp, #24]
  404e90:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404e94:	ldp	x10, x11, [x5, #272]
  404e98:	stp	x10, x11, [sp, #40]
  404e9c:	ldp	x8, x9, [x5, #288]
  404ea0:	stp	x8, x9, [sp, #56]
  404ea4:	ldr	x1, [x5, #304]
  404ea8:	str	x1, [sp, #72]
  404eac:	b.eq	404ed0 <ferror@plt+0x3700>  // b.none
  404eb0:	mov	x5, x2
  404eb4:	mov	x1, x3
  404eb8:	mov	x2, x4
  404ebc:	add	x3, sp, #0x18
  404ec0:	stp	x6, x5, [sp, #64]
  404ec4:	bl	404710 <ferror@plt+0x2f40>
  404ec8:	ldp	x29, x30, [sp], #80
  404ecc:	ret
  404ed0:	bl	401610 <abort@plt>
  404ed4:	nop
  404ed8:	mov	x4, #0xffffffffffffffff    	// #-1
  404edc:	b	404e68 <ferror@plt+0x3698>
  404ee0:	mov	x4, x1
  404ee4:	mov	x3, x2
  404ee8:	mov	x1, x0
  404eec:	mov	x2, x4
  404ef0:	mov	w0, #0x0                   	// #0
  404ef4:	mov	x4, #0xffffffffffffffff    	// #-1
  404ef8:	b	404e68 <ferror@plt+0x3698>
  404efc:	nop
  404f00:	mov	x4, x1
  404f04:	mov	x5, x2
  404f08:	mov	x1, x0
  404f0c:	mov	x2, x4
  404f10:	mov	w0, #0x0                   	// #0
  404f14:	mov	x4, x3
  404f18:	mov	x3, x5
  404f1c:	b	404e68 <ferror@plt+0x3698>
  404f20:	adrp	x3, 419000 <ferror@plt+0x17830>
  404f24:	add	x3, x3, #0x1f0
  404f28:	add	x3, x3, #0x20
  404f2c:	b	404710 <ferror@plt+0x2f40>
  404f30:	adrp	x3, 419000 <ferror@plt+0x17830>
  404f34:	add	x3, x3, #0x1f0
  404f38:	mov	x2, x1
  404f3c:	add	x3, x3, #0x20
  404f40:	mov	x1, x0
  404f44:	mov	w0, #0x0                   	// #0
  404f48:	b	404710 <ferror@plt+0x2f40>
  404f4c:	nop
  404f50:	adrp	x3, 419000 <ferror@plt+0x17830>
  404f54:	add	x3, x3, #0x1f0
  404f58:	add	x3, x3, #0x20
  404f5c:	mov	x2, #0xffffffffffffffff    	// #-1
  404f60:	b	404710 <ferror@plt+0x2f40>
  404f64:	nop
  404f68:	adrp	x3, 419000 <ferror@plt+0x17830>
  404f6c:	add	x3, x3, #0x1f0
  404f70:	mov	x1, x0
  404f74:	add	x3, x3, #0x20
  404f78:	mov	x2, #0xffffffffffffffff    	// #-1
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	b	404710 <ferror@plt+0x2f40>
  404f84:	nop
  404f88:	sub	sp, sp, #0x50
  404f8c:	stp	x29, x30, [sp, #32]
  404f90:	add	x29, sp, #0x20
  404f94:	stp	x19, x20, [sp, #48]
  404f98:	mov	x19, x5
  404f9c:	mov	x20, x4
  404fa0:	str	x21, [sp, #64]
  404fa4:	mov	x5, x3
  404fa8:	mov	x21, x0
  404fac:	cbz	x1, 405188 <ferror@plt+0x39b8>
  404fb0:	mov	x4, x2
  404fb4:	mov	x3, x1
  404fb8:	adrp	x2, 406000 <ferror@plt+0x4830>
  404fbc:	mov	w1, #0x1                   	// #1
  404fc0:	add	x2, x2, #0xfa8
  404fc4:	bl	401680 <__fprintf_chk@plt>
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	adrp	x1, 406000 <ferror@plt+0x4830>
  404fd0:	mov	x0, #0x0                   	// #0
  404fd4:	add	x1, x1, #0xfc0
  404fd8:	bl	401750 <dcgettext@plt>
  404fdc:	mov	x3, x0
  404fe0:	mov	w4, #0x7e3                 	// #2019
  404fe4:	mov	w1, #0x1                   	// #1
  404fe8:	mov	x0, x21
  404fec:	adrp	x2, 407000 <ferror@plt+0x5830>
  404ff0:	add	x2, x2, #0x2b8
  404ff4:	bl	401680 <__fprintf_chk@plt>
  404ff8:	mov	w2, #0x5                   	// #5
  404ffc:	adrp	x1, 406000 <ferror@plt+0x4830>
  405000:	mov	x0, #0x0                   	// #0
  405004:	add	x1, x1, #0xfc8
  405008:	bl	401750 <dcgettext@plt>
  40500c:	mov	x1, x21
  405010:	bl	401760 <fputs_unlocked@plt>
  405014:	cmp	x19, #0x5
  405018:	b.eq	4051a4 <ferror@plt+0x39d4>  // b.none
  40501c:	b.hi	405070 <ferror@plt+0x38a0>  // b.pmore
  405020:	cmp	x19, #0x2
  405024:	b.eq	4051e4 <ferror@plt+0x3a14>  // b.none
  405028:	b.ls	4050e4 <ferror@plt+0x3914>  // b.plast
  40502c:	cmp	x19, #0x3
  405030:	b.eq	405264 <ferror@plt+0x3a94>  // b.none
  405034:	mov	w2, #0x5                   	// #5
  405038:	adrp	x1, 407000 <ferror@plt+0x5830>
  40503c:	mov	x0, #0x0                   	// #0
  405040:	add	x1, x1, #0xe0
  405044:	bl	401750 <dcgettext@plt>
  405048:	mov	x2, x0
  40504c:	ldp	x3, x4, [x20]
  405050:	mov	x0, x21
  405054:	ldp	x5, x6, [x20, #16]
  405058:	mov	w1, #0x1                   	// #1
  40505c:	ldp	x29, x30, [sp, #32]
  405060:	ldp	x19, x20, [sp, #48]
  405064:	ldr	x21, [sp, #64]
  405068:	add	sp, sp, #0x50
  40506c:	b	401680 <__fprintf_chk@plt>
  405070:	cmp	x19, #0x8
  405074:	b.eq	4052a0 <ferror@plt+0x3ad0>  // b.none
  405078:	b.ls	405128 <ferror@plt+0x3958>  // b.plast
  40507c:	cmp	x19, #0x9
  405080:	b.ne	405254 <ferror@plt+0x3a84>  // b.any
  405084:	adrp	x1, 407000 <ferror@plt+0x5830>
  405088:	add	x1, x1, #0x1b0
  40508c:	mov	w2, #0x5                   	// #5
  405090:	mov	x0, #0x0                   	// #0
  405094:	bl	401750 <dcgettext@plt>
  405098:	ldp	x7, x8, [x20, #32]
  40509c:	mov	x2, x0
  4050a0:	ldp	x3, x4, [x20]
  4050a4:	mov	x0, x21
  4050a8:	ldp	x5, x6, [x20, #16]
  4050ac:	str	x8, [sp]
  4050b0:	mov	w1, #0x1                   	// #1
  4050b4:	ldr	x8, [x20, #48]
  4050b8:	str	x8, [sp, #8]
  4050bc:	ldr	x8, [x20, #56]
  4050c0:	str	x8, [sp, #16]
  4050c4:	ldr	x8, [x20, #64]
  4050c8:	str	x8, [sp, #24]
  4050cc:	bl	401680 <__fprintf_chk@plt>
  4050d0:	ldp	x29, x30, [sp, #32]
  4050d4:	ldp	x19, x20, [sp, #48]
  4050d8:	ldr	x21, [sp, #64]
  4050dc:	add	sp, sp, #0x50
  4050e0:	ret
  4050e4:	cbz	x19, 405174 <ferror@plt+0x39a4>
  4050e8:	cmp	x19, #0x1
  4050ec:	b.ne	405254 <ferror@plt+0x3a84>  // b.any
  4050f0:	mov	w2, #0x5                   	// #5
  4050f4:	adrp	x1, 407000 <ferror@plt+0x5830>
  4050f8:	mov	x0, #0x0                   	// #0
  4050fc:	add	x1, x1, #0x98
  405100:	bl	401750 <dcgettext@plt>
  405104:	mov	x2, x0
  405108:	mov	w1, w19
  40510c:	mov	x0, x21
  405110:	ldr	x3, [x20]
  405114:	ldp	x29, x30, [sp, #32]
  405118:	ldp	x19, x20, [sp, #48]
  40511c:	ldr	x21, [sp, #64]
  405120:	add	sp, sp, #0x50
  405124:	b	401680 <__fprintf_chk@plt>
  405128:	cmp	x19, #0x6
  40512c:	b.eq	40521c <ferror@plt+0x3a4c>  // b.none
  405130:	cmp	x19, #0x7
  405134:	b.ne	405254 <ferror@plt+0x3a84>  // b.any
  405138:	mov	w2, #0x5                   	// #5
  40513c:	adrp	x1, 407000 <ferror@plt+0x5830>
  405140:	mov	x0, #0x0                   	// #0
  405144:	add	x1, x1, #0x150
  405148:	bl	401750 <dcgettext@plt>
  40514c:	mov	x2, x0
  405150:	ldp	x7, x8, [x20, #32]
  405154:	mov	x0, x21
  405158:	ldp	x3, x4, [x20]
  40515c:	mov	w1, #0x1                   	// #1
  405160:	ldp	x5, x6, [x20, #16]
  405164:	str	x8, [sp]
  405168:	ldr	x8, [x20, #48]
  40516c:	str	x8, [sp, #8]
  405170:	bl	401680 <__fprintf_chk@plt>
  405174:	ldp	x29, x30, [sp, #32]
  405178:	ldp	x19, x20, [sp, #48]
  40517c:	ldr	x21, [sp, #64]
  405180:	add	sp, sp, #0x50
  405184:	ret
  405188:	mov	x4, x3
  40518c:	mov	w1, #0x1                   	// #1
  405190:	mov	x3, x2
  405194:	adrp	x2, 406000 <ferror@plt+0x4830>
  405198:	add	x2, x2, #0xfb8
  40519c:	bl	401680 <__fprintf_chk@plt>
  4051a0:	b	404fc8 <ferror@plt+0x37f8>
  4051a4:	mov	w2, w19
  4051a8:	adrp	x1, 407000 <ferror@plt+0x5830>
  4051ac:	mov	x0, #0x0                   	// #0
  4051b0:	add	x1, x1, #0x100
  4051b4:	bl	401750 <dcgettext@plt>
  4051b8:	mov	x2, x0
  4051bc:	ldp	x3, x4, [x20]
  4051c0:	mov	x0, x21
  4051c4:	ldp	x5, x6, [x20, #16]
  4051c8:	mov	w1, #0x1                   	// #1
  4051cc:	ldp	x29, x30, [sp, #32]
  4051d0:	ldr	x7, [x20, #32]
  4051d4:	ldp	x19, x20, [sp, #48]
  4051d8:	ldr	x21, [sp, #64]
  4051dc:	add	sp, sp, #0x50
  4051e0:	b	401680 <__fprintf_chk@plt>
  4051e4:	mov	w2, #0x5                   	// #5
  4051e8:	adrp	x1, 407000 <ferror@plt+0x5830>
  4051ec:	mov	x0, #0x0                   	// #0
  4051f0:	add	x1, x1, #0xa8
  4051f4:	bl	401750 <dcgettext@plt>
  4051f8:	mov	x2, x0
  4051fc:	ldp	x3, x4, [x20]
  405200:	mov	x0, x21
  405204:	ldp	x29, x30, [sp, #32]
  405208:	mov	w1, #0x1                   	// #1
  40520c:	ldp	x19, x20, [sp, #48]
  405210:	ldr	x21, [sp, #64]
  405214:	add	sp, sp, #0x50
  405218:	b	401680 <__fprintf_chk@plt>
  40521c:	mov	w2, #0x5                   	// #5
  405220:	adrp	x1, 407000 <ferror@plt+0x5830>
  405224:	mov	x0, #0x0                   	// #0
  405228:	add	x1, x1, #0x128
  40522c:	bl	401750 <dcgettext@plt>
  405230:	mov	x2, x0
  405234:	ldp	x3, x4, [x20]
  405238:	mov	x0, x21
  40523c:	ldp	x5, x6, [x20, #16]
  405240:	mov	w1, #0x1                   	// #1
  405244:	ldp	x7, x8, [x20, #32]
  405248:	str	x8, [sp]
  40524c:	bl	401680 <__fprintf_chk@plt>
  405250:	b	405174 <ferror@plt+0x39a4>
  405254:	adrp	x1, 407000 <ferror@plt+0x5830>
  405258:	mov	w2, #0x5                   	// #5
  40525c:	add	x1, x1, #0x1e8
  405260:	b	405090 <ferror@plt+0x38c0>
  405264:	mov	w2, #0x5                   	// #5
  405268:	adrp	x1, 407000 <ferror@plt+0x5830>
  40526c:	mov	x0, #0x0                   	// #0
  405270:	add	x1, x1, #0xc0
  405274:	bl	401750 <dcgettext@plt>
  405278:	mov	x2, x0
  40527c:	ldp	x3, x4, [x20]
  405280:	mov	x0, x21
  405284:	ldr	x5, [x20, #16]
  405288:	mov	w1, #0x1                   	// #1
  40528c:	ldp	x29, x30, [sp, #32]
  405290:	ldp	x19, x20, [sp, #48]
  405294:	ldr	x21, [sp, #64]
  405298:	add	sp, sp, #0x50
  40529c:	b	401680 <__fprintf_chk@plt>
  4052a0:	mov	w2, #0x5                   	// #5
  4052a4:	adrp	x1, 407000 <ferror@plt+0x5830>
  4052a8:	mov	x0, #0x0                   	// #0
  4052ac:	add	x1, x1, #0x180
  4052b0:	bl	401750 <dcgettext@plt>
  4052b4:	mov	x2, x0
  4052b8:	ldp	x7, x8, [x20, #32]
  4052bc:	mov	x0, x21
  4052c0:	ldp	x3, x4, [x20]
  4052c4:	mov	w1, #0x1                   	// #1
  4052c8:	ldp	x5, x6, [x20, #16]
  4052cc:	str	x8, [sp]
  4052d0:	ldr	x8, [x20, #48]
  4052d4:	str	x8, [sp, #8]
  4052d8:	ldr	x8, [x20, #56]
  4052dc:	str	x8, [sp, #16]
  4052e0:	bl	401680 <__fprintf_chk@plt>
  4052e4:	b	405174 <ferror@plt+0x39a4>
  4052e8:	ldr	x5, [x4]
  4052ec:	cbz	x5, 405308 <ferror@plt+0x3b38>
  4052f0:	mov	x5, #0x0                   	// #0
  4052f4:	nop
  4052f8:	add	x5, x5, #0x1
  4052fc:	ldr	x6, [x4, x5, lsl #3]
  405300:	cbnz	x6, 4052f8 <ferror@plt+0x3b28>
  405304:	b	404f88 <ferror@plt+0x37b8>
  405308:	mov	x5, #0x0                   	// #0
  40530c:	b	404f88 <ferror@plt+0x37b8>
  405310:	stp	x29, x30, [sp, #-96]!
  405314:	mov	x5, #0x0                   	// #0
  405318:	mov	x29, sp
  40531c:	add	x8, sp, #0x10
  405320:	ldr	w7, [x4, #24]
  405324:	ldp	x6, x11, [x4]
  405328:	b	405350 <ferror@plt+0x3b80>
  40532c:	mov	x4, x6
  405330:	add	x8, x8, #0x8
  405334:	and	x6, x10, #0xfffffffffffffff8
  405338:	ldr	x4, [x4]
  40533c:	stur	x4, [x8, #-8]
  405340:	cbz	x4, 405380 <ferror@plt+0x3bb0>
  405344:	add	x5, x5, #0x1
  405348:	cmp	x5, #0xa
  40534c:	b.eq	405380 <ferror@plt+0x3bb0>  // b.none
  405350:	add	x10, x6, #0xf
  405354:	add	w9, w7, #0x8
  405358:	tbz	w7, #31, 40532c <ferror@plt+0x3b5c>
  40535c:	add	x4, x11, w7, sxtw
  405360:	add	x10, x6, #0xf
  405364:	mov	w7, w9
  405368:	cmp	w9, #0x0
  40536c:	b.gt	40532c <ferror@plt+0x3b5c>
  405370:	ldr	x4, [x4]
  405374:	str	x4, [x8]
  405378:	add	x8, x8, #0x8
  40537c:	cbnz	x4, 405344 <ferror@plt+0x3b74>
  405380:	add	x4, sp, #0x10
  405384:	bl	404f88 <ferror@plt+0x37b8>
  405388:	ldp	x29, x30, [sp], #96
  40538c:	ret
  405390:	stp	x29, x30, [sp, #-288]!
  405394:	mov	w12, #0xffffffe0            	// #-32
  405398:	mov	w13, #0xffffff80            	// #-128
  40539c:	mov	x29, sp
  4053a0:	add	x14, sp, #0x100
  4053a4:	add	x11, sp, #0x120
  4053a8:	add	x9, sp, #0x30
  4053ac:	mov	w8, w12
  4053b0:	mov	x10, #0x0                   	// #0
  4053b4:	stp	x11, x11, [sp, #16]
  4053b8:	str	x14, [sp, #32]
  4053bc:	stp	w12, w13, [sp, #40]
  4053c0:	str	q0, [sp, #128]
  4053c4:	str	q1, [sp, #144]
  4053c8:	str	q2, [sp, #160]
  4053cc:	str	q3, [sp, #176]
  4053d0:	str	q4, [sp, #192]
  4053d4:	str	q5, [sp, #208]
  4053d8:	str	q6, [sp, #224]
  4053dc:	str	q7, [sp, #240]
  4053e0:	stp	x4, x5, [sp, #256]
  4053e4:	stp	x6, x7, [sp, #272]
  4053e8:	b	405410 <ferror@plt+0x3c40>
  4053ec:	mov	x4, x11
  4053f0:	add	x9, x9, #0x8
  4053f4:	add	x11, x11, #0x8
  4053f8:	ldr	x4, [x4]
  4053fc:	stur	x4, [x9, #-8]
  405400:	cbz	x4, 40543c <ferror@plt+0x3c6c>
  405404:	add	x10, x10, #0x1
  405408:	cmp	x10, #0xa
  40540c:	b.eq	40543c <ferror@plt+0x3c6c>  // b.none
  405410:	add	w5, w8, #0x8
  405414:	tbz	w8, #31, 4053ec <ferror@plt+0x3c1c>
  405418:	add	x4, sp, #0x120
  40541c:	cmp	w5, #0x0
  405420:	add	x4, x4, w8, sxtw
  405424:	mov	w8, w5
  405428:	b.gt	4053ec <ferror@plt+0x3c1c>
  40542c:	ldr	x4, [x4]
  405430:	str	x4, [x9]
  405434:	add	x9, x9, #0x8
  405438:	cbnz	x4, 405404 <ferror@plt+0x3c34>
  40543c:	add	x4, sp, #0x30
  405440:	mov	x5, x10
  405444:	bl	404f88 <ferror@plt+0x37b8>
  405448:	ldp	x29, x30, [sp], #288
  40544c:	ret
  405450:	stp	x29, x30, [sp, #-16]!
  405454:	mov	w2, #0x5                   	// #5
  405458:	adrp	x1, 407000 <ferror@plt+0x5830>
  40545c:	mov	x29, sp
  405460:	add	x1, x1, #0x228
  405464:	mov	x0, #0x0                   	// #0
  405468:	bl	401750 <dcgettext@plt>
  40546c:	mov	x1, x0
  405470:	adrp	x2, 407000 <ferror@plt+0x5830>
  405474:	mov	w0, #0x1                   	// #1
  405478:	add	x2, x2, #0x240
  40547c:	bl	4015a0 <__printf_chk@plt>
  405480:	mov	w2, #0x5                   	// #5
  405484:	adrp	x1, 407000 <ferror@plt+0x5830>
  405488:	mov	x0, #0x0                   	// #0
  40548c:	add	x1, x1, #0x258
  405490:	bl	401750 <dcgettext@plt>
  405494:	mov	x1, x0
  405498:	adrp	x3, 406000 <ferror@plt+0x4830>
  40549c:	add	x3, x3, #0x4b8
  4054a0:	adrp	x2, 406000 <ferror@plt+0x4830>
  4054a4:	mov	w0, #0x1                   	// #1
  4054a8:	add	x2, x2, #0x4e0
  4054ac:	bl	4015a0 <__printf_chk@plt>
  4054b0:	mov	w2, #0x5                   	// #5
  4054b4:	adrp	x1, 407000 <ferror@plt+0x5830>
  4054b8:	mov	x0, #0x0                   	// #0
  4054bc:	add	x1, x1, #0x270
  4054c0:	bl	401750 <dcgettext@plt>
  4054c4:	ldp	x29, x30, [sp], #16
  4054c8:	adrp	x1, 419000 <ferror@plt+0x17830>
  4054cc:	ldr	x1, [x1, #616]
  4054d0:	b	401760 <fputs_unlocked@plt>
  4054d4:	nop
  4054d8:	stp	x29, x30, [sp, #-32]!
  4054dc:	mov	x29, sp
  4054e0:	str	x19, [sp, #16]
  4054e4:	mov	x19, x0
  4054e8:	bl	401550 <malloc@plt>
  4054ec:	cmp	x0, #0x0
  4054f0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4054f4:	b.ne	405504 <ferror@plt+0x3d34>  // b.any
  4054f8:	ldr	x19, [sp, #16]
  4054fc:	ldp	x29, x30, [sp], #32
  405500:	ret
  405504:	bl	405730 <ferror@plt+0x3f60>
  405508:	umulh	x2, x0, x1
  40550c:	mul	x0, x0, x1
  405510:	cmp	x2, #0x0
  405514:	cset	x1, ne  // ne = any
  405518:	tbnz	x0, #63, 405524 <ferror@plt+0x3d54>
  40551c:	cbnz	x1, 405524 <ferror@plt+0x3d54>
  405520:	b	4054d8 <ferror@plt+0x3d08>
  405524:	stp	x29, x30, [sp, #-16]!
  405528:	mov	x29, sp
  40552c:	bl	405730 <ferror@plt+0x3f60>
  405530:	b	4054d8 <ferror@plt+0x3d08>
  405534:	nop
  405538:	stp	x29, x30, [sp, #-32]!
  40553c:	cmp	x1, #0x0
  405540:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405544:	mov	x29, sp
  405548:	b.ne	405570 <ferror@plt+0x3da0>  // b.any
  40554c:	str	x19, [sp, #16]
  405550:	mov	x19, x1
  405554:	bl	4015d0 <realloc@plt>
  405558:	cmp	x0, #0x0
  40555c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405560:	b.ne	405580 <ferror@plt+0x3db0>  // b.any
  405564:	ldr	x19, [sp, #16]
  405568:	ldp	x29, x30, [sp], #32
  40556c:	ret
  405570:	bl	4016c0 <free@plt>
  405574:	mov	x0, #0x0                   	// #0
  405578:	ldp	x29, x30, [sp], #32
  40557c:	ret
  405580:	bl	405730 <ferror@plt+0x3f60>
  405584:	nop
  405588:	umulh	x3, x1, x2
  40558c:	mul	x1, x1, x2
  405590:	cmp	x3, #0x0
  405594:	cset	x2, ne  // ne = any
  405598:	tbnz	x1, #63, 4055a4 <ferror@plt+0x3dd4>
  40559c:	cbnz	x2, 4055a4 <ferror@plt+0x3dd4>
  4055a0:	b	405538 <ferror@plt+0x3d68>
  4055a4:	stp	x29, x30, [sp, #-16]!
  4055a8:	mov	x29, sp
  4055ac:	bl	405730 <ferror@plt+0x3f60>
  4055b0:	mov	x4, x1
  4055b4:	ldr	x3, [x1]
  4055b8:	cbz	x0, 4055e4 <ferror@plt+0x3e14>
  4055bc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4055c0:	movk	x1, #0x5554
  4055c4:	udiv	x1, x1, x2
  4055c8:	cmp	x1, x3
  4055cc:	b.ls	405600 <ferror@plt+0x3e30>  // b.plast
  4055d0:	add	x1, x3, #0x1
  4055d4:	add	x3, x1, x3, lsr #1
  4055d8:	mul	x1, x3, x2
  4055dc:	str	x3, [x4]
  4055e0:	b	405538 <ferror@plt+0x3d68>
  4055e4:	cbz	x3, 40560c <ferror@plt+0x3e3c>
  4055e8:	umulh	x5, x3, x2
  4055ec:	mul	x1, x3, x2
  4055f0:	cmp	x5, #0x0
  4055f4:	cset	x2, ne  // ne = any
  4055f8:	tbnz	x1, #63, 405600 <ferror@plt+0x3e30>
  4055fc:	cbz	x2, 4055dc <ferror@plt+0x3e0c>
  405600:	stp	x29, x30, [sp, #-16]!
  405604:	mov	x29, sp
  405608:	bl	405730 <ferror@plt+0x3f60>
  40560c:	mov	x3, #0x80                  	// #128
  405610:	cmp	x2, x3
  405614:	udiv	x3, x3, x2
  405618:	cinc	x3, x3, hi  // hi = pmore
  40561c:	b	4055e8 <ferror@plt+0x3e18>
  405620:	mov	x2, x1
  405624:	ldr	x1, [x1]
  405628:	cbz	x0, 40564c <ferror@plt+0x3e7c>
  40562c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405630:	movk	x3, #0x5553
  405634:	cmp	x1, x3
  405638:	b.hi	405664 <ferror@plt+0x3e94>  // b.pmore
  40563c:	add	x3, x1, #0x1
  405640:	add	x1, x3, x1, lsr #1
  405644:	str	x1, [x2]
  405648:	b	405538 <ferror@plt+0x3d68>
  40564c:	cmp	x1, #0x0
  405650:	cbnz	x1, 405660 <ferror@plt+0x3e90>
  405654:	mov	x1, #0x80                  	// #128
  405658:	str	x1, [x2]
  40565c:	b	405538 <ferror@plt+0x3d68>
  405660:	b.ge	405644 <ferror@plt+0x3e74>  // b.tcont
  405664:	stp	x29, x30, [sp, #-16]!
  405668:	mov	x29, sp
  40566c:	bl	405730 <ferror@plt+0x3f60>
  405670:	stp	x29, x30, [sp, #-32]!
  405674:	mov	x29, sp
  405678:	str	x19, [sp, #16]
  40567c:	mov	x19, x0
  405680:	bl	4054d8 <ferror@plt+0x3d08>
  405684:	mov	x2, x19
  405688:	mov	w1, #0x0                   	// #0
  40568c:	ldr	x19, [sp, #16]
  405690:	ldp	x29, x30, [sp], #32
  405694:	b	4015b0 <memset@plt>
  405698:	umulh	x4, x0, x1
  40569c:	stp	x29, x30, [sp, #-16]!
  4056a0:	mul	x2, x0, x1
  4056a4:	cmp	x4, #0x0
  4056a8:	mov	x29, sp
  4056ac:	cset	x3, ne  // ne = any
  4056b0:	tbnz	x2, #63, 4056c8 <ferror@plt+0x3ef8>
  4056b4:	cbnz	x3, 4056c8 <ferror@plt+0x3ef8>
  4056b8:	bl	4015c0 <calloc@plt>
  4056bc:	cbz	x0, 4056c8 <ferror@plt+0x3ef8>
  4056c0:	ldp	x29, x30, [sp], #16
  4056c4:	ret
  4056c8:	bl	405730 <ferror@plt+0x3f60>
  4056cc:	nop
  4056d0:	stp	x29, x30, [sp, #-32]!
  4056d4:	mov	x29, sp
  4056d8:	stp	x19, x20, [sp, #16]
  4056dc:	mov	x19, x1
  4056e0:	mov	x20, x0
  4056e4:	mov	x0, x1
  4056e8:	bl	4054d8 <ferror@plt+0x3d08>
  4056ec:	mov	x2, x19
  4056f0:	mov	x1, x20
  4056f4:	ldp	x19, x20, [sp, #16]
  4056f8:	ldp	x29, x30, [sp], #32
  4056fc:	b	401460 <memcpy@plt>
  405700:	stp	x29, x30, [sp, #-32]!
  405704:	mov	x29, sp
  405708:	str	x19, [sp, #16]
  40570c:	mov	x19, x0
  405710:	bl	4014a0 <strlen@plt>
  405714:	mov	x1, x0
  405718:	mov	x0, x19
  40571c:	add	x1, x1, #0x1
  405720:	ldr	x19, [sp, #16]
  405724:	ldp	x29, x30, [sp], #32
  405728:	b	4056d0 <ferror@plt+0x3f00>
  40572c:	nop
  405730:	stp	x29, x30, [sp, #-32]!
  405734:	adrp	x0, 419000 <ferror@plt+0x17830>
  405738:	mov	w2, #0x5                   	// #5
  40573c:	mov	x29, sp
  405740:	str	x19, [sp, #16]
  405744:	adrp	x1, 407000 <ferror@plt+0x5830>
  405748:	ldr	w19, [x0, #488]
  40574c:	add	x1, x1, #0x2e8
  405750:	mov	x0, #0x0                   	// #0
  405754:	bl	401750 <dcgettext@plt>
  405758:	adrp	x2, 406000 <ferror@plt+0x4830>
  40575c:	mov	x3, x0
  405760:	add	x2, x2, #0xac0
  405764:	mov	w0, w19
  405768:	mov	w1, #0x0                   	// #0
  40576c:	bl	4014c0 <error@plt>
  405770:	bl	401610 <abort@plt>
  405774:	nop
  405778:	stp	x29, x30, [sp, #-16]!
  40577c:	mov	x29, sp
  405780:	bl	4016f0 <strndup@plt>
  405784:	cbz	x0, 405790 <ferror@plt+0x3fc0>
  405788:	ldp	x29, x30, [sp], #16
  40578c:	ret
  405790:	bl	405730 <ferror@plt+0x3f60>
  405794:	nop
  405798:	stp	x29, x30, [sp, #-32]!
  40579c:	mov	x29, sp
  4057a0:	stp	x19, x20, [sp, #16]
  4057a4:	mov	x19, x0
  4057a8:	bl	401510 <fileno@plt>
  4057ac:	tbnz	w0, #31, 405808 <ferror@plt+0x4038>
  4057b0:	mov	x0, x19
  4057b4:	bl	401770 <__freading@plt>
  4057b8:	cbnz	w0, 4057ec <ferror@plt+0x401c>
  4057bc:	mov	x0, x19
  4057c0:	bl	405828 <ferror@plt+0x4058>
  4057c4:	cbz	w0, 405808 <ferror@plt+0x4038>
  4057c8:	bl	4017a0 <__errno_location@plt>
  4057cc:	mov	x20, x0
  4057d0:	mov	x0, x19
  4057d4:	ldr	w19, [x20]
  4057d8:	bl	401520 <fclose@plt>
  4057dc:	cbnz	w19, 405818 <ferror@plt+0x4048>
  4057e0:	ldp	x19, x20, [sp, #16]
  4057e4:	ldp	x29, x30, [sp], #32
  4057e8:	ret
  4057ec:	mov	x0, x19
  4057f0:	bl	401510 <fileno@plt>
  4057f4:	mov	w2, #0x1                   	// #1
  4057f8:	mov	x1, #0x0                   	// #0
  4057fc:	bl	4014f0 <lseek@plt>
  405800:	cmn	x0, #0x1
  405804:	b.ne	4057bc <ferror@plt+0x3fec>  // b.any
  405808:	mov	x0, x19
  40580c:	ldp	x19, x20, [sp, #16]
  405810:	ldp	x29, x30, [sp], #32
  405814:	b	401520 <fclose@plt>
  405818:	mov	w0, #0xffffffff            	// #-1
  40581c:	str	w19, [x20]
  405820:	b	4057e0 <ferror@plt+0x4010>
  405824:	nop
  405828:	stp	x29, x30, [sp, #-32]!
  40582c:	mov	x29, sp
  405830:	str	x19, [sp, #16]
  405834:	mov	x19, x0
  405838:	cbz	x0, 40584c <ferror@plt+0x407c>
  40583c:	bl	401770 <__freading@plt>
  405840:	cbz	w0, 40584c <ferror@plt+0x407c>
  405844:	ldr	w0, [x19]
  405848:	tbnz	w0, #8, 40585c <ferror@plt+0x408c>
  40584c:	mov	x0, x19
  405850:	ldr	x19, [sp, #16]
  405854:	ldp	x29, x30, [sp], #32
  405858:	b	401720 <fflush@plt>
  40585c:	mov	x0, x19
  405860:	mov	w2, #0x1                   	// #1
  405864:	mov	x1, #0x0                   	// #0
  405868:	bl	4058b0 <ferror@plt+0x40e0>
  40586c:	mov	x0, x19
  405870:	ldr	x19, [sp, #16]
  405874:	ldp	x29, x30, [sp], #32
  405878:	b	401720 <fflush@plt>
  40587c:	nop
  405880:	mov	x2, x0
  405884:	ldp	x0, x3, [x0, #32]
  405888:	cmp	x3, x0
  40588c:	b.hi	4058a4 <ferror@plt+0x40d4>  // b.pmore
  405890:	ldp	x0, x2, [x2, #8]
  405894:	subs	x2, x2, x0
  405898:	b.eq	4058a4 <ferror@plt+0x40d4>  // b.none
  40589c:	str	x2, [x1]
  4058a0:	ret
  4058a4:	mov	x0, #0x0                   	// #0
  4058a8:	ret
  4058ac:	nop
  4058b0:	stp	x29, x30, [sp, #-48]!
  4058b4:	mov	x29, sp
  4058b8:	ldp	x3, x4, [x0, #8]
  4058bc:	str	x19, [sp, #16]
  4058c0:	mov	x19, x0
  4058c4:	cmp	x4, x3
  4058c8:	b.eq	4058dc <ferror@plt+0x410c>  // b.none
  4058cc:	mov	x0, x19
  4058d0:	ldr	x19, [sp, #16]
  4058d4:	ldp	x29, x30, [sp], #48
  4058d8:	b	4016b0 <fseeko@plt>
  4058dc:	ldp	x3, x4, [x0, #32]
  4058e0:	cmp	x4, x3
  4058e4:	b.ne	4058cc <ferror@plt+0x40fc>  // b.any
  4058e8:	ldr	x3, [x0, #72]
  4058ec:	cbnz	x3, 4058cc <ferror@plt+0x40fc>
  4058f0:	str	x1, [sp, #32]
  4058f4:	str	w2, [sp, #44]
  4058f8:	bl	401510 <fileno@plt>
  4058fc:	ldr	w2, [sp, #44]
  405900:	ldr	x1, [sp, #32]
  405904:	bl	4014f0 <lseek@plt>
  405908:	mov	x1, x0
  40590c:	cmn	x0, #0x1
  405910:	b.eq	405928 <ferror@plt+0x4158>  // b.none
  405914:	ldr	w2, [x19]
  405918:	mov	w0, #0x0                   	// #0
  40591c:	str	x1, [x19, #144]
  405920:	and	w1, w2, #0xffffffef
  405924:	str	w1, [x19]
  405928:	ldr	x19, [sp, #16]
  40592c:	ldp	x29, x30, [sp], #48
  405930:	ret
  405934:	nop
  405938:	stp	x29, x30, [sp, #-64]!
  40593c:	cmp	x0, #0x0
  405940:	add	x4, sp, #0x3c
  405944:	mov	x29, sp
  405948:	stp	x19, x20, [sp, #16]
  40594c:	csel	x19, x4, x0, eq  // eq = none
  405950:	mov	x20, x2
  405954:	mov	x0, x19
  405958:	str	x21, [sp, #32]
  40595c:	mov	x21, x1
  405960:	bl	401450 <mbrtowc@plt>
  405964:	cmp	x20, #0x0
  405968:	mov	x20, x0
  40596c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  405970:	b.hi	405988 <ferror@plt+0x41b8>  // b.pmore
  405974:	mov	x0, x20
  405978:	ldp	x19, x20, [sp, #16]
  40597c:	ldr	x21, [sp, #32]
  405980:	ldp	x29, x30, [sp], #64
  405984:	ret
  405988:	mov	w0, #0x0                   	// #0
  40598c:	bl	405ba8 <ferror@plt+0x43d8>
  405990:	tst	w0, #0xff
  405994:	b.ne	405974 <ferror@plt+0x41a4>  // b.any
  405998:	ldrb	w0, [x21]
  40599c:	mov	x20, #0x1                   	// #1
  4059a0:	str	w0, [x19]
  4059a4:	mov	x0, x20
  4059a8:	ldp	x19, x20, [sp, #16]
  4059ac:	ldr	x21, [sp, #32]
  4059b0:	ldp	x29, x30, [sp], #64
  4059b4:	ret
  4059b8:	stp	x29, x30, [sp, #-32]!
  4059bc:	mov	x29, sp
  4059c0:	stp	x19, x20, [sp, #16]
  4059c4:	mov	x19, x0
  4059c8:	bl	401500 <__fpending@plt>
  4059cc:	mov	x20, x0
  4059d0:	mov	x0, x19
  4059d4:	ldr	w19, [x19]
  4059d8:	and	w19, w19, #0x20
  4059dc:	bl	405798 <ferror@plt+0x3fc8>
  4059e0:	cbnz	w19, 405a08 <ferror@plt+0x4238>
  4059e4:	cbz	w0, 4059fc <ferror@plt+0x422c>
  4059e8:	cbnz	x20, 405a20 <ferror@plt+0x4250>
  4059ec:	bl	4017a0 <__errno_location@plt>
  4059f0:	ldr	w0, [x0]
  4059f4:	cmp	w0, #0x9
  4059f8:	csetm	w0, ne  // ne = any
  4059fc:	ldp	x19, x20, [sp, #16]
  405a00:	ldp	x29, x30, [sp], #32
  405a04:	ret
  405a08:	cbnz	w0, 405a20 <ferror@plt+0x4250>
  405a0c:	bl	4017a0 <__errno_location@plt>
  405a10:	mov	x1, x0
  405a14:	mov	w0, #0xffffffff            	// #-1
  405a18:	str	wzr, [x1]
  405a1c:	b	4059fc <ferror@plt+0x422c>
  405a20:	mov	w0, #0xffffffff            	// #-1
  405a24:	b	4059fc <ferror@plt+0x422c>
  405a28:	cbz	x1, 405ae8 <ferror@plt+0x4318>
  405a2c:	mov	x12, #0x1040                	// #4160
  405a30:	sub	sp, sp, x12
  405a34:	stp	x29, x30, [sp]
  405a38:	mov	x29, sp
  405a3c:	stp	x19, x20, [sp, #16]
  405a40:	mov	x19, x1
  405a44:	stp	x21, x22, [sp, #32]
  405a48:	mov	x21, x0
  405a4c:	bl	405c48 <ferror@plt+0x4478>
  405a50:	mov	x20, x0
  405a54:	cbz	x0, 405af0 <ferror@plt+0x4320>
  405a58:	add	x22, sp, #0x40
  405a5c:	b	405a70 <ferror@plt+0x42a0>
  405a60:	subs	x19, x19, #0x1
  405a64:	b.eq	405b44 <ferror@plt+0x4374>  // b.none
  405a68:	subs	x20, x20, #0x1
  405a6c:	b.eq	405af0 <ferror@plt+0x4320>  // b.none
  405a70:	mov	x1, x22
  405a74:	mov	x0, x21
  405a78:	bl	405880 <ferror@plt+0x40b0>
  405a7c:	mov	x1, x0
  405a80:	mov	x0, x21
  405a84:	cbz	x1, 405ab4 <ferror@plt+0x42e4>
  405a88:	ldr	x1, [sp, #64]
  405a8c:	cmp	x1, x19
  405a90:	csel	x2, x1, x19, ls  // ls = plast
  405a94:	cbz	x1, 405ab4 <ferror@plt+0x42e4>
  405a98:	ldr	x1, [x21, #8]
  405a9c:	subs	x19, x19, x2
  405aa0:	add	x1, x1, x2
  405aa4:	str	x1, [x21, #8]
  405aa8:	b.eq	405b44 <ferror@plt+0x4374>  // b.none
  405aac:	subs	x20, x20, x2
  405ab0:	b.eq	405af0 <ferror@plt+0x4320>  // b.none
  405ab4:	bl	401590 <fgetc@plt>
  405ab8:	cmn	w0, #0x1
  405abc:	b.ne	405a60 <ferror@plt+0x4290>  // b.any
  405ac0:	mov	x0, x21
  405ac4:	bl	4017d0 <ferror@plt>
  405ac8:	cmp	w0, #0x0
  405acc:	csetm	w0, ne  // ne = any
  405ad0:	mov	x12, #0x1040                	// #4160
  405ad4:	ldp	x29, x30, [sp]
  405ad8:	ldp	x19, x20, [sp, #16]
  405adc:	ldp	x21, x22, [sp, #32]
  405ae0:	add	sp, sp, x12
  405ae4:	ret
  405ae8:	mov	w0, #0x0                   	// #0
  405aec:	ret
  405af0:	mov	x0, x21
  405af4:	bl	401510 <fileno@plt>
  405af8:	tbz	w0, #31, 405b60 <ferror@plt+0x4390>
  405afc:	add	x22, sp, #0x40
  405b00:	str	x23, [sp, #48]
  405b04:	mov	x23, #0x1000                	// #4096
  405b08:	b	405b14 <ferror@plt+0x4344>
  405b0c:	subs	x19, x19, x20
  405b10:	b.eq	405b84 <ferror@plt+0x43b4>  // b.none
  405b14:	cmp	x19, #0x1, lsl #12
  405b18:	mov	x4, x21
  405b1c:	csel	x20, x19, x23, ls  // ls = plast
  405b20:	mov	x0, x22
  405b24:	mov	x3, x20
  405b28:	mov	x2, #0x1                   	// #1
  405b2c:	mov	x1, #0x1000                	// #4096
  405b30:	bl	4015e0 <__fread_chk@plt>
  405b34:	cmp	x20, x0
  405b38:	b.ls	405b0c <ferror@plt+0x433c>  // b.plast
  405b3c:	ldr	x23, [sp, #48]
  405b40:	b	405ac0 <ferror@plt+0x42f0>
  405b44:	mov	w0, #0x0                   	// #0
  405b48:	mov	x12, #0x1040                	// #4160
  405b4c:	ldp	x29, x30, [sp]
  405b50:	ldp	x19, x20, [sp, #16]
  405b54:	ldp	x21, x22, [sp, #32]
  405b58:	add	sp, sp, x12
  405b5c:	ret
  405b60:	mov	w2, #0x1                   	// #1
  405b64:	mov	x1, #0x0                   	// #0
  405b68:	bl	4014f0 <lseek@plt>
  405b6c:	tbnz	x0, #63, 405afc <ferror@plt+0x432c>
  405b70:	mov	x1, x19
  405b74:	mov	x0, x21
  405b78:	mov	w2, #0x1                   	// #1
  405b7c:	bl	4058b0 <ferror@plt+0x40e0>
  405b80:	b	405ad0 <ferror@plt+0x4300>
  405b84:	mov	w0, #0x0                   	// #0
  405b88:	mov	x12, #0x1040                	// #4160
  405b8c:	ldp	x29, x30, [sp]
  405b90:	ldp	x19, x20, [sp, #16]
  405b94:	ldp	x21, x22, [sp, #32]
  405b98:	ldr	x23, [sp, #48]
  405b9c:	add	sp, sp, x12
  405ba0:	ret
  405ba4:	nop
  405ba8:	stp	x29, x30, [sp, #-16]!
  405bac:	mov	x1, #0x0                   	// #0
  405bb0:	mov	x29, sp
  405bb4:	bl	4017c0 <setlocale@plt>
  405bb8:	mov	w1, #0x1                   	// #1
  405bbc:	cbz	x0, 405be0 <ferror@plt+0x4410>
  405bc0:	ldrb	w1, [x0]
  405bc4:	cmp	w1, #0x43
  405bc8:	b.eq	405bec <ferror@plt+0x441c>  // b.none
  405bcc:	adrp	x1, 407000 <ferror@plt+0x5830>
  405bd0:	add	x1, x1, #0x300
  405bd4:	bl	401690 <strcmp@plt>
  405bd8:	cmp	w0, #0x0
  405bdc:	cset	w1, ne  // ne = any
  405be0:	mov	w0, w1
  405be4:	ldp	x29, x30, [sp], #16
  405be8:	ret
  405bec:	ldrb	w2, [x0, #1]
  405bf0:	mov	w1, #0x0                   	// #0
  405bf4:	cbnz	w2, 405bcc <ferror@plt+0x43fc>
  405bf8:	mov	w0, w1
  405bfc:	ldp	x29, x30, [sp], #16
  405c00:	ret
  405c04:	nop
  405c08:	stp	x29, x30, [sp, #-16]!
  405c0c:	mov	w0, #0xe                   	// #14
  405c10:	mov	x29, sp
  405c14:	bl	401530 <nl_langinfo@plt>
  405c18:	cbz	x0, 405c38 <ferror@plt+0x4468>
  405c1c:	ldrb	w2, [x0]
  405c20:	adrp	x1, 407000 <ferror@plt+0x5830>
  405c24:	add	x1, x1, #0x308
  405c28:	cmp	w2, #0x0
  405c2c:	csel	x0, x1, x0, eq  // eq = none
  405c30:	ldp	x29, x30, [sp], #16
  405c34:	ret
  405c38:	ldp	x29, x30, [sp], #16
  405c3c:	adrp	x0, 407000 <ferror@plt+0x5830>
  405c40:	add	x0, x0, #0x308
  405c44:	ret
  405c48:	ldp	x1, x2, [x0, #32]
  405c4c:	cmp	x2, x1
  405c50:	b.hi	405c7c <ferror@plt+0x44ac>  // b.pmore
  405c54:	ldp	x3, x1, [x0, #8]
  405c58:	ldr	w2, [x0]
  405c5c:	sub	x1, x1, x3
  405c60:	tbz	w2, #8, 405c74 <ferror@plt+0x44a4>
  405c64:	ldr	x2, [x0, #72]
  405c68:	ldr	x0, [x0, #88]
  405c6c:	sub	x0, x0, x2
  405c70:	add	x1, x1, x0
  405c74:	mov	x0, x1
  405c78:	ret
  405c7c:	mov	x0, #0x0                   	// #0
  405c80:	ret
  405c84:	nop
  405c88:	stp	x29, x30, [sp, #-64]!
  405c8c:	mov	x29, sp
  405c90:	stp	x19, x20, [sp, #16]
  405c94:	adrp	x20, 418000 <ferror@plt+0x16830>
  405c98:	add	x20, x20, #0xdf0
  405c9c:	stp	x21, x22, [sp, #32]
  405ca0:	adrp	x21, 418000 <ferror@plt+0x16830>
  405ca4:	add	x21, x21, #0xde8
  405ca8:	sub	x20, x20, x21
  405cac:	mov	w22, w0
  405cb0:	stp	x23, x24, [sp, #48]
  405cb4:	mov	x23, x1
  405cb8:	mov	x24, x2
  405cbc:	bl	401410 <mbrtowc@plt-0x40>
  405cc0:	cmp	xzr, x20, asr #3
  405cc4:	b.eq	405cf0 <ferror@plt+0x4520>  // b.none
  405cc8:	asr	x20, x20, #3
  405ccc:	mov	x19, #0x0                   	// #0
  405cd0:	ldr	x3, [x21, x19, lsl #3]
  405cd4:	mov	x2, x24
  405cd8:	add	x19, x19, #0x1
  405cdc:	mov	x1, x23
  405ce0:	mov	w0, w22
  405ce4:	blr	x3
  405ce8:	cmp	x20, x19
  405cec:	b.ne	405cd0 <ferror@plt+0x4500>  // b.any
  405cf0:	ldp	x19, x20, [sp, #16]
  405cf4:	ldp	x21, x22, [sp, #32]
  405cf8:	ldp	x23, x24, [sp, #48]
  405cfc:	ldp	x29, x30, [sp], #64
  405d00:	ret
  405d04:	nop
  405d08:	ret
  405d0c:	nop
  405d10:	adrp	x2, 419000 <ferror@plt+0x17830>
  405d14:	mov	x1, #0x0                   	// #0
  405d18:	ldr	x2, [x2, #464]
  405d1c:	b	4014d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405d20 <.fini>:
  405d20:	stp	x29, x30, [sp, #-16]!
  405d24:	mov	x29, sp
  405d28:	ldp	x29, x30, [sp], #16
  405d2c:	ret
