#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffb7189580 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffb71a8a10 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffb71a8a50 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000001>;
P_0x7fffb71a8a90 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffb71a8ad0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffb71a8b10 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffb71a8b50 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7fffb71a8b90 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7fffb71a8bd0 .param/str "TRACE_FILE" 0 2 37, "helloc++.mem";
P_0x7fffb71a8c10 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000001>;
v0x7fffb71f7fa0_0 .var/i "address_file", 31 0;
v0x7fffb71f80a0_0 .var "address_in", 31 0;
v0x7fffb71f8190_0 .var "clk", 0 0;
v0x7fffb71f8260_0 .var "data_in", 31 0;
v0x7fffb71f8350_0 .net "data_out", 31 0, v0x7fffb71f74c0_0;  1 drivers
v0x7fffb71f8440_0 .var "enable", 0 0;
v0x7fffb71f8530_0 .net "hit", 0 0, L_0x7fffb71f9140;  1 drivers
v0x7fffb71f85d0_0 .var/i "miss_count", 31 0;
v0x7fffb71f8670_0 .var "rst", 0 0;
v0x7fffb71f8710_0 .var/i "scan_file", 31 0;
v0x7fffb71f87f0_0 .var/i "total_count", 31 0;
E_0x7fffb71a37c0 .event negedge, v0x7fffb71f4c60_0;
S_0x7fffb71bd8a0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffb7189580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffb71bda30 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffb71bda70 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000001>;
P_0x7fffb71bdab0 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffb71bdaf0 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffb71bdb30 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffb71bdb70 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7fffb71bdbb0 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7fffb71bdbf0 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000001>;
v0x7fffb71f7050_0 .net *"_ivl_3", 9 0, L_0x7fffb71f9280;  1 drivers
v0x7fffb71f7130_0 .net "address_in", 31 0, v0x7fffb71f80a0_0;  1 drivers
v0x7fffb71f7210_0 .net "clk", 0 0, v0x7fffb71f8190_0;  1 drivers
v0x7fffb71f7330 .array "data", 0 0;
v0x7fffb71f7330_0 .net v0x7fffb71f7330 0, 31 0, L_0x7fffb71d0090; 1 drivers
v0x7fffb71f73d0_0 .net "data_in", 31 0, v0x7fffb71f8260_0;  1 drivers
v0x7fffb71f74c0_0 .var "data_out", 31 0;
v0x7fffb71f7580_0 .net "enable", 0 0, v0x7fffb71f8440_0;  1 drivers
v0x7fffb71f7650_0 .var "enables", 0 0;
v0x7fffb71f7720_0 .net "hit_out", 0 0, L_0x7fffb71f9140;  alias, 1 drivers
v0x7fffb71f77c0_0 .var "hits", 0 0;
v0x7fffb71f78b0_0 .net "match", 0 0, v0x7fffb71f6f20_0;  1 drivers
v0x7fffb71f7950_0 .net "rst", 0 0, v0x7fffb71f8670_0;  1 drivers
v0x7fffb71f7a40_0 .net "set_idx", 8 0, L_0x7fffb71f9370;  1 drivers
v0x7fffb71f7b50_0 .net "tag", 18 0, L_0x7fffb71f9460;  1 drivers
v0x7fffb71f7c10 .array "tags", 0 0;
v0x7fffb71f7c10_0 .net v0x7fffb71f7c10 0, 18 0, L_0x7fffb71d83b0; 1 drivers
v0x7fffb71f7cb0 .array "valids", 0 0;
v0x7fffb71f7cb0_0 .net v0x7fffb71f7cb0 0, 0 0, L_0x7fffb71d7270; 1 drivers
v0x7fffb71f7d50_0 .var/i "w", 31 0;
L_0x7f85cf8e0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffb71f7df0_0 .net "way", 0 0, L_0x7f85cf8e0018;  1 drivers
E_0x7fffb71a1990 .event edge, v0x7fffb71d0230_0, v0x7fffb71d67d0_0;
E_0x7fffb719cb70 .event edge, v0x7fffb71f4d20_0, v0x7fffb71f6700_0;
L_0x7fffb71f9140 .reduce/or v0x7fffb71f77c0_0;
L_0x7fffb71f9280 .part v0x7fffb71f80a0_0, 4, 10;
L_0x7fffb71f9370 .part L_0x7fffb71f9280, 0, 9;
L_0x7fffb71f9460 .part v0x7fffb71f80a0_0, 13, 19;
S_0x7fffb71c93e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffb71bd8a0;
 .timescale -9 -12;
S_0x7fffb71c95c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffb71c93e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 1 "way_in";
    .port_info 5 /OUTPUT 1 "next_out";
P_0x7fffb7163620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000001>;
P_0x7fffb7163660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000001001>;
P_0x7fffb71636a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000001>;
v0x7fffb71c0090_0 .net "clk", 0 0, v0x7fffb71f8190_0;  alias, 1 drivers
v0x7fffb71b6710 .array "curr", 0 511, 0 0;
v0x7fffb71d67d0_0 .net "enable", 0 0, v0x7fffb71f8440_0;  alias, 1 drivers
v0x7fffb71d8510_0 .var/i "i", 31 0;
v0x7fffb71d0230_0 .net "next_out", 0 0, L_0x7f85cf8e0018;  alias, 1 drivers
v0x7fffb7196190_0 .var "prev", 0 0;
v0x7fffb71f4c60_0 .net "rst", 0 0, v0x7fffb71f8670_0;  alias, 1 drivers
v0x7fffb71f4d20_0 .net "set_in", 8 0, L_0x7fffb71f9370;  alias, 1 drivers
v0x7fffb71f4e00_0 .net "way_in", 0 0, v0x7fffb71f6f20_0;  alias, 1 drivers
E_0x7fffb71d8480 .event edge, v0x7fffb71d67d0_0, v0x7fffb71f4d20_0;
E_0x7fffb7194040 .event posedge, v0x7fffb71c0090_0;
S_0x7fffb71f4fa0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffb71bd8a0;
 .timescale -9 -12;
P_0x7fffb71f5170 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffb71f5230 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffb71f4fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffb71f5410 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffb71f5450 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffb71f5490 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffb71d7270 .functor BUFZ 1, L_0x7fffb71f88f0, C4<0>, C4<0>, C4<0>;
L_0x7fffb71d83b0 .functor BUFZ 19, L_0x7fffb71f8b90, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffb71d0090 .functor BUFZ 32, L_0x7fffb71f8e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb71f5600_0 .net *"_ivl_0", 0 0, L_0x7fffb71f88f0;  1 drivers
v0x7fffb71f58a0_0 .net *"_ivl_10", 10 0, L_0x7fffb71f8c30;  1 drivers
L_0x7f85cf8e00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb71f5980_0 .net *"_ivl_13", 1 0, L_0x7f85cf8e00a8;  1 drivers
v0x7fffb71f5a70_0 .net *"_ivl_16", 31 0, L_0x7fffb71f8e80;  1 drivers
v0x7fffb71f5b50_0 .net *"_ivl_18", 10 0, L_0x7fffb71f8f20;  1 drivers
v0x7fffb71f5c80_0 .net *"_ivl_2", 10 0, L_0x7fffb71f89b0;  1 drivers
L_0x7f85cf8e00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb71f5d60_0 .net *"_ivl_21", 1 0, L_0x7f85cf8e00f0;  1 drivers
L_0x7f85cf8e0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb71f5e40_0 .net *"_ivl_5", 1 0, L_0x7f85cf8e0060;  1 drivers
v0x7fffb71f5f20_0 .net *"_ivl_8", 18 0, L_0x7fffb71f8b90;  1 drivers
v0x7fffb71f6000_0 .var/i "block", 31 0;
v0x7fffb71f60e0_0 .net "clk", 0 0, v0x7fffb71f8190_0;  alias, 1 drivers
v0x7fffb71f6180 .array "data", 0 511, 31 0;
v0x7fffb71f6220_0 .net "data_in", 31 0, v0x7fffb71f8260_0;  alias, 1 drivers
v0x7fffb71f6300_0 .net "data_out", 31 0, L_0x7fffb71d0090;  alias, 1 drivers
v0x7fffb71f63e0_0 .net "enable", 0 0, v0x7fffb71f7650_0;  1 drivers
v0x7fffb71f64a0_0 .net "index_in", 8 0, L_0x7fffb71f9370;  alias, 1 drivers
v0x7fffb71f6590_0 .net "rst", 0 0, v0x7fffb71f8670_0;  alias, 1 drivers
v0x7fffb71f6660 .array "tag", 0 511, 18 0;
v0x7fffb71f6700_0 .net "tag_in", 18 0, L_0x7fffb71f9460;  alias, 1 drivers
v0x7fffb71f67c0_0 .net "tag_out", 18 0, L_0x7fffb71d83b0;  alias, 1 drivers
v0x7fffb71f68a0 .array "valid", 0 511, 0 0;
v0x7fffb71f6940_0 .net "valid_out", 0 0, L_0x7fffb71d7270;  alias, 1 drivers
E_0x7fffb7185b80 .event posedge, v0x7fffb71f63e0_0;
L_0x7fffb71f88f0 .array/port v0x7fffb71f68a0, L_0x7fffb71f89b0;
L_0x7fffb71f89b0 .concat [ 9 2 0 0], L_0x7fffb71f9370, L_0x7f85cf8e0060;
L_0x7fffb71f8b90 .array/port v0x7fffb71f6660, L_0x7fffb71f8c30;
L_0x7fffb71f8c30 .concat [ 9 2 0 0], L_0x7fffb71f9370, L_0x7f85cf8e00a8;
L_0x7fffb71f8e80 .array/port v0x7fffb71f6180, L_0x7fffb71f8f20;
L_0x7fffb71f8f20 .concat [ 9 2 0 0], L_0x7fffb71f9370, L_0x7f85cf8e00f0;
S_0x7fffb71f6b20 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffb71bd8a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
P_0x7fffb7196cb0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000001>;
P_0x7fffb7196cf0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000001>;
v0x7fffb71f6e20_0 .net "in", 0 0, v0x7fffb71f77c0_0;  1 drivers
v0x7fffb71f6f20_0 .var "out", 0 0;
E_0x7fffb718c2c0 .event edge, v0x7fffb71f6e20_0;
    .scope S_0x7fffb71c95c0;
T_0 ;
    %wait E_0x7fffb7194040;
    %load/vec4 v0x7fffb71f4c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb71d8510_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffb71d8510_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffb71d8510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71b6710, 0, 4;
    %load/vec4 v0x7fffb71d8510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb71d8510_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffb71d67d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffb71f4d20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fffb71b6710, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pad/u 1;
    %load/vec4 v0x7fffb71f4d20_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fffb71b6710, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffb71c95c0;
T_1 ;
    %wait E_0x7fffb71d8480;
    %load/vec4 v0x7fffb71f4d20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fffb71b6710, 4;
    %store/vec4 v0x7fffb7196190_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffb71f5230;
T_2 ;
    %wait E_0x7fffb7194040;
    %load/vec4 v0x7fffb71f6590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb71f6000_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffb71f6000_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffb71f6000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71f68a0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffb71f6000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71f6660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffb71f6000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71f6180, 0, 4;
    %load/vec4 v0x7fffb71f6000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb71f6000_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffb71f5230;
T_3 ;
    %wait E_0x7fffb7185b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffb71f64a0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71f68a0, 0, 4;
    %load/vec4 v0x7fffb71f6700_0;
    %load/vec4 v0x7fffb71f64a0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71f6660, 0, 4;
    %load/vec4 v0x7fffb71f6220_0;
    %load/vec4 v0x7fffb71f64a0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb71f6180, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffb71f6b20;
T_4 ;
    %wait E_0x7fffb718c2c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb71f6f20_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x7fffb71f6f20_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffb71f6e20_0;
    %load/vec4 v0x7fffb71f6f20_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %load/vec4 v0x7fffb71f6f20_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7fffb71f6f20_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffb71bd8a0;
T_5 ;
    %wait E_0x7fffb7194040;
    %load/vec4 v0x7fffb71f7950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb71f77c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb71f7650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffb71f74c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffb71f7580_0;
    %ix/getv 4, v0x7fffb71f7df0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffb71f7650_0, 0;
    %load/vec4 v0x7fffb71f7580_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x7fffb71f7df0_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x7fffb71f78b0_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffb71f7330, 4;
    %assign/vec4 v0x7fffb71f74c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb71f7d50_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x7fffb71f7d50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x7fffb71f7b50_0;
    %ix/getv/s 4, v0x7fffb71f7d50_0;
    %load/vec4a v0x7fffb71f7c10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffb71f7d50_0;
    %load/vec4a v0x7fffb71f7cb0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffb71f7d50_0;
    %store/vec4 v0x7fffb71f77c0_0, 4, 1;
    %load/vec4 v0x7fffb71f7d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb71f7d50_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffb71bd8a0;
T_6 ;
    %wait E_0x7fffb719cb70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb71f7d50_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fffb71f7d50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x7fffb71f7b50_0;
    %ix/getv/s 4, v0x7fffb71f7d50_0;
    %load/vec4a v0x7fffb71f7c10, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffb71f7d50_0;
    %load/vec4a v0x7fffb71f7cb0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffb71f7d50_0;
    %store/vec4 v0x7fffb71f77c0_0, 4, 1;
    %load/vec4 v0x7fffb71f7d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb71f7d50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffb71bd8a0;
T_7 ;
    %wait E_0x7fffb71a1990;
    %load/vec4 v0x7fffb71f7580_0;
    %ix/getv 4, v0x7fffb71f7df0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffb71f7650_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffb7189580;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb71f85d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb71f87f0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x7fffb7189580;
T_9 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffb71bd8a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffb7189580;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb71f8190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb71f8670_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb71f8190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb71f8670_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb71f8190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb71f8670_0, 0, 1;
T_10.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffb71f8190_0;
    %inv;
    %store/vec4 v0x7fffb71f8190_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x7fffb7189580;
T_11 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffb71a8bd0, "r" {0 0 0};
    %store/vec4 v0x7fffb71f7fa0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffb71f7fa0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffb71f7fa0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_11.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffb7189580;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffb71f8440_0, 0;
    %wait E_0x7fffb71a37c0;
T_12.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffb71f7fa0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffb71f85d0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffb71f87f0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffb71f85d0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffb71f87f0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffb71bdbf0 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffb71bdb70 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffb71bdbb0 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffb71a8a50 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffb71a8b10 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_12.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffb71f7fa0_0, "%x\012", v0x7fffb71f80a0_0 {0 0 0};
    %store/vec4 v0x7fffb71f8710_0, 0, 32;
    %wait E_0x7fffb7194040;
    %load/vec4 v0x7fffb71f87f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffb71f87f0_0, 0;
    %load/vec4 v0x7fffb71f8530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.3, 6;
    %load/vec4 v0x7fffb71f85d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffb71f85d0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffb71f8260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffb71f8440_0, 0;
T_12.3 ;
    %wait E_0x7fffb7194040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb71f8440_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
