$comment Generated by Amaranth $end
$date 2025-03-23 14:08:08.141512 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # bus__ack $end
$var wire 1 $ bus__ack$3 $end
$var wire 16 % bus__addr $end
$var wire 16 & bus__addr$5 $end
$var wire 1 ' bus__cycle $end
$var wire 1 ( bus__cycle$7 $end
$var wire 1 ) bus__err $end
$var wire 1 * bus__err$9 $end
$var wire 8 + bus__r $end
$var wire 8 , \bus__r.data $end
$var wire 8 - bus__r$11 $end
$var wire 8 . \bus__r$11.data $end
$var wire 4 / bus__sel $end
$var wire 4 0 bus__sel$13 $end
$var wire 1 1 bus__stb $end
$var wire 1 2 bus__stb$15 $end
$var wire 9 3 bus__w $end
$var wire 8 4 \bus__w.data $end
$var wire 1 5 \bus__w.enable $end
$var wire 9 6 bus__w$17 $end
$var wire 8 7 \bus__w$17.data $end
$var wire 1 8 \bus__w$17.enable $end
$var wire 1 9 program__ack $end
$var wire 1 : bus__ack$19 $end
$var wire 16 ; bus__addr$20 $end
$var wire 16 < program__addr $end
$var wire 1 = bus__cycle$22 $end
$var wire 1 > program__cycle $end
$var wire 1 ? program__err $end
$var wire 1 @ bus__err$25 $end
$var wire 8 A program__r $end
$var wire 8 B \program__r.data $end
$var wire 8 C bus__r$27 $end
$var wire 8 D \bus__r$27.data $end
$var wire 4 E bus__sel$28 $end
$var wire 4 F program__sel $end
$var wire 1 G bus__stb$30 $end
$var wire 1 H program__stb $end
$var wire 9 I bus__w$32 $end
$var wire 8 J \bus__w$32.data $end
$var wire 1 K \bus__w$32.enable $end
$var wire 9 L program__w $end
$var wire 8 M \program__w.data $end
$var wire 1 N \program__w.enable $end
$scope module cpu $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # bus__ack$32 $end
$var wire 16 & bus__addr$35 $end
$var wire 1 ( bus__cycle$37 $end
$var wire 1 ) bus__err$38 $end
$var wire 8 + bus__r$40 $end
$var wire 8 , \bus__r$40.data $end
$var wire 4 0 bus__sel$43 $end
$var wire 1 2 bus__stb$45 $end
$var wire 9 6 bus__w$47 $end
$var wire 8 7 \bus__w$47.data $end
$var wire 1 8 \bus__w$47.enable $end
$var wire 1 9 program__ack $end
$var wire 16 < program__addr $end
$var wire 1 > program__cycle $end
$var wire 1 ? program__err $end
$var wire 8 A program__r $end
$var wire 8 B \program__r.data $end
$var wire 4 F program__sel $end
$var wire 1 H program__stb $end
$var wire 9 L program__w $end
$var wire 8 M \program__w.data $end
$var wire 1 N \program__w.enable $end
$var wire 17 O debug__w $end
$var wire 16 P \debug__w.data $end
$var wire 1 Q \debug__w.enable $end
$var wire 1 R debug__stb $end
$var wire 1 S debug__ack $end
$var wire 8 T debug__addr $end
$var wire 96 U reg_data $end
$var wire 96 V \reg_data.standard $end
$var wire 64 W \reg_data.standard.short $end
$var wire 8 X \reg_data.standard.short[0] $end
$var wire 8 Y \reg_data.standard.short[1] $end
$var wire 8 Z \reg_data.standard.short[2] $end
$var wire 8 [ \reg_data.standard.short[3] $end
$var wire 8 \ \reg_data.standard.short[4] $end
$var wire 8 ] \reg_data.standard.short[5] $end
$var wire 8 ^ \reg_data.standard.short[6] $end
$var wire 8 _ \reg_data.standard.short[7] $end
$var wire 32 ` \reg_data.standard.long $end
$var wire 16 a \reg_data.standard.long[0] $end
$var wire 16 b \reg_data.standard.long[1] $end
$var wire 96 c \reg_data.wide $end
$var wire 16 d \reg_data.wide[0] $end
$var wire 16 e \reg_data.wide[1] $end
$var wire 16 f \reg_data.wide[2] $end
$var wire 16 g \reg_data.wide[3] $end
$var wire 16 h \reg_data.wide[4] $end
$var wire 16 i \reg_data.wide[5] $end
$var wire 32 j command $end
$var wire 8 k \command.op $end
$var wire 32 l \command.arg $end
$var wire 8 m \command.arg[0] $end
$var wire 8 n \command.arg[1] $end
$var wire 8 o \command.arg[2] $end
$var wire 8 p \command.arg[3] $end
$var wire 1 q inst_ready $end
$var wire 4 r arg_counter $end
$var wire 4 s arg_length $end
$var wire 1 t r_ready $end
$var wire 1 u command_ready $end
$var wire 8 v r_data $end
$var wire 8 w r_data$14 $end
$var wire 16 x debug__r $end
$var wire 16 y \debug__r.data $end
$var wire 1 z bus__ack $end
$var wire 16 { bus__addr $end
$var wire 1 | bus__cycle $end
$var wire 1 } bus__err $end
$var wire 8 ~ bus__r $end
$var wire 8 !! \bus__r.data $end
$var wire 4 "! bus__sel $end
$var wire 1 #! bus__stb $end
$var wire 9 $! bus__w $end
$var wire 8 %! \bus__w.data $end
$var wire 1 &! \bus__w.enable $end
$var wire 1 '! bus__ack$33 $end
$var wire 16 (! bus__addr$34 $end
$var wire 1 )! bus__cycle$36 $end
$var wire 1 *! bus__err$39 $end
$var wire 8 +! bus__r$41 $end
$var wire 8 ,! \bus__r$41.data $end
$var wire 4 -! bus__sel$42 $end
$var wire 1 .! bus__stb$44 $end
$var wire 9 /! bus__w$46 $end
$var wire 8 0! \bus__w$46.data $end
$var wire 1 1! \bus__w$46.enable $end
$var wire 4 2! cycle_length $end
$var wire 16 3! addr $end
$var wire 1 4! load_program $end
$var wire 1 5! r_en $end
$var wire 1 6! clk_en $end
$scope module program_bus $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 t r_ready $end
$var wire 8 v r_data $end
$var wire 1 z bus__ack $end
$var wire 16 { bus__addr $end
$var wire 1 | bus__cycle $end
$var wire 8 ~ bus__r $end
$var wire 8 !! \bus__r.data $end
$var wire 1 #! bus__stb $end
$var wire 9 $! bus__w $end
$var wire 8 %! \bus__w.data $end
$var wire 1 &! \bus__w.enable $end
$var wire 16 3! addr $end
$var wire 1 5! r_en $end
$var wire 1 7! w_en $end
$var wire 1 8! busy $end
$var wire 1 9! w_reg $end
$var wire 16 :! address_reg $end
$var wire 8 ;! data_reg $end
$var wire 8 <! w_data $end
$var wire 1 =! w_done $end
$upscope $end
$scope module ram_bus $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 8 w r_data $end
$var wire 1 '! bus__ack $end
$var wire 16 (! bus__addr $end
$var wire 1 )! bus__cycle $end
$var wire 8 +! bus__r $end
$var wire 8 ,! \bus__r.data $end
$var wire 1 .! bus__stb $end
$var wire 9 /! bus__w $end
$var wire 8 0! \bus__w.data $end
$var wire 1 1! \bus__w.enable $end
$var wire 1 >! w_en $end
$var wire 1 ?! r_en $end
$var wire 1 @! busy $end
$var wire 1 A! w_reg $end
$var wire 16 B! address_reg $end
$var wire 8 C! data_reg $end
$var wire 8 D! w_data $end
$var wire 16 E! addr $end
$var wire 1 F! w_done $end
$var wire 1 G! r_ready $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ bus__ack $end
$var wire 16 % bus__addr $end
$var wire 1 ' bus__cycle $end
$var wire 8 - bus__r $end
$var wire 8 . \bus__r.data $end
$var wire 1 1 bus__stb $end
$var wire 9 3 bus__w $end
$var wire 8 4 \bus__w.data $end
$var wire 1 5 \bus__w.enable $end
$var wire 8 P! $signature__data $end
$var wire 6 Q! $signature__addr $end
$var wire 1 R! $signature__en $end
$var wire 1 S! write_stb_last $end
$var wire 8 T! $signature__data$10 $end
$var wire 6 U! $signature__addr$11 $end
$var wire 1 V! read_valid $end
$var wire 1 W! $signature__en$13 $end
$var wire 8 :" \buffer[0] $end
$var wire 8 ;" \buffer[1] $end
$var wire 8 <" \buffer[2] $end
$var wire 8 =" \buffer[3] $end
$var wire 8 >" \buffer[4] $end
$var wire 8 ?" \buffer[5] $end
$var wire 8 @" \buffer[6] $end
$var wire 8 A" \buffer[7] $end
$var wire 8 B" \buffer[8] $end
$var wire 8 C" \buffer[9] $end
$var wire 8 D" \buffer[10] $end
$var wire 8 E" \buffer[11] $end
$var wire 8 F" \buffer[12] $end
$var wire 8 G" \buffer[13] $end
$var wire 8 H" \buffer[14] $end
$var wire 8 I" \buffer[15] $end
$var wire 8 J" \buffer[16] $end
$var wire 8 K" \buffer[17] $end
$var wire 8 L" \buffer[18] $end
$var wire 8 M" \buffer[19] $end
$var wire 8 N" \buffer[20] $end
$var wire 8 O" \buffer[21] $end
$var wire 8 P" \buffer[22] $end
$var wire 8 Q" \buffer[23] $end
$var wire 8 R" \buffer[24] $end
$var wire 8 S" \buffer[25] $end
$var wire 8 T" \buffer[26] $end
$var wire 8 U" \buffer[27] $end
$var wire 8 V" \buffer[28] $end
$var wire 8 W" \buffer[29] $end
$var wire 8 X" \buffer[30] $end
$var wire 8 Y" \buffer[31] $end
$var wire 8 Z" \buffer[32] $end
$var wire 8 [" \buffer[33] $end
$var wire 8 \" \buffer[34] $end
$var wire 8 ]" \buffer[35] $end
$var wire 8 ^" \buffer[36] $end
$var wire 8 _" \buffer[37] $end
$var wire 8 `" \buffer[38] $end
$var wire 8 a" \buffer[39] $end
$var wire 8 b" \buffer[40] $end
$var wire 8 c" \buffer[41] $end
$var wire 8 d" \buffer[42] $end
$var wire 8 e" \buffer[43] $end
$var wire 8 f" \buffer[44] $end
$var wire 8 g" \buffer[45] $end
$var wire 8 h" \buffer[46] $end
$var wire 8 i" \buffer[47] $end
$var wire 8 j" \buffer[48] $end
$var wire 8 k" \buffer[49] $end
$var wire 8 l" \buffer[50] $end
$var wire 8 m" \buffer[51] $end
$var wire 8 n" \buffer[52] $end
$var wire 8 o" \buffer[53] $end
$var wire 8 p" \buffer[54] $end
$var wire 8 q" \buffer[55] $end
$var wire 8 r" \buffer[56] $end
$var wire 8 s" \buffer[57] $end
$var wire 8 t" \buffer[58] $end
$var wire 8 u" \buffer[59] $end
$var wire 8 v" \buffer[60] $end
$var wire 8 w" \buffer[61] $end
$var wire 8 x" \buffer[62] $end
$var wire 8 y" \buffer[63] $end
$scope module buffer $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 8 P! $signature__data$6 $end
$var wire 6 Q! $signature__addr$5 $end
$var wire 1 R! $signature__en$7 $end
$var wire 8 T! $signature__data $end
$var wire 6 U! $signature__addr $end
$var wire 1 W! $signature__en $end
$upscope $end
$upscope $end
$scope module prog_mem $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 : bus__ack $end
$var wire 16 ; bus__addr $end
$var wire 1 = bus__cycle $end
$var wire 8 C bus__r $end
$var wire 8 D \bus__r.data $end
$var wire 1 G bus__stb $end
$var wire 9 I bus__w $end
$var wire 8 J \bus__w.data $end
$var wire 1 K \bus__w.enable $end
$var wire 8 H! $signature__data $end
$var wire 6 I! $signature__addr $end
$var wire 1 J! $signature__en $end
$var wire 1 K! write_stb_last $end
$var wire 8 L! $signature__data$10 $end
$var wire 6 M! $signature__addr$11 $end
$var wire 1 N! read_valid $end
$var wire 1 O! $signature__en$13 $end
$var wire 8 X! \buffer[0] $end
$var wire 8 Y! \buffer[1] $end
$var wire 8 Z! \buffer[2] $end
$var wire 8 [! \buffer[3] $end
$var wire 8 \! \buffer[4] $end
$var wire 8 ]! \buffer[5] $end
$var wire 8 ^! \buffer[6] $end
$var wire 8 _! \buffer[7] $end
$var wire 8 `! \buffer[8] $end
$var wire 8 a! \buffer[9] $end
$var wire 8 b! \buffer[10] $end
$var wire 8 c! \buffer[11] $end
$var wire 8 d! \buffer[12] $end
$var wire 8 e! \buffer[13] $end
$var wire 8 f! \buffer[14] $end
$var wire 8 g! \buffer[15] $end
$var wire 8 h! \buffer[16] $end
$var wire 8 i! \buffer[17] $end
$var wire 8 j! \buffer[18] $end
$var wire 8 k! \buffer[19] $end
$var wire 8 l! \buffer[20] $end
$var wire 8 m! \buffer[21] $end
$var wire 8 n! \buffer[22] $end
$var wire 8 o! \buffer[23] $end
$var wire 8 p! \buffer[24] $end
$var wire 8 q! \buffer[25] $end
$var wire 8 r! \buffer[26] $end
$var wire 8 s! \buffer[27] $end
$var wire 8 t! \buffer[28] $end
$var wire 8 u! \buffer[29] $end
$var wire 8 v! \buffer[30] $end
$var wire 8 w! \buffer[31] $end
$var wire 8 x! \buffer[32] $end
$var wire 8 y! \buffer[33] $end
$var wire 8 z! \buffer[34] $end
$var wire 8 {! \buffer[35] $end
$var wire 8 |! \buffer[36] $end
$var wire 8 }! \buffer[37] $end
$var wire 8 ~! \buffer[38] $end
$var wire 8 !" \buffer[39] $end
$var wire 8 "" \buffer[40] $end
$var wire 8 #" \buffer[41] $end
$var wire 8 $" \buffer[42] $end
$var wire 8 %" \buffer[43] $end
$var wire 8 &" \buffer[44] $end
$var wire 8 '" \buffer[45] $end
$var wire 8 (" \buffer[46] $end
$var wire 8 )" \buffer[47] $end
$var wire 8 *" \buffer[48] $end
$var wire 8 +" \buffer[49] $end
$var wire 8 ," \buffer[50] $end
$var wire 8 -" \buffer[51] $end
$var wire 8 ." \buffer[52] $end
$var wire 8 /" \buffer[53] $end
$var wire 8 0" \buffer[54] $end
$var wire 8 1" \buffer[55] $end
$var wire 8 2" \buffer[56] $end
$var wire 8 3" \buffer[57] $end
$var wire 8 4" \buffer[58] $end
$var wire 8 5" \buffer[59] $end
$var wire 8 6" \buffer[60] $end
$var wire 8 7" \buffer[61] $end
$var wire 8 8" \buffer[62] $end
$var wire 8 9" \buffer[63] $end
$scope module buffer $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 8 H! $signature__data$6 $end
$var wire 6 I! $signature__addr$5 $end
$var wire 1 J! $signature__en$7 $end
$var wire 8 L! $signature__data $end
$var wire 6 M! $signature__addr $end
$var wire 1 O! $signature__en $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
b0 %
b0 &
0'
0(
0)
0*
b0 +
b0 ,
b0 -
b0 .
b0 /
b0 0
01
02
b0 3
b0 4
05
b0 6
b0 7
08
09
0:
b0 ;
b0 <
1=
1>
0?
0@
b0 A
b0 B
b0 C
b0 D
b0 E
b0 F
1G
1H
b0 I
b0 J
0K
b0 L
b0 M
0N
b0 O
b0 P
0Q
0R
0S
b0 T
b0 U
b0 V
b0 W
b0 X
b0 Y
b0 Z
b0 [
b0 \
b0 ]
b0 ^
b0 _
b0 `
b0 a
b0 b
b0 c
b0 d
b0 e
b0 f
b0 g
b0 h
b0 i
b0 j
b0 k
b0 l
b0 m
b0 n
b0 o
b0 p
0q
b0 r
b0 s
0t
0u
b0 v
b0 w
b0 x
b0 y
0z
b0 {
1|
0}
b0 ~
b0 !!
b0 "!
1#!
b0 $!
b0 %!
0&!
0'!
b0 (!
0)!
0*!
b0 +!
b0 ,!
b0 -!
0.!
b0 /!
b0 0!
01!
b0 2!
b0 3!
14!
15!
16!
07!
08!
09!
b0 :!
b0 ;!
b0 <!
0=!
0>!
0?!
0@!
0A!
b0 B!
b0 C!
b0 D!
b0 E!
0F!
0G!
b0 H!
b0 I!
0J!
0K!
b0 L!
b0 M!
0N!
1O!
b0 P!
b0 Q!
0R!
0S!
b0 T!
b0 U!
0V!
0W!
b111110 X!
b10000 Y!
b1000111 Z!
b1001111 [!
b1010111 \!
b1011111 ]!
b1100111 ^!
b1101111 _!
b0 `!
b0 a!
b0 b!
b0 c!
b0 d!
b0 e!
b0 f!
b0 g!
b0 h!
b0 i!
b0 j!
b0 k!
b0 l!
b0 m!
b0 n!
b0 o!
b0 p!
b0 q!
b0 r!
b0 s!
b0 t!
b0 u!
b0 v!
b0 w!
b0 x!
b0 y!
b0 z!
b0 {!
b0 |!
b0 }!
b0 ~!
b0 !"
b0 ""
b0 #"
b0 $"
b0 %"
b0 &"
b0 '"
b0 ("
b0 )"
b0 *"
b0 +"
b0 ,"
b0 -"
b0 ."
b0 /"
b0 0"
b0 1"
b0 2"
b0 3"
b0 4"
b0 5"
b0 6"
b0 7"
b0 8"
b0 9"
b0 :"
b0 ;"
b0 <"
b0 ="
b0 >"
b0 ?"
b0 @"
b0 A"
b0 B"
b0 C"
b0 D"
b0 E"
b0 F"
b0 G"
b0 H"
b0 I"
b0 J"
b0 K"
b0 L"
b0 M"
b0 N"
b0 O"
b0 P"
b0 Q"
b0 R"
b0 S"
b0 T"
b0 U"
b0 V"
b0 W"
b0 X"
b0 Y"
b0 Z"
b0 ["
b0 \"
b0 ]"
b0 ^"
b0 _"
b0 `"
b0 a"
b0 b"
b0 c"
b0 d"
b0 e"
b0 f"
b0 g"
b0 h"
b0 i"
b0 j"
b0 k"
b0 l"
b0 m"
b0 n"
b0 o"
b0 p"
b0 q"
b0 r"
b0 s"
b0 t"
b0 u"
b0 v"
b0 w"
b0 x"
b0 y"
$end
#5000000
1!
1N!
18!
1K!
b111110 L!
1:
b111110 C
b111110 D
b111110 A
b111110 B
0O!
19
1z
b111110 ~
b111110 !!
b111110 v
1t
06!
05!
#10000000
0!
#15000000
1!
b111110 j
b111110 k
b111110 l
b111110 m
0N!
b1 r
08!
1q
b100000000000000000000000000000000000000000000000000000000000000000000000000000000 U
b100000000000000000000000000000000000000000000000000000000000000000000000000000000 V
b10000000000000000 `
b1 b
b100000000000000000000000000000000000000000000000000000000000000000000000000000000 c
b1 i
04!
0:
0#!
b1 s
b1 2!
b1 3!
14!
b0 v
1O!
09
0H
0|
b1 {
0t
b1 <
0z
0>
0G
0=
0O!
b1 ;
b1 I!
b1 M!
#20000000
0!
#25000000
1!
0K!
#30000000
0!
#35000000
1!
#40000000
0!
#45000000
1!
#50000000
0!
#55000000
1!
#60000000
0!
#65000000
1!
#70000000
0!
#75000000
1!
#80000000
0!
#85000000
1!
#90000000
0!
#95000000
1!
#100000000
0!
#105000000
1!
16!
15!
1#!
1H
1|
1>
1G
1=
1O!
#110000000
0!
#115000000
1!
1N!
b1 :!
18!
1K!
b10000 L!
1:
b10000 C
b10000 D
b10000 A
b10000 B
0O!
19
1z
b10000 ~
b10000 !!
b10000 v
1t
06!
05!
#120000000
0!
#125000000
1!
b1000000111110 j
b1000000111110 l
b10000 n
0N!
b10 r
b0 :!
08!
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000 U
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000 V
b100000000000000000 `
b10 b
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000 c
b10 i
0:
0#!
b10 3!
04!
b0 v
1O!
09
0H
0|
b10 {
0t
b10 <
0z
0>
0G
0=
0O!
b10 ;
b10 I!
b10 M!
#130000000
0!
#135000000
1!
b0 r
0K!
1u
14!
#140000000
0!
#145000000
1!
b1000000000000000000000000000000000000000000000000000000000000000000001000000000000 U
b1000000000000000000000000000000000000000000000000000000000000000000001000000000000 V
b1000000000000 W
b10000 Y
b1000000000000000000000000000000000000000000000000000000000000000000001000000000000 c
b1000000000000 d
0u
#150000000
0!
#155000000
1!
#160000000
0!
#165000000
1!
#170000000
0!
#175000000
1!
#180000000
0!
#185000000
1!
#190000000
0!
#195000000
1!
#200000000
0!
#205000000
1!
#210000000
0!
#215000000
1!
16!
15!
1#!
1H
1|
1>
1G
1=
1O!
#220000000
0!
#225000000
1!
1N!
b10 :!
18!
1K!
b1000111 L!
1:
b1000111 C
b1000111 D
b1000111 A
b1000111 B
0O!
19
1z
b1000111 ~
b1000111 !!
b1000111 v
1t
06!
05!
#230000000
0!
#235000000
1!
b1000001000111 j
b1000111 k
b1000001000111 l
b1000111 m
0N!
b1 r
b0 :!
08!
b1100000000000000000000000000000000000000000000000000000000000000000001000000000000 U
b1100000000000000000000000000000000000000000000000000000000000000000001000000000000 V
b110000000000000000 `
b11 b
b1100000000000000000000000000000000000000000000000000000000000000000001000000000000 c
b11 i
0:
0#!
b0 s
b0 2!
b11 3!
04!
b0 v
1O!
09
0H
0|
b11 {
0t
b11 <
0z
0>
0G
0=
0O!
b11 ;
b11 I!
b11 M!
#240000000
0!
#245000000
1!
