-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity KAN_lut_1_0_3_ROM_1P_LUTRAM_1R is 
    generic(
             DataWidth     : integer := 4; 
             AddressWidth     : integer := 8; 
             AddressRange    : integer := 256
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of KAN_lut_1_0_3_ROM_1P_LUTRAM_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1110", 1 => "1110", 2 => "1110", 3 => "1110", 
    4 => "1101", 5 => "1101", 6 => "1101", 7 => "1101", 
    8 => "1101", 9 => "1101", 10 => "1101", 11 => "1101", 
    12 => "1101", 13 => "1101", 14 => "1101", 15 => "1101", 
    16 => "1101", 17 => "1100", 18 => "1100", 19 => "1100", 
    20 => "1100", 21 => "1100", 22 => "1100", 23 => "1100", 
    24 => "1100", 25 => "1100", 26 => "1100", 27 => "1100", 
    28 => "1100", 29 => "1100", 30 => "1100", 31 => "1100", 
    32 => "1100", 33 => "1100", 34 => "1100", 35 => "1100", 
    36 => "1100", 37 => "1100", 38 => "1100", 39 => "1100", 
    40 => "1100", 41 => "1100", 42 => "1100", 43 => "1100", 
    44 => "1100", 45 => "1100", 46 => "1100", 47 => "1100", 
    48 => "1100", 49 => "1100", 50 => "1100", 51 => "1100", 
    52 => "1100", 53 => "1100", 54 => "1100", 55 => "1100", 
    56 => "1100", 57 => "1100", 58 => "1100", 59 => "1100", 
    60 => "1100", 61 => "1100", 62 => "1100", 63 => "1100", 
    64 => "1100", 65 => "1100", 66 => "1100", 67 => "1100", 
    68 => "1100", 69 => "1101", 70 => "1101", 71 => "1101", 
    72 => "1101", 73 => "1101", 74 => "1101", 75 => "1101", 
    76 => "1101", 77 => "1101", 78 => "1101", 79 => "1101", 
    80 => "1101", 81 => "1101", 82 => "1101", 83 => "1101", 
    84 => "1101", 85 => "1101", 86 => "1101", 87 => "1110", 
    88 => "1110", 89 => "1110", 90 => "1110", 91 => "1110", 
    92 => "1110", 93 => "1110", 94 => "1110", 95 => "1110", 
    96 => "1110", 97 => "1110", 98 => "1110", 99 => "1110", 
    100 => "1110", 101 => "1111", 102 => "1111", 103 => "1111", 
    104 => "1111", 105 => "1111", 106 => "1111", 107 => "1111", 
    108 => "1111", 109 => "1111", 110 => "1111", 111 => "1111", 
    112 => "0000", 113 => "0000", 114 => "0000", 115 => "0000", 
    116 => "0000", 117 => "0000", 118 => "0000", 119 => "0000", 
    120 => "0000", 121 => "0000", 122 => "0001", 123 => "0001", 
    124 => "0001", 125 => "0001", 126 => "0001", 127 => "0001", 
    128 => "0001", 129 => "0001", 130 => "0001", 131 => "0001", 
    132 => "0010", 133 => "0010", 134 => "0010", 135 => "0010", 
    136 => "0010", 137 => "0010", 138 => "0010", 139 => "0010", 
    140 => "0010", 141 => "0010", 142 => "0010", 143 => "0010", 
    144 => "0010", 145 => "0011", 146 => "0011", 147 => "0011", 
    148 => "0011", 149 => "0011", 150 => "0011", 151 => "0011", 
    152 => "0011", 153 => "0011", 154 => "0011", 155 => "0011", 
    156 => "0011", 157 => "0011", 158 => "0011", 159 => "0011", 
    160 => "0011", 161 => "0011", 162 => "0011", 163 => "0011", 
    164 => "0011", 165 => "0011", 166 => "0011", 167 => "0011", 
    168 => "0011", 169 => "0011", 170 => "0011", 171 => "0011", 
    172 => "0011", 173 => "0011", 174 => "0011", 175 => "0011", 
    176 => "0011", 177 => "0011", 178 => "0011", 179 => "0010", 
    180 => "0010", 181 => "0010", 182 => "0010", 183 => "0010", 
    184 => "0010", 185 => "0010", 186 => "0010", 187 => "0010", 
    188 => "0010", 189 => "0010", 190 => "0010", 191 => "0010", 
    192 => "0010", 193 => "0010", 194 => "0001", 195 => "0001", 
    196 => "0001", 197 => "0001", 198 => "0001", 199 => "0001", 
    200 => "0001", 201 => "0001", 202 => "0001", 203 => "0001", 
    204 => "0000", 205 => "0000", 206 => "0000", 207 => "0000", 
    208 => "0000", 209 => "0000", 210 => "0000", 211 => "0000", 
    212 => "0000", 213 => "0000", 214 => "1111", 215 => "1111", 
    216 => "1111", 217 => "1111", 218 => "1111", 219 => "1111", 
    220 => "1111", 221 => "1111", 222 => "1111", 223 => "1110", 
    224 => "1110", 225 => "1110", 226 => "1110", 227 => "1110", 
    228 => "1110", 229 => "1110", 230 => "1110", 231 => "1101", 
    232 => "1101", 233 => "1101", 234 => "1101", 235 => "1101", 
    236 => "1101", 237 => "1101", 238 => "1101", 239 => "1100", 
    240 => "1100", 241 => "1100", 242 => "1100", 243 => "1100", 
    244 => "1100", 245 => "1100", 246 => "1100", 247 => "1011", 
    248 => "1011", 249 => "1011", 250 => "1011", 251 => "1011", 
    252 => "1011", 253 => "1011", 254 => "1010", 255 => "1010");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "select_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "distributed";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

