 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Tue Mar  8 12:33:49 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.83 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.83 r
  FA0/S (FullAdder_3)                      0.00       1.83 r
  SUM[0] (out)                             0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.83 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.83 r
  FA1/S (FullAdder_2)                      0.00       1.83 r
  SUM[1] (out)                             0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 f
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.83 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.83 r
  FA2/S (FullAdder_1)                      0.00       1.83 r
  SUM[2] (out)                             0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.60 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.60 r
  FA3/U1/Q (OR2X1)                         0.22       1.83 r
  FA3/Cout (FullAdder_0)                   0.00       1.83 r
  COUT (out)                               0.05       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 r
  FA0/HA2/U1/Q (XOR2X1)                    0.60       1.82 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.82 f
  FA0/S (FullAdder_3)                      0.00       1.82 f
  SUM[0] (out)                             0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U1/Q (XOR2X1)                    0.60       1.82 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.82 f
  FA1/S (FullAdder_2)                      0.00       1.82 f
  SUM[1] (out)                             0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 r
  FA2/HA2/U1/Q (XOR2X1)                    0.60       1.82 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.82 f
  FA2/S (FullAdder_1)                      0.00       1.82 f
  SUM[2] (out)                             0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U13/Z (NBUFFX2)                          0.19       0.58 f
  FA0/A (FullAdder_3)                      0.00       0.58 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 r
  FA0/HA2/U1/Q (XOR2X1)                    0.60       1.82 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.82 f
  FA0/S (FullAdder_3)                      0.00       1.82 f
  SUM[0] (out)                             0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U14/Z (NBUFFX2)                          0.19       0.58 f
  FA1/A (FullAdder_2)                      0.00       0.58 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 r
  FA1/HA2/U1/Q (XOR2X1)                    0.60       1.82 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.82 f
  FA1/S (FullAdder_2)                      0.00       1.82 f
  SUM[1] (out)                             0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U15/Z (NBUFFX2)                          0.19       0.58 f
  FA2/A (FullAdder_1)                      0.00       0.58 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.58 f
  FA2/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 r
  FA2/HA2/U1/Q (XOR2X1)                    0.60       1.82 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.82 f
  FA2/S (FullAdder_1)                      0.00       1.82 f
  SUM[2] (out)                             0.05       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.59       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.57 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 f
  FA3/U1/Q (OR2X1)                         0.25       1.81 f
  FA3/Cout (FullAdder_0)                   0.00       1.81 f
  COUT (out)                               0.05       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U13/Z (NBUFFX2)                          0.18       0.57 r
  FA0/A (FullAdder_3)                      0.00       0.57 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.20 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.20 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.81 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.81 r
  FA0/S (FullAdder_3)                      0.00       1.81 r
  SUM[0] (out)                             0.05       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U14/Z (NBUFFX2)                          0.18       0.57 r
  FA1/A (FullAdder_2)                      0.00       0.57 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.20 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.20 f
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.81 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.81 r
  FA1/S (FullAdder_2)                      0.00       1.81 r
  SUM[1] (out)                             0.05       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U15/Z (NBUFFX2)                          0.18       0.57 r
  FA2/A (FullAdder_1)                      0.00       0.57 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.57 r
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.20 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.20 f
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.81 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.81 r
  FA2/S (FullAdder_1)                      0.00       1.81 r
  SUM[2] (out)                             0.05       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.57 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 r
  FA3/U1/Q (OR2X1)                         0.22       1.80 r
  FA3/Cout (FullAdder_0)                   0.00       1.80 r
  COUT (out)                               0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.13 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.53 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.53 f
  FA3/U1/Q (OR2X1)                         0.25       1.78 f
  FA3/Cout (FullAdder_0)                   0.00       1.78 f
  COUT (out)                               0.05       1.83 f
  data arrival time                                   1.83

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U1/Q (XOR2X1)                    0.59       1.78 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.78 f
  FA3/S (FullAdder_0)                      0.00       1.78 f
  SUM[3] (out)                             0.05       1.83 f
  data arrival time                                   1.83

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.59       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X1)                    0.60       1.77 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.77 r
  FA3/S (FullAdder_0)                      0.00       1.77 r
  SUM[3] (out)                             0.05       1.82 r
  data arrival time                                   1.82

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.76 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.76 r
  FA0/S (FullAdder_3)                      0.00       1.76 r
  SUM[0] (out)                             0.05       1.81 r
  data arrival time                                   1.81

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.76 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 r
  FA1/S (FullAdder_2)                      0.00       1.76 r
  SUM[1] (out)                             0.05       1.81 r
  data arrival time                                   1.81

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.76 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 r
  FA2/S (FullAdder_1)                      0.00       1.76 r
  SUM[2] (out)                             0.05       1.81 r
  data arrival time                                   1.81

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U1/Q (XOR2X1)                    0.59       1.76 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 f
  FA3/S (FullAdder_0)                      0.00       1.76 f
  SUM[3] (out)                             0.05       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.75 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.75 r
  FA0/S (FullAdder_3)                      0.00       1.75 r
  SUM[0] (out)                             0.05       1.80 r
  data arrival time                                   1.80

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.75 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.75 r
  FA1/S (FullAdder_2)                      0.00       1.75 r
  SUM[1] (out)                             0.05       1.80 r
  data arrival time                                   1.80

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.75 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.75 r
  FA2/S (FullAdder_1)                      0.00       1.75 r
  SUM[2] (out)                             0.05       1.80 r
  data arrival time                                   1.80

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.10 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.10 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.10 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.50 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.50 f
  FA3/U1/Q (OR2X1)                         0.25       1.75 f
  FA3/Cout (FullAdder_0)                   0.00       1.75 f
  COUT (out)                               0.05       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 r
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.74 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.74 f
  FA0/S (FullAdder_3)                      0.00       1.74 f
  SUM[0] (out)                             0.05       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.74 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.74 f
  FA1/S (FullAdder_2)                      0.00       1.74 f
  SUM[1] (out)                             0.05       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 r
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.74 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.74 f
  FA2/S (FullAdder_1)                      0.00       1.74 f
  SUM[2] (out)                             0.05       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.09 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.09 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.09 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.49 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.49 f
  FA3/U1/Q (OR2X1)                         0.25       1.74 f
  FA3/Cout (FullAdder_0)                   0.00       1.74 f
  COUT (out)                               0.05       1.79 f
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.13 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 f
  FA3/HA2/U1/Q (XOR2X1)                    0.60       1.74 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.74 r
  FA3/S (FullAdder_0)                      0.00       1.74 r
  SUM[3] (out)                             0.05       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U13/Z (NBUFFX2)                          0.19       0.58 f
  FA0/A (FullAdder_3)                      0.00       0.58 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.74 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.74 r
  FA0/S (FullAdder_3)                      0.00       1.74 r
  SUM[0] (out)                             0.05       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U14/Z (NBUFFX2)                          0.19       0.58 f
  FA1/A (FullAdder_2)                      0.00       0.58 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.74 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.74 r
  FA1/S (FullAdder_2)                      0.00       1.74 r
  SUM[1] (out)                             0.05       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U15/Z (NBUFFX2)                          0.19       0.58 f
  FA2/A (FullAdder_1)                      0.00       0.58 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.58 f
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.13 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.13 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.13 f
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.74 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.74 r
  FA2/S (FullAdder_1)                      0.00       1.74 r
  SUM[2] (out)                             0.05       1.79 r
  data arrival time                                   1.79

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.73 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.73 f
  FA0/S (FullAdder_3)                      0.00       1.73 f
  SUM[0] (out)                             0.05       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.73 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.73 f
  FA1/S (FullAdder_2)                      0.00       1.73 f
  SUM[1] (out)                             0.05       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 f
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.73 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.73 f
  FA2/S (FullAdder_1)                      0.00       1.73 f
  SUM[2] (out)                             0.05       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U13/Z (NBUFFX2)                          0.19       0.58 f
  FA0/A (FullAdder_3)                      0.00       0.58 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 r
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.73 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.73 f
  FA0/S (FullAdder_3)                      0.00       1.73 f
  SUM[0] (out)                             0.05       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U14/Z (NBUFFX2)                          0.19       0.58 f
  FA1/A (FullAdder_2)                      0.00       0.58 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 r
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.73 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.73 f
  FA1/S (FullAdder_2)                      0.00       1.73 f
  SUM[1] (out)                             0.05       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U15/Z (NBUFFX2)                          0.19       0.58 f
  FA2/A (FullAdder_1)                      0.00       0.58 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.58 f
  FA2/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 r
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.73 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.73 f
  FA2/S (FullAdder_1)                      0.00       1.73 f
  SUM[2] (out)                             0.05       1.78 f
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U13/Z (NBUFFX2)                          0.18       0.57 r
  FA0/A (FullAdder_3)                      0.00       0.57 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U1/Q (XOR2X1)                    0.61       1.73 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.73 r
  FA0/S (FullAdder_3)                      0.00       1.73 r
  SUM[0] (out)                             0.05       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U14/Z (NBUFFX2)                          0.18       0.57 r
  FA1/A (FullAdder_2)                      0.00       0.57 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 f
  FA1/HA2/U1/Q (XOR2X1)                    0.61       1.73 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.73 r
  FA1/S (FullAdder_2)                      0.00       1.73 r
  SUM[1] (out)                             0.05       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U15/Z (NBUFFX2)                          0.18       0.57 r
  FA2/A (FullAdder_1)                      0.00       0.57 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.57 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U1/Q (XOR2X1)                    0.61       1.73 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.73 r
  FA2/S (FullAdder_1)                      0.00       1.73 r
  SUM[2] (out)                             0.05       1.78 r
  data arrival time                                   1.78

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.48 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.48 f
  FA3/U1/Q (OR2X1)                         0.25       1.73 f
  FA3/Cout (FullAdder_0)                   0.00       1.73 f
  COUT (out)                               0.05       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.47 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.47 f
  FA3/U1/Q (OR2X1)                         0.25       1.72 f
  FA3/Cout (FullAdder_0)                   0.00       1.72 f
  COUT (out)                               0.05       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 r
  FA0/HA2/U1/Q (XOR2X1)                    0.60       1.72 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.72 f
  FA0/S (FullAdder_3)                      0.00       1.72 f
  SUM[0] (out)                             0.05       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 r
  FA1/HA2/U1/Q (XOR2X1)                    0.60       1.72 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.72 f
  FA1/S (FullAdder_2)                      0.00       1.72 f
  SUM[1] (out)                             0.05       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.52       1.12 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 r
  FA2/HA2/U1/Q (XOR2X1)                    0.60       1.72 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 f
  FA2/S (FullAdder_1)                      0.00       1.72 f
  SUM[2] (out)                             0.05       1.77 f
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 r
  FA0/HA2/U1/Q (XOR2X1)                    0.49       1.72 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.72 r
  FA0/S (FullAdder_3)                      0.00       1.72 r
  SUM[0] (out)                             0.05       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 r
  FA1/HA2/U1/Q (XOR2X1)                    0.49       1.72 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.72 r
  FA1/S (FullAdder_2)                      0.00       1.72 r
  SUM[1] (out)                             0.05       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 r
  FA2/HA2/U1/Q (XOR2X1)                    0.49       1.72 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.72 r
  FA2/S (FullAdder_1)                      0.00       1.72 r
  SUM[2] (out)                             0.05       1.77 r
  data arrival time                                   1.77

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 f
  FA0/HA2/U1/Q (XOR2X1)                    0.49       1.71 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.71 r
  FA0/S (FullAdder_3)                      0.00       1.71 r
  SUM[0] (out)                             0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 f
  FA1/HA2/U1/Q (XOR2X1)                    0.49       1.71 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 r
  FA1/S (FullAdder_2)                      0.00       1.71 r
  SUM[1] (out)                             0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 f
  FA2/HA2/U1/Q (XOR2X1)                    0.49       1.71 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.71 r
  FA2/S (FullAdder_1)                      0.00       1.71 r
  SUM[2] (out)                             0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U13/Z (NBUFFX2)                          0.19       0.58 f
  FA0/A (FullAdder_3)                      0.00       0.58 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.22 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.22 r
  FA0/HA2/U1/Q (XOR2X1)                    0.49       1.71 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.71 r
  FA0/S (FullAdder_3)                      0.00       1.71 r
  SUM[0] (out)                             0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U14/Z (NBUFFX2)                          0.19       0.58 f
  FA1/A (FullAdder_2)                      0.00       0.58 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.22 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.22 r
  FA1/HA2/U1/Q (XOR2X1)                    0.49       1.71 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 r
  FA1/S (FullAdder_2)                      0.00       1.71 r
  SUM[1] (out)                             0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U15/Z (NBUFFX2)                          0.19       0.58 f
  FA2/A (FullAdder_1)                      0.00       0.58 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.58 f
  FA2/HA1/U1/Q (XOR2X1)                    0.64       1.22 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.22 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.22 r
  FA2/HA2/U1/Q (XOR2X1)                    0.49       1.71 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.71 r
  FA2/S (FullAdder_1)                      0.00       1.71 r
  SUM[2] (out)                             0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U13/Z (NBUFFX2)                          0.18       0.57 r
  FA0/A (FullAdder_3)                      0.00       0.57 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.20 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.20 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.71 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.71 f
  FA0/S (FullAdder_3)                      0.00       1.71 f
  SUM[0] (out)                             0.05       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U14/Z (NBUFFX2)                          0.18       0.57 r
  FA1/A (FullAdder_2)                      0.00       0.57 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.20 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.20 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.71 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 f
  FA1/S (FullAdder_2)                      0.00       1.71 f
  SUM[1] (out)                             0.05       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U15/Z (NBUFFX2)                          0.18       0.57 r
  FA2/A (FullAdder_1)                      0.00       0.57 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.57 r
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.20 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.20 f
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.71 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.71 f
  FA2/S (FullAdder_1)                      0.00       1.71 f
  SUM[2] (out)                             0.05       1.76 f
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.48 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.48 r
  FA3/U1/Q (OR2X1)                         0.22       1.71 r
  FA3/Cout (FullAdder_0)                   0.00       1.71 r
  COUT (out)                               0.05       1.76 r
  data arrival time                                   1.76

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.11 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.11 r
  FA0/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.70 f
  FA0/S (FullAdder_3)                      0.00       1.70 f
  SUM[0] (out)                             0.05       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.11 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.11 r
  FA1/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.70 f
  FA1/S (FullAdder_2)                      0.00       1.70 f
  SUM[1] (out)                             0.05       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.51       1.11 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.11 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.11 r
  FA2/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.70 f
  FA2/S (FullAdder_1)                      0.00       1.70 f
  SUM[2] (out)                             0.05       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.49       1.06 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.06 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.06 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.48 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.48 r
  FA3/U1/Q (OR2X1)                         0.22       1.70 r
  FA3/Cout (FullAdder_0)                   0.00       1.70 r
  COUT (out)                               0.05       1.75 r
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U13/Z (NBUFFX2)                          0.19       0.58 f
  FA0/A (FullAdder_3)                      0.00       0.58 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.53       1.10 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.10 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.10 r
  FA0/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.70 f
  FA0/S (FullAdder_3)                      0.00       1.70 f
  SUM[0] (out)                             0.05       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U14/Z (NBUFFX2)                          0.19       0.58 f
  FA1/A (FullAdder_2)                      0.00       0.58 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.10 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.10 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.10 r
  FA1/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.70 f
  FA1/S (FullAdder_2)                      0.00       1.70 f
  SUM[1] (out)                             0.05       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  U15/Z (NBUFFX2)                          0.19       0.58 f
  FA2/A (FullAdder_1)                      0.00       0.58 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.58 f
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.10 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.10 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.10 r
  FA2/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.70 f
  FA2/S (FullAdder_1)                      0.00       1.70 f
  SUM[2] (out)                             0.05       1.75 f
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.10 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.10 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.10 f
  FA3/HA2/U1/Q (XOR2X1)                    0.60       1.70 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.70 r
  FA3/S (FullAdder_0)                      0.00       1.70 r
  SUM[3] (out)                             0.05       1.75 r
  data arrival time                                   1.75

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U13/Z (NBUFFX2)                          0.18       0.57 r
  FA0/A (FullAdder_3)                      0.00       0.57 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.53       1.10 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.10 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.10 r
  FA0/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.70 f
  FA0/S (FullAdder_3)                      0.00       1.70 f
  SUM[0] (out)                             0.05       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U14/Z (NBUFFX2)                          0.18       0.57 r
  FA1/A (FullAdder_2)                      0.00       0.57 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.53       1.10 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.10 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.10 r
  FA1/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.70 f
  FA1/S (FullAdder_2)                      0.00       1.70 f
  SUM[1] (out)                             0.05       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U15/Z (NBUFFX2)                          0.18       0.57 r
  FA2/A (FullAdder_1)                      0.00       0.57 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.57 r
  FA2/HA1/U1/Q (XOR2X1)                    0.53       1.10 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.10 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.10 r
  FA2/HA2/U1/Q (XOR2X1)                    0.60       1.70 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.70 f
  FA2/S (FullAdder_1)                      0.00       1.70 f
  SUM[2] (out)                             0.05       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U1/Q (XOR2X1)                    0.51       1.70 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.70 f
  FA3/S (FullAdder_0)                      0.00       1.70 f
  SUM[3] (out)                             0.05       1.74 f
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.52       1.09 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.09 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.09 f
  FA3/HA2/U1/Q (XOR2X1)                    0.60       1.70 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.70 r
  FA3/S (FullAdder_0)                      0.00       1.70 r
  SUM[3] (out)                             0.05       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  U13/Z (NBUFFX2)                          0.18       0.57 r
  FA0/A (FullAdder_3)                      0.00       0.57 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.20 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.20 f
  FA0/HA2/U1/Q (XOR2X1)                    0.49       1.69 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.69 r
  FA0/S (FullAdder_3)                      0.00       1.69 r
  SUM[0] (out)                             0.05       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  U14/Z (NBUFFX2)                          0.18       0.57 r
  FA1/A (FullAdder_2)                      0.00       0.57 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.20 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.20 f
  FA1/HA2/U1/Q (XOR2X1)                    0.49       1.69 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.69 r
  FA1/S (FullAdder_2)                      0.00       1.69 r
  SUM[1] (out)                             0.05       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  U15/Z (NBUFFX2)                          0.18       0.57 r
  FA2/A (FullAdder_1)                      0.00       0.57 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.57 r
  FA2/HA1/U1/Q (XOR2X1)                    0.63       1.20 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.20 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.20 f
  FA2/HA2/U1/Q (XOR2X1)                    0.49       1.69 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.69 r
  FA2/S (FullAdder_1)                      0.00       1.69 r
  SUM[2] (out)                             0.05       1.74 r
  data arrival time                                   1.74

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.08 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.08 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.08 f
  FA3/HA2/U1/Q (XOR2X1)                    0.60       1.68 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.68 r
  FA3/S (FullAdder_0)                      0.00       1.68 r
  SUM[3] (out)                             0.05       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.04 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.04 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.04 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.45 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.45 r
  FA3/U1/Q (OR2X1)                         0.22       1.68 r
  FA3/Cout (FullAdder_0)                   0.00       1.68 r
  COUT (out)                               0.05       1.73 r
  data arrival time                                   1.73

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.07 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 f
  FA3/HA2/U1/Q (XOR2X1)                    0.60       1.68 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.68 r
  FA3/S (FullAdder_0)                      0.00       1.68 r
  SUM[3] (out)                             0.05       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.61       1.19 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 r
  FA3/HA2/U1/Q (XOR2X1)                    0.49       1.68 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.68 r
  FA3/S (FullAdder_0)                      0.00       1.68 r
  SUM[3] (out)                             0.05       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.03 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.03 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.03 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.45 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.45 r
  FA3/U1/Q (OR2X1)                         0.22       1.67 r
  FA3/Cout (FullAdder_0)                   0.00       1.67 r
  COUT (out)                               0.05       1.72 r
  data arrival time                                   1.72

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.59       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X1)                    0.51       1.67 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 f
  FA3/S (FullAdder_0)                      0.00       1.67 f
  SUM[3] (out)                             0.05       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U1/Q (XOR2X1)                    0.51       1.67 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.67 f
  FA3/S (FullAdder_0)                      0.00       1.67 f
  SUM[3] (out)                             0.05       1.72 f
  data arrival time                                   1.72

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.67 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.67 f
  FA0/S (FullAdder_3)                      0.00       1.67 f
  SUM[0] (out)                             0.05       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.67 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.67 f
  FA1/S (FullAdder_2)                      0.00       1.67 f
  SUM[1] (out)                             0.05       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.67 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.67 f
  FA2/S (FullAdder_1)                      0.00       1.67 f
  SUM[2] (out)                             0.05       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  FA3/A (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.49       1.07 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.07 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.07 r
  FA3/HA2/U1/Q (XOR2X1)                    0.59       1.66 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.66 f
  FA3/S (FullAdder_0)                      0.00       1.66 f
  SUM[3] (out)                             0.05       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.49       1.06 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.06 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.06 r
  FA3/HA2/U1/Q (XOR2X1)                    0.59       1.66 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.66 f
  FA3/S (FullAdder_0)                      0.00       1.66 f
  SUM[3] (out)                             0.05       1.71 f
  data arrival time                                   1.71

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.71
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA0/B (FullAdder_3)                      0.00       0.60 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 f
  FA0/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.65 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.65 f
  FA0/S (FullAdder_3)                      0.00       1.65 f
  SUM[0] (out)                             0.05       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.13       0.60 f
  FA1/B (FullAdder_2)                      0.00       0.60 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 f
  FA1/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.65 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.65 f
  FA1/S (FullAdder_2)                      0.00       1.65 f
  SUM[1] (out)                             0.05       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  U11/ZN (INVX0)                           0.09       0.47 r
  U12/ZN (INVX0)                           0.13       0.60 f
  FA2/B (FullAdder_1)                      0.00       0.60 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 f
  FA2/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 f
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.65 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.65 f
  FA2/S (FullAdder_1)                      0.00       1.65 f
  SUM[2] (out)                             0.05       1.70 f
  data arrival time                                   1.70

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  FA3/A (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.59       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X1)                    0.49       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.05       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  FA3/B (FullAdder_0)                      0.00       0.39 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U1/Q (XOR2X1)                    0.49       1.65 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.65 r
  FA3/S (FullAdder_0)                      0.00       1.65 r
  SUM[3] (out)                             0.05       1.70 r
  data arrival time                                   1.70

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA0/B (FullAdder_3)                      0.00       0.60 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.60 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 f
  FA0/HA2/U1/Q (XOR2X1)                    0.49       1.64 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.64 r
  FA0/S (FullAdder_3)                      0.00       1.64 r
  SUM[0] (out)                             0.05       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA1/B (FullAdder_2)                      0.00       0.60 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.60 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 f
  FA1/HA2/U1/Q (XOR2X1)                    0.49       1.64 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 r
  FA1/S (FullAdder_2)                      0.00       1.64 r
  SUM[1] (out)                             0.05       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  U11/ZN (INVX0)                           0.09       0.48 f
  U12/ZN (INVX0)                           0.12       0.60 r
  FA2/B (FullAdder_1)                      0.00       0.60 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.60 r
  FA2/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 f
  FA2/HA2/U1/Q (XOR2X1)                    0.49       1.64 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.64 r
  FA2/S (FullAdder_1)                      0.00       1.64 r
  SUM[2] (out)                             0.05       1.69 r
  data arrival time                                   1.69

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  FA3/B (FullAdder_0)                      0.00       0.39 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.39 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.13 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 f
  FA3/HA2/U1/Q (XOR2X1)                    0.51       1.64 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.64 f
  FA3/S (FullAdder_0)                      0.00       1.64 f
  SUM[3] (out)                             0.05       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  U13/Z (NBUFFX2)                          0.19       0.58 f
  FA0/A (FullAdder_3)                      0.00       0.58 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.13 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.13 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.13 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.64 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.64 f
  FA0/S (FullAdder_3)                      0.00       1.64 f
  SUM[0] (out)                             0.05       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  U14/Z (NBUFFX2)                          0.19       0.58 f
  FA1/A (FullAdder_2)                      0.00       0.58 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.13 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.13 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.13 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.64 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.64 f
  FA1/S (FullAdder_2)                      0.00       1.64 f
  SUM[1] (out)                             0.05       1.69 f
  data arrival time                                   1.69

  clock CK (rise edge)                     1.80       1.80
  clock network delay (ideal)              0.38       2.18
  clock uncertainty                       -0.30       1.88
  output external delay                    0.00       1.88
  data required time                                  1.88
  -----------------------------------------------------------
  data required time                                  1.88
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (MET)                                         0.19


1
