

================================================================
== Vitis HLS Report for 'mp_mul_9_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:38 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1261|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_456_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_386_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_49_fu_428_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_50_fu_442_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_432_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_506_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_209_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln145_fu_252_p2     |         +|   0|  0|  15|           8|           8|
    |tempReg_fu_577_p2       |         +|   0|  0|  71|          64|          64|
    |temp_26_fu_462_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_396_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_673_p2             |         +|   0|  0|  13|           4|           4|
    |v_111_fu_518_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_592_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_236_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln147_fu_645_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_203_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_536_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_1_fu_655_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_615_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_1_fu_530_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_2_fu_542_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_524_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_1_fu_611_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_3_fu_650_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_4_fu_628_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_607_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1261|        1153|        1152|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_15    |   9|          2|    4|          8|
    |j_fu_94                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_59_out_o               |  14|          3|   64|        192|
    |v_66_fu_90               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_826                     |  32|   0|   32|          0|
    |add_ln133_reg_836                     |  32|   0|   64|         32|
    |add_ln133_reg_836_pp0_iter8_reg       |  32|   0|   64|         32|
    |ah_reg_739                            |  32|   0|   32|          0|
    |al_reg_729                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |bh_reg_744                            |  32|   0|   32|          0|
    |bl_reg_734                            |  32|   0|   32|          0|
    |i_cast_reg_704                        |   3|   0|    4|          1|
    |icmp_ln144_reg_715                    |   1|   0|    1|          0|
    |j_15_reg_709                          |   4|   0|    4|          0|
    |j_fu_94                               |   4|   0|    4|          0|
    |tempReg_reg_841                       |  64|   0|   64|          0|
    |tempReg_reg_841_pp0_iter8_reg         |  64|   0|   64|          0|
    |tmp_124_reg_794                       |  32|   0|   32|          0|
    |tmp_125_reg_815                       |   2|   0|    2|          0|
    |tmp_126_reg_799                       |  32|   0|   32|          0|
    |tmp_126_reg_799_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_127_reg_805                       |  32|   0|   32|          0|
    |tmp_127_reg_805_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_128_reg_810                       |  32|   0|   32|          0|
    |tmp_129_reg_831                       |   2|   0|    2|          0|
    |trunc_ln106_81_reg_778                |  32|   0|   32|          0|
    |trunc_ln106_82_reg_783                |  32|   0|   32|          0|
    |trunc_ln106_83_reg_788                |  32|   0|   32|          0|
    |trunc_ln106_83_reg_788_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_773                   |  32|   0|   32|          0|
    |trunc_ln125_reg_820                   |  32|   0|   32|          0|
    |trunc_ln125_reg_820_pp0_iter6_reg     |  32|   0|   32|          0|
    |u_59_out_load_reg_850                 |  64|   0|   64|          0|
    |v_66_fu_90                            |  64|   0|   64|          0|
    |v_reg_855                             |  64|   0|   64|          0|
    |icmp_ln144_reg_715                    |  64|  32|    1|          0|
    |tmp_128_reg_810                       |  64|  32|   32|          0|
    |trunc_ln106_reg_773                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1187|  96| 1125|         65|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.9_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                               v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                          zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                        indvars_iv31|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|PKB_address1        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce1             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q1              |   in|   64|   ap_memory|                                 PKB|         array|
|i                   |   in|    3|     ap_none|                                   i|        scalar|
|v_66_out            |  out|   64|      ap_vld|                            v_66_out|       pointer|
|v_66_out_ap_vld     |  out|    1|      ap_vld|                            v_66_out|       pointer|
|u_59_out_i          |   in|   64|     ap_ovld|                            u_59_out|       pointer|
|u_59_out_o          |  out|   64|     ap_ovld|                            u_59_out|       pointer|
|u_59_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_59_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                               t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_66 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 17 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 18 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 19 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 21 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_66" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_59_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_15 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 27 'load' 'j_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_15, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 28 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_15, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 29 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 30 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_15" [src/generic/fp_generic.c:145]   --->   Operation 32 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'bitconcatenate' 'zext_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %zext_ln" [src/generic/fp_generic.c:145]   --->   Operation 34 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 35 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 36 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_15" [src/generic/fp_generic.c:145]   --->   Operation 37 'sub' 'sub_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %sub_ln145, i3 0" [src/generic/fp_generic.c:145]   --->   Operation 38 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i7 %tmp_123" [src/generic/fp_generic.c:145]   --->   Operation 39 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln145 = add i8 %sext_ln145, i8 192" [src/generic/fp_generic.c:145]   --->   Operation 40 'add' 'add_ln145' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln145, i32 3, i32 7" [src/generic/fp_generic.c:145]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i5 %tmp" [src/generic/fp_generic.c:145]   --->   Operation 42 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%PKB_addr_6 = getelementptr i64 %PKB, i32 0, i32 %zext_ln145_1" [src/generic/fp_generic.c:145]   --->   Operation 43 'getelementptr' 'PKB_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%PKB_load_2 = load i6 %PKB_addr_6" [src/generic/fp_generic.c:145]   --->   Operation 44 'load' 'PKB_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 45 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:145]   --->   Operation 46 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load_2 = load i6 %PKB_addr_6" [src/generic/fp_generic.c:145]   --->   Operation 47 'load' 'PKB_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bl = trunc i64 %PKB_load_2" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 48 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 49 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load_2, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 50 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 51 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 52 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105_56 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln105_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 54 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_56, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_56, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 59 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_56, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_81 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_56, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_82 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_83 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 67 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_124" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_82" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_45 = zext i32 %trunc_ln106_81" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln123_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_45" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_46 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln123_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_46, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 77 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 78 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_48 = zext i2 %tmp_125" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln106_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_49 = zext i32 %tmp_126" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln106_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_50 = zext i32 %tmp_127" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln106_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_83" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_49 = add i32 %trunc_ln106_83, i32 %tmp_126" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln130_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_49" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_45 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'zext' 'zext_ln130_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130_50 = add i33 %zext_ln106_50, i33 %zext_ln106_48" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'add' 'add_ln130_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_50" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130_46 = zext i33 %add_ln130_50" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'zext' 'zext_ln130_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_49" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (2.59ns)   --->   "%temp_26 = add i34 %zext_ln130_46, i34 %zext_ln130_45" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'add' 'temp_26' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_26, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 91 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%v_66_load = load i64 %v_66" [src/generic/fp_generic.c:146]   --->   Operation 92 'load' 'v_66_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_128, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 94 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%and_ln133_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_129, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 95 'bitconcatenate' 'and_ln133_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_1" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 98 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%v_111 = add i64 %or_ln, i64 %v_66_load" [src/generic/fp_generic.c:146]   --->   Operation 99 'add' 'v_111' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_111, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 100 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_1 = xor i64 %shl_ln, i64 %v_66_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 101 'xor' 'xor_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_1" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_2 = xor i64 %or_ln105, i64 %v_111" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'xor' 'xor_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_2, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_60 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 105 'zext' 'zext_ln105_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 107 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln1, i64 %zext_ln105_60" [src/generic/fp_generic.c:147]   --->   Operation 108 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_111, i64 %v_66" [src/generic/fp_generic.c:140]   --->   Operation 109 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%u_59_out_load = load i64 %u_59_out" [src/generic/fp_generic.c:147]   --->   Operation 110 'load' 'u_59_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_59_out_load" [src/generic/fp_generic.c:147]   --->   Operation 111 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_59_out" [src/generic/fp_generic.c:140]   --->   Operation 112 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%v_66_load_1 = load i64 %v_66"   --->   Operation 132 'load' 'v_66_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_66_out, i64 %v_66_load_1"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 113 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 114 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 116 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_3)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 117 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_3)   --->   "%xor_ln147_1 = xor i64 %tempReg, i64 %u_59_out_load" [src/generic/fp_generic.c:147]   --->   Operation 118 'xor' 'xor_ln147_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_3)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_1" [src/generic/fp_generic.c:147]   --->   Operation 119 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 120 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_4 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 121 'xor' 'xor_ln147_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 122 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_4, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 123 'bitconcatenate' 'xor_ln147_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_2, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 124 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_3 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 125 'xor' 'xor_ln147_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_1 = or i64 %xor_ln147_3, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 126 'or' 'or_ln147_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_1, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 127 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_120" [src/generic/fp_generic.c:148]   --->   Operation 128 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 129 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 130 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 131 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_66_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_59_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_66                       (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
i_read                     (read                  ) [ 00000000000]
indvars_iv31_read          (read                  ) [ 00000000000]
zext_ln143_read            (read                  ) [ 00000000000]
v_017_read                 (read                  ) [ 00000000000]
i_cast                     (zext                  ) [ 01100000000]
zext_ln143_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_15                       (load                  ) [ 01100000000]
icmp_ln144                 (icmp                  ) [ 01111111110]
add_ln144                  (add                   ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
trunc_ln145                (trunc                 ) [ 00000000000]
zext_ln                    (bitconcatenate        ) [ 00000000000]
zext_ln145                 (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01010000000]
sub_ln145                  (sub                   ) [ 00000000000]
tmp_123                    (bitconcatenate        ) [ 00000000000]
sext_ln145                 (sext                  ) [ 00000000000]
add_ln145                  (add                   ) [ 00000000000]
tmp                        (partselect            ) [ 00000000000]
zext_ln145_1               (zext                  ) [ 00000000000]
PKB_addr_6                 (getelementptr         ) [ 01010000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
PKB_load_2                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_56              (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_81             (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_82             (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_83             (trunc                 ) [ 01000011000]
tmp_124                    (partselect            ) [ 01000010000]
tmp_126                    (partselect            ) [ 01000011000]
tmp_127                    (partselect            ) [ 01000011000]
tmp_128                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_45              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_46              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_125                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_48              (zext                  ) [ 00000000000]
zext_ln106_49              (zext                  ) [ 00000000000]
zext_ln106_50              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130_49               (add                   ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
zext_ln130_45              (zext                  ) [ 00000000000]
add_ln130_50               (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_46              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_26                    (add                   ) [ 00000000000]
tmp_129                    (partselect            ) [ 01000000100]
v_66_load                  (load                  ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln133_1                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln                      (bitconcatenate        ) [ 00000000000]
v_111                      (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_1                (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_2                (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_60              (zext                  ) [ 00000000000]
tmp_s                      (partselect            ) [ 00000000000]
or_ln1                     (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_59_out_load              (load                  ) [ 01000000001]
v                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_out_load                 (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln144         (specloopname          ) [ 00000000000]
xor_ln147                  (xor                   ) [ 00000000000]
xor_ln147_1                (xor                   ) [ 00000000000]
or_ln147                   (or                    ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln147_4                (xor                   ) [ 00000000000]
trunc_ln147                (trunc                 ) [ 00000000000]
xor_ln147_2                (bitconcatenate        ) [ 00000000000]
and_ln147                  (and                   ) [ 00000000000]
xor_ln147_3                (xor                   ) [ 00000000000]
or_ln147_1                 (or                    ) [ 00000000000]
tmp_120                    (bitselect             ) [ 00000000000]
zext_ln148                 (zext                  ) [ 00000000000]
u                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
v_66_load_1                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_66_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_66_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_59_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_59_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="v_66_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_66/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvars_iv31_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln143_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v_017_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="PKB_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="142" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="64" slack="0"/>
<pin id="144" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/2 PKB_load_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="PKB_addr_6_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_6/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln143_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln139_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln140_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln140_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln140_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_15_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_15/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln144_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln144_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln139_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln145_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln145_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln145_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="0" index="1" bw="4" slack="1"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_123_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_123/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln145_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln145_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="4" slack="0"/>
<pin id="263" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln145_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="al_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bl_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ah_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bh_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln105_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln110_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln105_56_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_56/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln112_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln106_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln106_81_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_81/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln106_82_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_82/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln106_83_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_83/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_124_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_126_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="0"/>
<pin id="350" dir="0" index="2" bw="7" slack="0"/>
<pin id="351" dir="0" index="3" bw="7" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_127_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_127/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_128_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="0" index="3" bw="7" slack="0"/>
<pin id="372" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_128/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln106_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln123_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln123_45_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_45/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln123_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln123_46_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="33" slack="0"/>
<pin id="394" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_46/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="temp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="33" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_125_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="34" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_125/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln125_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="34" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln106_48_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="1"/>
<pin id="418" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_48/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln106_49_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_49/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln106_50_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_50/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln130_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln130_49_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_49/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln130_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln130_45_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="33" slack="0"/>
<pin id="440" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_45/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln130_50_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_50/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln130_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="33" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln130_46_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="33" slack="0"/>
<pin id="454" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_46/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln105_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="temp_26_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="33" slack="0"/>
<pin id="464" dir="0" index="1" bw="33" slack="0"/>
<pin id="465" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_26/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_129_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="34" slack="0"/>
<pin id="471" dir="0" index="2" bw="7" slack="0"/>
<pin id="472" dir="0" index="3" bw="7" slack="0"/>
<pin id="473" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_129/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="v_66_load_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="7"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_66_load/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="2"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="3"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln133_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="34" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="1"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_1/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln133_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="34" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln133_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="34" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="2"/>
<pin id="515" dir="0" index="2" bw="32" slack="3"/>
<pin id="516" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="v_111_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_111/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln105_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_1/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln105_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln105_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_2/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="carry_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln105_60_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_60/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_s_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="1"/>
<pin id="574" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tempReg_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln140_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="7"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="u_59_out_load_load_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_59_out_load/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="v_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln140_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="t_out_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln147_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="0" index="1" bw="64" slack="2"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln147_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="2"/>
<pin id="613" dir="0" index="1" bw="64" slack="1"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_1/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln147_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="bit_sel_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="2"/>
<pin id="624" dir="0" index="2" bw="7" slack="0"/>
<pin id="625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln147_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_4/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln147_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="2"/>
<pin id="636" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln147_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="0" index="2" bw="63" slack="0"/>
<pin id="641" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_2/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="and_ln147_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="2"/>
<pin id="648" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="xor_ln147_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="1"/>
<pin id="653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_3/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="or_ln147_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_1/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_120_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="64" slack="0"/>
<pin id="664" dir="0" index="2" bw="7" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_120/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln148_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="u_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln140_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="4" slack="0"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="v_66_load_1_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="8"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_66_load_1/9 "/>
</bind>
</comp>

<comp id="689" class="1005" name="v_66_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_66 "/>
</bind>
</comp>

<comp id="697" class="1005" name="j_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="704" class="1005" name="i_cast_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="709" class="1005" name="j_15_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="1"/>
<pin id="711" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_15 "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln144_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="8"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="719" class="1005" name="PKB_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="1"/>
<pin id="721" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="PKB_addr_6_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="1"/>
<pin id="726" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr_6 "/>
</bind>
</comp>

<comp id="729" class="1005" name="al_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="734" class="1005" name="bl_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="739" class="1005" name="ah_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="744" class="1005" name="bh_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln105_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="755" class="1005" name="zext_ln110_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="761" class="1005" name="zext_ln105_56_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="1"/>
<pin id="763" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_56 "/>
</bind>
</comp>

<comp id="767" class="1005" name="zext_ln112_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="64" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="773" class="1005" name="trunc_ln106_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="3"/>
<pin id="775" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="778" class="1005" name="trunc_ln106_81_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_81 "/>
</bind>
</comp>

<comp id="783" class="1005" name="trunc_ln106_82_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_82 "/>
</bind>
</comp>

<comp id="788" class="1005" name="trunc_ln106_83_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="2"/>
<pin id="790" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_83 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_124_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_126_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="2"/>
<pin id="801" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="805" class="1005" name="tmp_127_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="2"/>
<pin id="807" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="810" class="1005" name="tmp_128_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="3"/>
<pin id="812" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_125_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="1"/>
<pin id="817" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_125 "/>
</bind>
</comp>

<comp id="820" class="1005" name="trunc_ln125_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="826" class="1005" name="add_ln105_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_129_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="1"/>
<pin id="833" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="836" class="1005" name="add_ln133_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="64" slack="2"/>
<pin id="838" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tempReg_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="850" class="1005" name="u_59_out_load_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="1"/>
<pin id="852" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_59_out_load "/>
</bind>
</comp>

<comp id="855" class="1005" name="v_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="88" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="173"><net_src comp="98" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="110" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="116" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="174" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="104" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="276"><net_src comp="136" pin="7"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="136" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="136" pin="7"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="136" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="324"><net_src comp="154" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="158" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="162" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="166" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="154" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="162" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="158" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="166" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="377" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="396" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="436"><net_src comp="425" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="419" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="422" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="416" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="428" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="438" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="54" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="56" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="34" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="488" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="478" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="481" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="481" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="478" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="518" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="62" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="48" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="506" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="50" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="52" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="58" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="560" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="556" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="518" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="12" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="12" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="14" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="82" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="84" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="32" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="642"><net_src comp="86" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="628" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="637" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="615" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="645" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="62" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="655" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="52" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="603" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="14" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="685" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="692"><net_src comp="90" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="700"><net_src comp="94" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="707"><net_src comp="170" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="712"><net_src comp="200" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="718"><net_src comp="203" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="129" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="727"><net_src comp="146" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="732"><net_src comp="273" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="737"><net_src comp="277" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="742"><net_src comp="281" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="747"><net_src comp="291" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="752"><net_src comp="301" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="758"><net_src comp="306" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="764"><net_src comp="311" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="770"><net_src comp="316" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="776"><net_src comp="321" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="781"><net_src comp="325" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="786"><net_src comp="329" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="791"><net_src comp="333" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="797"><net_src comp="337" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="802"><net_src comp="347" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="808"><net_src comp="357" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="813"><net_src comp="367" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="818"><net_src comp="402" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="823"><net_src comp="412" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="829"><net_src comp="456" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="834"><net_src comp="468" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="839"><net_src comp="506" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="844"><net_src comp="577" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="853"><net_src comp="588" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="858"><net_src comp="592" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="650" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_66_out | {9 }
	Port: u_59_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : PKB | {2 3 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : u_59_out | {9 }
	Port: mp_mul.9_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_15 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		zext_ln : 1
		zext_ln145 : 2
		PKB_addr : 3
		PKB_load : 4
		tmp_123 : 1
		sext_ln145 : 2
		add_ln145 : 3
		tmp : 4
		zext_ln145_1 : 5
		PKB_addr_6 : 6
		PKB_load_2 : 7
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_81 : 1
		trunc_ln106_82 : 1
		trunc_ln106_83 : 1
		tmp_124 : 1
		tmp_126 : 1
		tmp_127 : 1
		tmp_128 : 1
	State 6
		add_ln123 : 1
		zext_ln123_46 : 2
		temp : 3
		tmp_125 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_45 : 2
		add_ln130_50 : 1
		trunc_ln130 : 2
		zext_ln130_46 : 2
		add_ln105 : 3
		temp_26 : 3
		tmp_129 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_111 : 1
		xor_ln105 : 2
		xor_ln105_1 : 1
		or_ln105 : 2
		xor_ln105_2 : 2
		carry : 2
		zext_ln105_60 : 3
		tmp_s : 3
		or_ln1 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_4 : 1
		xor_ln147_2 : 1
		and_ln147 : 2
		or_ln147_1 : 2
		tmp_120 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_154          |    4    |   165   |    50   |
|    mul   |           grp_fu_158          |    4    |   165   |    50   |
|          |           grp_fu_162          |    4    |   165   |    50   |
|          |           grp_fu_166          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_209       |    0    |    0    |    13   |
|          |        add_ln145_fu_252       |    0    |    0    |    14   |
|          |        add_ln123_fu_386       |    0    |    0    |    39   |
|          |          temp_fu_396          |    0    |    0    |    40   |
|          |      add_ln130_49_fu_428      |    0    |    0    |    32   |
|          |        add_ln130_fu_432       |    0    |    0    |    39   |
|    add   |      add_ln130_50_fu_442      |    0    |    0    |    39   |
|          |        add_ln105_fu_456       |    0    |    0    |    32   |
|          |         temp_26_fu_462        |    0    |    0    |    40   |
|          |        add_ln133_fu_506       |    0    |    0    |    71   |
|          |          v_111_fu_518         |    0    |    0    |    71   |
|          |         tempReg_fu_577        |    0    |    0    |    71   |
|          |            v_fu_592           |    0    |    0    |    71   |
|          |            u_fu_673           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_524       |    0    |    0    |    64   |
|          |       xor_ln105_1_fu_530      |    0    |    0    |    64   |
|          |       xor_ln105_2_fu_542      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_607       |    0    |    0    |    64   |
|          |       xor_ln147_1_fu_611      |    0    |    0    |    64   |
|          |       xor_ln147_4_fu_628      |    0    |    0    |    2    |
|          |       xor_ln147_3_fu_650      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_536        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_615        |    0    |    0    |    64   |
|          |       or_ln147_1_fu_655       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_645       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_203       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_236       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       i_read_read_fu_98       |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_104 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_110  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_116    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_122    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_170         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_174    |    0    |    0    |    0    |
|          |       zext_ln145_fu_231       |    0    |    0    |    0    |
|          |      zext_ln145_1_fu_268      |    0    |    0    |    0    |
|          |       zext_ln105_fu_301       |    0    |    0    |    0    |
|          |       zext_ln110_fu_306       |    0    |    0    |    0    |
|          |      zext_ln105_56_fu_311     |    0    |    0    |    0    |
|          |       zext_ln112_fu_316       |    0    |    0    |    0    |
|          |       zext_ln106_fu_377       |    0    |    0    |    0    |
|          |       zext_ln123_fu_380       |    0    |    0    |    0    |
|   zext   |      zext_ln123_45_fu_383     |    0    |    0    |    0    |
|          |      zext_ln123_46_fu_392     |    0    |    0    |    0    |
|          |      zext_ln106_48_fu_416     |    0    |    0    |    0    |
|          |      zext_ln106_49_fu_419     |    0    |    0    |    0    |
|          |      zext_ln106_50_fu_422     |    0    |    0    |    0    |
|          |       zext_ln130_fu_425       |    0    |    0    |    0    |
|          |      zext_ln130_45_fu_438     |    0    |    0    |    0    |
|          |      zext_ln130_46_fu_452     |    0    |    0    |    0    |
|          |       zext_ln133_fu_502       |    0    |    0    |    0    |
|          |      zext_ln105_60_fu_556     |    0    |    0    |    0    |
|          |       zext_ln148_fu_669       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_220      |    0    |    0    |    0    |
|          |           al_fu_273           |    0    |    0    |    0    |
|          |           bl_fu_277           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_321      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_81_fu_325     |    0    |    0    |    0    |
|          |     trunc_ln106_82_fu_329     |    0    |    0    |    0    |
|          |     trunc_ln106_83_fu_333     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_412      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_448      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_634      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         zext_ln_fu_223        |    0    |    0    |    0    |
|          |         tmp_123_fu_240        |    0    |    0    |    0    |
|          |         shl_ln_fu_481         |    0    |    0    |    0    |
|bitconcatenate|         and_ln_fu_488         |    0    |    0    |    0    |
|          |       and_ln133_1_fu_495      |    0    |    0    |    0    |
|          |          or_ln_fu_512         |    0    |    0    |    0    |
|          |         or_ln1_fu_570         |    0    |    0    |    0    |
|          |       xor_ln147_2_fu_637      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln145_fu_248       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_258          |    0    |    0    |    0    |
|          |           ah_fu_281           |    0    |    0    |    0    |
|          |           bh_fu_291           |    0    |    0    |    0    |
|          |         tmp_124_fu_337        |    0    |    0    |    0    |
|partselect|         tmp_126_fu_347        |    0    |    0    |    0    |
|          |         tmp_127_fu_357        |    0    |    0    |    0    |
|          |         tmp_128_fu_367        |    0    |    0    |    0    |
|          |         tmp_125_fu_402        |    0    |    0    |    0    |
|          |         tmp_129_fu_468        |    0    |    0    |    0    |
|          |          tmp_s_fu_560         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_548         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_621        |    0    |    0    |    0    |
|          |         tmp_120_fu_661        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1453  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  PKB_addr_6_reg_724  |    6   |
|   PKB_addr_reg_719   |    6   |
|   add_ln105_reg_826  |   32   |
|   add_ln133_reg_836  |   64   |
|      ah_reg_739      |   32   |
|      al_reg_729      |   32   |
|      bh_reg_744      |   32   |
|      bl_reg_734      |   32   |
|    i_cast_reg_704    |    4   |
|  icmp_ln144_reg_715  |    1   |
|     j_15_reg_709     |    4   |
|       j_reg_697      |    4   |
|    tempReg_reg_841   |   64   |
|    tmp_124_reg_794   |   32   |
|    tmp_125_reg_815   |    2   |
|    tmp_126_reg_799   |   32   |
|    tmp_127_reg_805   |   32   |
|    tmp_128_reg_810   |   32   |
|    tmp_129_reg_831   |    2   |
|trunc_ln106_81_reg_778|   32   |
|trunc_ln106_82_reg_783|   32   |
|trunc_ln106_83_reg_788|   32   |
|  trunc_ln106_reg_773 |   32   |
|  trunc_ln125_reg_820 |   32   |
| u_59_out_load_reg_850|   64   |
|     v_66_reg_689     |   64   |
|       v_reg_855      |   64   |
| zext_ln105_56_reg_761|   64   |
|  zext_ln105_reg_749  |   64   |
|  zext_ln110_reg_755  |   64   |
|  zext_ln112_reg_767  |   64   |
+----------------------+--------+
|         Total        |  1053  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_136 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_154    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_154    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_158    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_158    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1453  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1053  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1713  |  1543  |
+-----------+--------+--------+--------+--------+
