
---------- Begin Simulation Statistics ----------
final_tick                                41257606000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675384                       # Number of bytes of host memory used
host_op_rate                                   150274                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1253.56                       # Real time elapsed on the host
host_tick_rate                               32912336                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041258                       # Number of seconds simulated
sim_ticks                                 41257606000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119738437                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57931992                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.825152                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.825152                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5569553                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3154630                       # number of floating regfile writes
system.cpu.idleCycles                           87564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               469925                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22118361                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.366249                       # Inst execution rate
system.cpu.iew.exec_refs                     39283053                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15906368                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5178280                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23640459                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6910                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16180287                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           198780473                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23376685                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1035437                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195251505                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48846                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3479511                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 346653                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3564097                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1107                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       380096                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          89829                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 218781727                       # num instructions consuming a value
system.cpu.iew.wb_count                     194852982                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620276                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135705013                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.361419                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195004818                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                298006857                       # number of integer regfile reads
system.cpu.int_regfile_writes               154675233                       # number of integer regfile writes
system.cpu.ipc                               1.211898                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.211898                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1762303      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             150970376     76.91%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               752849      0.38%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                815101      0.42%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              484660      0.25%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  472      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193419      0.10%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               395180      0.20%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1264259      0.64%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                320      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22524472     11.48%     91.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14428061      7.35%     98.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1078521      0.55%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1616896      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              196286947                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5473090                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10806229                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5071989                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6765976                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3006403                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015316                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2498341     83.10%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6301      0.21%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    70      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 248352      8.26%     91.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119918      3.99%     95.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7797      0.26%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           125605      4.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              192057957                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          467266222                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    189780993                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         202418676                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  198780330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 196286947                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 143                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10403082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             64510                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12622028                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82427649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.381324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.468085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31955942     38.77%     38.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6804372      8.25%     47.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8088641      9.81%     56.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9034725     10.96%     67.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7790911      9.45%     77.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5920993      7.18%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6741608      8.18%     92.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3740795      4.54%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2349662      2.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82427649                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.378797                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            657431                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           164954                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23640459                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16180287                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83226549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82515213                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           74                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          849                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       808731                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            869                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23563262                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19337079                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            438803                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9890153                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9142027                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.435648                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1100785                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          508418                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             493435                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14983                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          427                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10364373                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            342324                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80933025                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.327571                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.821041                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        35063092     43.32%     43.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10095153     12.47%     55.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5199404      6.42%     62.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9263031     11.45%     73.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2568749      3.17%     76.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3800504      4.70%     81.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3368825      4.16%     85.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1990300      2.46%     88.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9583967     11.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80933025                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9583967                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34540555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34540555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34540555                       # number of overall hits
system.cpu.dcache.overall_hits::total        34540555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       351782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         351782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       351782                       # number of overall misses
system.cpu.dcache.overall_misses::total        351782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22871632991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22871632991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22871632991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22871632991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34892337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34892337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34892337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34892337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010082                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65016.495986                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65016.495986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65016.495986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65016.495986                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23356                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               858                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.221445                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243045                       # number of writebacks
system.cpu.dcache.writebacks::total            243045                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92819                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92819                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92819                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258963                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18250847491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18250847491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18250847491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18250847491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007422                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007422                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007422                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70476.660724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70476.660724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70476.660724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70476.660724                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258448                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19156549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19156549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8410791500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8410791500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19314752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19314752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53164.551241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53164.551241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4217057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4217057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54104.371143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54104.371143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14460841491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14460841491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74702.532253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74702.532253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       181020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       181020                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14033790491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14033790491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77526.187664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77526.187664                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.650297                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34799519                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258960                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.381831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.650297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70043634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70043634                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19722607                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29840729                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30472621                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2045039                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 346653                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9000725                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96719                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              202999334                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                539890                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23404276                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15906373                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23413                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109802                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           20875318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      110045884                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23563262                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10736247                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61106762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  886718                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  265                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1936                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  17071824                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                144954                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82427649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.522040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.357299                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47688758     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1480068      1.80%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3797267      4.61%     64.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3140972      3.81%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1900985      2.31%     70.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2339747      2.84%     73.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2358185      2.86%     76.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1836832      2.23%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17884835     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82427649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.285563                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.333644                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     16925306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16925306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16925306                       # number of overall hits
system.cpu.icache.overall_hits::total        16925306                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146518                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146518                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146518                       # number of overall misses
system.cpu.icache.overall_misses::total        146518                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2007577000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2007577000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2007577000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2007577000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17071824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17071824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17071824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17071824                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008582                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008582                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13701.913758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13701.913758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13701.913758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13701.913758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145405                       # number of writebacks
system.cpu.icache.writebacks::total            145405                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          603                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          603                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          603                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835532500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835532500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835532500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835532500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008547                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12579.464072                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12579.464072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12579.464072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12579.464072                       # average overall mshr miss latency
system.cpu.icache.replacements                 145405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16925306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16925306                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146518                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146518                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2007577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2007577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17071824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17071824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13701.913758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13701.913758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835532500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835532500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12579.464072                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12579.464072                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.612112                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17071221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.994284                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.612112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34289563                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34289563                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17072110                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           418                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4040901                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1181197                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                26583                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1107                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 602701                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48033                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41257606000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 346653                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 20812294                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9710657                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2758                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31378390                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20176897                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              201597238                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64688                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 713592                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    616                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19105599                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           223370751                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   525649623                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                308241684                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6603817                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 15037958                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11408092                       # count of insts added to the skid buffer
system.cpu.rob.reads                        270047796                       # The number of ROB reads
system.cpu.rob.writes                       398982837                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49842                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144550                       # number of overall hits
system.l2.overall_hits::.cpu.data               49842                       # number of overall hits
system.l2.overall_hits::total                  194392                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209118                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1362                       # number of overall misses
system.l2.overall_misses::.cpu.data            209118                       # number of overall misses
system.l2.overall_misses::total                210480                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94762000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17327185500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17421947500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94762000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17327185500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17421947500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.807530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.807530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69575.624082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82858.412475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82772.460566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69575.624082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82858.412475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82772.460566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198749                       # number of writebacks
system.l2.writebacks::total                    198749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210480                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210480                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80845000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15199946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15280791000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80845000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15199946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15280791000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519868                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59357.562408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72685.976339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72599.729190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59357.562408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72685.976339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72599.729190                       # average overall mshr miss latency
system.l2.replacements                         202607                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243045                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243045                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145405                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145405                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19718                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13547354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13547354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        181028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            181028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83983.351931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83983.351931                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11906819250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11906819250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73813.274131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73813.274131                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94762000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94762000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69575.624082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69575.624082                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80845000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80845000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59357.562408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59357.562408                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30124                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3779831000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3779831000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.613458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79062.730087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79062.730087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3293126750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3293126750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.613458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.613458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68882.336638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68882.336638                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.300048                       # Cycle average of tags in use
system.l2.tags.total_refs                      808697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.836342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.461346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.138486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8071.700216                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991858                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6680575                       # Number of tag accesses
system.l2.tags.data_accesses                  6680575                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000682582250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210480                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.688939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.824121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.882664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11893     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11898                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8182     68.77%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.08%     68.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2930     24.63%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              623      5.24%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              151      1.27%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11898                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13470720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12719936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    326.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41257346000                       # Total gap between requests
system.mem_ctrls.avgGap                     100817.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2112774.066435168032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 324383726.966610670090                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 308261802.684334099293                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1362                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209118                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35899000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8299067750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 984830280000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26357.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39686.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4955145.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13383552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13470720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12719936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1362                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209118                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2112774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    324389932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        326502706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2112774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2112774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    308305237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       308305237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    308305237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2112774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    324389932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       634807943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210476                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198721                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4388541750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052380000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8334966750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20850.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39600.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               78203                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91486                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239499                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.344791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.833357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   111.035001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173362     72.39%     72.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45408     18.96%     91.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9699      4.05%     95.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5087      2.12%     97.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3501      1.46%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1307      0.55%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          622      0.26%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          236      0.10%     99.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          277      0.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239499                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13470464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              326.496501                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              308.261803                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       855836100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       454872495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751463580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518225940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3256362720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17848211070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    812848320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24497820225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.777066                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1963184000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1377480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37916942000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854251020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454026210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751335060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519097680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3256362720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17932233630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    742092480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24509398800                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.057707                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1779238000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1377480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38100888000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198749                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3016                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161310                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49170                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622725                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622725                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622725                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26190656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26190656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26190656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210480                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301810250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263100000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           181028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          181028                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77932                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437232                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776374                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1213606                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18644288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32128320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50772608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202610                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001589                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606540     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    925      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607485                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41257606000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792815500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218881981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388441500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
