=====
SETUP
-4.909
7.749
2.839
eth_rxc_ibuf
0.000
0.683
u_img_data_pkt/img_ifg_cnt_22_s1
0.926
1.158
u_img_data_pkt/n367_s2
1.585
2.140
u_img_data_pkt/n366_s2
2.800
3.349
u_img_data_pkt/n393_s5
3.523
3.976
u_img_data_pkt/img_vs_Z_s
4.775
5.330
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0
7.749
=====
SETUP
-4.852
4.979
0.127
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk
4.979
=====
SETUP
-4.852
4.979
0.127
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
4.979
=====
SETUP
-4.852
4.979
0.127
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
4.979
=====
SETUP
-4.852
4.979
0.127
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b
4.979
=====
SETUP
-4.799
7.639
2.839
eth_rxc_ibuf
0.000
0.683
u_img_data_pkt/img_ifg_cnt_22_s1
0.926
1.158
u_img_data_pkt/n367_s2
1.585
2.140
u_img_data_pkt/n366_s2
2.800
3.349
u_img_data_pkt/n393_s5
3.523
3.976
u_img_data_pkt/img_vs_Z_s
4.775
5.330
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1
7.639
=====
SETUP
-4.668
4.979
0.311
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
4.979
=====
SETUP
-4.668
4.979
0.311
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk
4.979
=====
SETUP
-4.668
4.979
0.311
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
4.979
=====
SETUP
-4.668
4.979
0.311
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b
4.979
=====
SETUP
-4.209
4.979
0.769
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r
4.979
=====
SETUP
-4.209
4.979
0.769
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b
4.979
=====
SETUP
-4.209
4.979
0.769
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk
4.979
=====
SETUP
-4.209
4.979
0.769
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g
4.979
=====
SETUP
-4.099
4.987
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0
4.987
=====
SETUP
-4.099
4.987
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0
4.987
=====
SETUP
-4.099
4.987
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0
4.987
=====
SETUP
-4.091
4.979
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s1
4.979
=====
SETUP
-4.091
4.979
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0
4.979
=====
SETUP
-4.084
4.971
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0
4.971
=====
SETUP
-4.084
4.971
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0
4.971
=====
SETUP
-4.084
4.971
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0
4.971
=====
SETUP
-4.084
4.971
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0
4.971
=====
SETUP
-4.084
4.971
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0
4.971
=====
SETUP
-4.084
4.971
0.887
I_clk_ibuf
0.000
0.683
key_debounceN_inst0/key_n_out1_s0
0.926
1.158
DVI_TX_Top_inst/rgb2dvi_inst/n36_s2
2.867
3.238
DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0
4.971
=====
HOLD
-0.259
0.647
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[6]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[6]
0.647
=====
HOLD
-0.259
0.647
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[5]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[5]
0.647
=====
HOLD
-0.148
0.757
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[0]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[0]
0.757
=====
HOLD
-0.148
0.757
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[2]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[2]
0.757
=====
HOLD
-0.137
0.769
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[1]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[1]
0.769
=====
HOLD
-0.136
0.770
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[8]
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[8]
0.770
=====
HOLD
-0.024
0.882
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[7]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[7]
0.882
=====
HOLD
-0.024
0.882
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[4]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[4]
0.882
=====
HOLD
-0.016
0.891
0.907
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0
0.184
0.386
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/recalib_s1
0.659
0.891
DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0
0.891
=====
HOLD
-0.012
0.894
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wptr_Z[3]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[3]
0.894
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0
0.385
=====
HOLD
0.060
0.385
0.325
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z
0.184
0.385
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0
0.385
=====
HOLD
0.060
1.061
1.001
eth_rxc_ibuf
0.000
0.675
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.860
1.061
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3
1.061
=====
HOLD
0.060
1.061
1.001
eth_rxc_ibuf
0.000
0.675
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.860
1.061
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2
1.061
=====
HOLD
0.060
1.061
1.001
eth_rxc_ibuf
0.000
0.675
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.860
1.061
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1
1.061
=====
HOLD
0.060
1.061
1.001
eth_rxc_ibuf
0.000
0.675
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z
0.860
1.061
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0
1.061
=====
HOLD
0.074
0.837
0.763
CSI2RAW8_inst/u_control_capture/q_din2_4_s1
0.514
0.715
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.837
=====
HOLD
0.090
0.996
0.906
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.wbin_Z[9]
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Small.rq1_wptr_Z[9]
0.996
=====
HOLD
0.190
0.386
0.196
bayer_rgb_inst/video_format_detect_inst/de_tmp2_s0
0.184
0.386
bayer_rgb_inst/shift_line_inst0/ram_line_inst/ram_ram_0_0_s
0.386
=====
HOLD
0.213
0.647
0.433
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0
0.184
0.386
vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0
0.647
=====
HOLD
0.213
0.976
0.763
CSI2RAW8_inst/u_control_capture/q_din2_15_s1
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.976
=====
HOLD
0.213
0.976
0.763
CSI2RAW8_inst/u_control_capture/q_din2_14_s1
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.976
=====
HOLD
0.213
0.976
0.763
CSI2RAW8_inst/u_control_capture/q_din2_12_s1
0.514
0.716
CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0
0.976
