;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	CMP @421, 202
	CMP @421, 202
	SUB @421, 302
	SUB @121, 103
	SPL 100, 300
	SUB 402, @8
	MOV -7, <-20
	SUB @127, 106
	CMP @121, 103
	CMP @121, 103
	JMP -7, -38
	ADD 270, 260
	SPL 100, 300
	JMP @78, #381
	JMP @78, #381
	SUB 960, 181
	JMN 272, 0
	SUB 100, 304
	SUB 402, @8
	MOV -7, <-38
	ADD 210, 30
	JMN 196, -12
	SUB @121, 106
	SUB -18, @10
	SUB -18, @10
	SUB <187, 106
	JMP 402, <8
	SUB 10, 30
	CMP @127, 106
	CMP @127, 106
	CMP @127, 106
	SUB 12, @490
	SUB 12, @490
	JMP @78, #380
	JMP @78, #380
	SUB @121, 106
	ADD #706, -209
	MOV @-7, <-20
	SUB -7, <-20
	SPL 0, #2
	SLT 20, @12
	SUB 10, 30
	SPL 0, #2
	SUB -7, <-20
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	CMP @421, 202
	SUB @421, 302
