{
  "version": "2.0",
  "syntax_check": {
    "valid_sv": true,
    "standard": "IEEE 1800-2017",
    "notes": "String type as module port is valid SystemVerilog per IEEE 1800-2017. The string type is a dynamic data type that can be used in ports for simulation purposes."
  },
  "cross_tool_validation": {
    "slang": {
      "status": "pass",
      "version": "system",
      "output": "Build succeeded: 0 errors, 0 warnings"
    },
    "verilator": {
      "status": "pass",
      "version": "system",
      "output": "lint-only succeeded with no errors"
    },
    "icarus": {
      "status": "fail",
      "version": "system",
      "output": "Net `a` can not be of type `string`",
      "note": "Icarus Verilog does not support string type for ports (synthesis-oriented limitation)"
    }
  },
  "feature_support": {
    "feature": "string type in module ports",
    "ieee_standard": "IEEE 1800-2017 Section 6.16 (String data type)",
    "circt_status": "unhandled - crashes during MooreToCore type conversion",
    "expected_behavior": "Either convert string type or emit proper error diagnostic"
  },
  "classification": {
    "result": "valid_testcase",
    "reason": "Syntax is valid SystemVerilog (confirmed by Slang and Verilator). CIRCT should handle this gracefully - either by supporting string type conversion or by emitting a proper error message. Crashing with assertion failure is a bug.",
    "category": "bug_report"
  },
  "reduction_stats": {
    "original_lines": 9,
    "minimized_lines": 2,
    "reduction_percent": 77.78
  },
  "crash_signature": {
    "type": "assertion",
    "location": "SVModuleOpConversion::matchAndRewrite (MooreToCore.cpp)",
    "pass": "MooreToCorePass",
    "root_cause": "moore::StringType has no registered type conversion in MooreToCore pass"
  }
}
