<?xml version="1.0" encoding="UTF-8"?>
<module id="apps_rcm" HW_revision="">
    <register id="CAMERA_CLK_GEN" width="32" offset="0x0" description="">
        <bitfield id="CAMERA_PLLCKDIV_OFF_TIME" description="Configuration of OFF-TIME for dividing PLL clk (240 MHz) in generation of Camera func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU1" description="" begin="7" end="3" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="CAMERA_PLLCKDIV_ON_TIME" description="Configuration of ON-TIME for dividing PLL clk (240 MHz) in generation of Camera func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CAMERA_CLK_GATING" width="32" offset="0x4" description="">
        <bitfield id="NU1" description="" begin="23" end="17" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU3" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CAMERA_SOFT_RESET" width="32" offset="0x8" description="">
    </register>
    <register id="MCASP_CLK_GATING" width="32" offset="0x14" description="">
        <bitfield id="NU1" description="" begin="23" end="17" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU3" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCASP_SOFT_RESET" width="32" offset="0x18" description="">
    </register>
    <register id="MMCHS_CLK_GEN" width="32" offset="0x20" description="">
        <bitfield id="MMCHS_PLLCKDIV_OFF_TIME" description="Configuration of OFF-TIME for dividing PLL clk (240 MHz) in generation of MMCHS func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU1" description="" begin="7" end="3" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MMCHS_PLLCKDIV_ON_TIME" description="Configuration of ON-TIME for dividing PLL clk (240 MHz) in generation of MMCHS func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MMCHS_CLK_GATING" width="32" offset="0x24" description="">
        <bitfield id="NU1" description="" begin="23" end="17" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU3" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MMCHS_SOFT_RESET" width="32" offset="0x28" description="">
    </register>
    <register id="MCSPI_A1_CLK_GEN" width="32" offset="0x2C" description="">
        <bitfield id="NU1" description="" begin="15" end="11" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCSPI_A1_PLLCLKDIV_OFF_TIME" description="Configuration of OFF-TIME for dividing PLL clk (240 MHz) in generation of MCSPI_A1 func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="3" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCSPI_A1_PLLCLKDIV_ON_TIME" description="Configuration of ON-TIME for dividing PLL clk (240 MHz) in generation of MCSPI_A1 func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCSPI_A1_CLK_GATING" width="32" offset="0x30" description="">
        <bitfield id="NU1" description="" begin="23" end="17" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU3" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCSPI_A1_SOFT_RESET" width="32" offset="0x34" description="">
    </register>
    <register id="MCSPI_A2_CLK_GEN" width="32" offset="0x38" description="">
        <bitfield id="NU1" description="" begin="15" end="11" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCSPI_A2_PLLCKDIV_OFF_TIME" description="Configuration of OFF-TIME for dividing PLL clk (240 MHz) in generation of MCSPI_A2 func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="3" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCSPI_A2_PLLCKDIV_ON_TIME" description="Configuration of OFF-TIME for dividing PLL clk (240 MHz) in generation of MCSPI_A2 func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCSPI_A2_CLK_GATING" width="32" offset="0x40" description="">
        <bitfield id="NU1" description="" begin="23" end="17" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU3" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCSPI_A2_SOFT_RESET" width="32" offset="0x44" description="">
    </register>
    <register id="UDMA_A_CLK_GATING" width="32" offset="0x48" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="UDMA_A_SOFT_RESET" width="32" offset="0x4C" description="">
    </register>
    <register id="GPIO_A_CLK_GATING" width="32" offset="0x50" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPIO_A_SOFT_RESET" width="32" offset="0x54" description="">
    </register>
    <register id="GPIO_B_CLK_GATING" width="32" offset="0x58" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPIO_B_SOFT_RESET" width="32" offset="0x5C" description="">
    </register>
    <register id="GPIO_C_CLK_GATING" width="32" offset="0x60" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPIO_C_SOFT_RESET" width="32" offset="0x64" description="">
    </register>
    <register id="GPIO_D_CLK_GATING" width="32" offset="0x68" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPIO_D_SOFT_RESET" width="32" offset="0x6C" description="">
    </register>
    <register id="GPIO_E_CLK_GATING" width="32" offset="0x70" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPIO_E_SOFT_RESET" width="32" offset="0x74" description="">
    </register>
    <register id="WDOG_A_CLK_GATING" width="32" offset="0x78" description="">
        <bitfield id="WDOG_A_BAUD_CLK_SEL" description="&amp;quot;00&amp;quot; - Sysclk ; &amp;quot;01&amp;quot; - REF_CLK (38.4 MHz) ; &amp;quot;10/11&amp;quot; - Slow_clk" begin="25" end="24" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="WDOG_A_SOFT_RESET" width="32" offset="0x7C" description="">
    </register>
    <register id="UART_A0_CLK_GATING" width="32" offset="0x80" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="UART_A0_SOFT_RESET" width="32" offset="0x84" description="">
    </register>
    <register id="UART_A1_CLK_GATING" width="32" offset="0x88" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="UART_A1_SOFT_RESET" width="32" offset="0x8C" description="">
    </register>
    <register id="GPT_A0_CLK_GATING" width="32" offset="0x90" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPT_A0_SOFT_RESET" width="32" offset="0x94" description="">
    </register>
    <register id="GPT_A1_CLK_GATING" width="32" offset="0x98" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPT_A1_SOFT_RESET" width="32" offset="0x9C" description="">
    </register>
    <register id="GPT_A2_CLK_GATING" width="32" offset="0xA0" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPT_A2_SOFT_RESET" width="32" offset="0xA4" description="">
    </register>
    <register id="GPT_A3_CLK_GATING" width="32" offset="0xA8" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="GPT_A3_SOFT_RESET" width="32" offset="0xAC" description="">
    </register>
    <register id="MCASP_FRAC_CLK_CONFIG0" width="32" offset="0xB0" description="">
        <bitfield id="MCASP_FRAC_DIV_DIVISOR" description="" begin="25" end="16" width="10" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCASP_FRAC_DIV_FRACTION" description="" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCASP_FRAC_CLK_CONFIG1" width="32" offset="0xB4" description="">
        <bitfield id="MCASP_FRAC_DIV_PERIOD" description="" begin="9" end="0" width="10" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CRYPTO_CLK_GATING" width="32" offset="0xB8" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CRYPTO_SOFT_RESET" width="32" offset="0xBC" description="">
    </register>
    <register id="MCSPI_S0_CLK_GATING" width="32" offset="0xC8" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MCSPI_S0_SOFT_RESET" width="32" offset="0xCC" description="">
    </register>
    <register id="MCSPI_S0_CLKDIV_CFG" width="32" offset="0xD0" description="">
        <bitfield id="NU1" description="" begin="15" end="11" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCSPI_S0_PLLCLKDIV_OFF_TIME" description="Configuration of OFF-TIME for dividing PLL clk (240 MHz) in generation of MCSPI_S0 func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="3" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="MCSPI_S0_PLLCLKDIV_ON_TIME" description="Configuration of ON-TIME for dividing PLL clk (240 MHz) in generation of MCSPI_S0 func-clk : &amp;quot;000&amp;quot; - 1 &amp;quot;001&amp;quot; - 2 &amp;quot;010&amp;quot; - 3 &amp;quot;011&amp;quot; - 4 &amp;quot;100&amp;quot; - 5 &amp;quot;101&amp;quot; - 6 &amp;quot;110&amp;quot; - 7 &amp;quot;111&amp;quot; - 8" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="I2C_CLK_GATING" width="32" offset="0xD8" description="">
        <bitfield id="NU1" description="" begin="15" end="9" width="7" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU2" description="" begin="7" end="1" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="I2C_SOFT_RESET" width="32" offset="0xDC" description="">
    </register>
    <register id="APPS_LPDS_REQ" width="32" offset="0xE4" description="">
    </register>
    <register id="APPS_TURBO_REQ" width="32" offset="0xEC" description="">
    </register>
    <register id="APPS_DSLP_WAKE_CONFIG" width="32" offset="0x108" description="">
    </register>
    <register id="APPS_DSLP_WAKE_TIMER_CFG" width="32" offset="0x10C" description="">
        <bitfield id="DSLP_WAKE_TIMER_OPP_CFG" description="Configuration (in slow_clks) which says when to request for OPP during deep-sleep exit" begin="31" end="16" width="16" rwaccess="R/W">
        </bitfield>
        <bitfield id="DSLP_WAKE_TIMER_WAKE_CFG" description="Configuration (in slow_clks) which says when to request for WAKE during deep-sleep exit" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="SLP_WAKE_ENABLE" width="32" offset="0x110" description="">
    </register>
    <register id="APPS_SLP_WAKETIMER_CFG" width="32" offset="0x114" description="">
    </register>
    <register id="APPS_TO_NWP_WAKE_REQUEST" width="32" offset="0x118" description="">
    </register>
    <register id="INTERRUPT_STATUS" width="32" offset="0x120" description="">
    </register>
    <register id="INTERRUPT_ENABLE" width="32" offset="0x124" description="">
    </register>
</module>
