/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_tx_otr -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/323_Memory_Map_TX_OTR.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_OTR_SW_DEF
#define DEF_FXR_TX_OTR_SW_DEF

#define FXR_NUM_CONTEXTS					256
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						255
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					16
#define FXR_RX_CONTEXT_MAX					15
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define TXOTR_CFG_BASE						0x0000
#define TXOTR_STS_BASE						0x2000
#define TXOTR_DBG_BASE						0x4000
#define TXOTR_ERR_BASE						0x6000
#define TXOTR_PRF_BASE						0x8000
#define TXOTR_OFFSET						0x8
/*
* Table #3 of 323_Memory_Map_TX_OTR.xml - CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Pre-Fragmentation Engine OPB Input Queues for 
* MC0.
*/
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS			(FXR_TX_OTR + 0x000000000000)
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_RESETCSR		0x0000000010101010ull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_PREFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #4 of 323_Memory_Map_TX_OTR.xml - CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Pre-Fragmentation Engine OPB Input Queues for 
* MC1.
*/
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS			(FXR_TX_OTR + 0x000000000008)
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_RESETCSR		0x0000000010101010ull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_PREFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #5 of 323_Memory_Map_TX_OTR.xml - CFG_MC0_FP_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues for MC0.
*/
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS				(FXR_TX_OTR + 0x000000000010)
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_RESETCSR			0x0000000010101010ull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT		24
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT		16
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT		8
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT		0
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_MC0_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK		0xFFull
/*
* Table #6 of 323_Memory_Map_TX_OTR.xml - CFG_MC1_FP_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues for MC1.
*/
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS				(FXR_TX_OTR + 0x000000000018)
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_RESETCSR			0x0000000010101010ull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK		0xFFFFFFFFull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT		24
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT		16
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT		8
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT		0
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK		0xFFull
/*
* Table #7 of 323_Memory_Map_TX_OTR.xml - CFG_MC1P_FP_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Fast Path OPB Input Queues for MC1'.
*/
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS				(FXR_TX_OTR + 0x000000000020)
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_RESETCSR			0x0000000010101010ull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT		24
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT		16
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT		8
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT		0
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK		0xFFull
#define FXR_CFG_MC1P_FP_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK		0xFFull
/*
* Table #8 of 323_Memory_Map_TX_OTR.xml - CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Post-Fragmentation Engine OPB Input Queues for 
* MC0.
*/
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS			(FXR_TX_OTR + 0x000000000028)
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_RESETCSR		0x0000000010101010ull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC0_POSTFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #9 of 323_Memory_Map_TX_OTR.xml - CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in the Post-Fragmentation Engine OPB Input Queues for 
* MC1.
*/
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS			(FXR_TX_OTR + 0x000000000030)
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_RESETCSR		0x0000000010101010ull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SHIFT	32
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_MASK	0xFFFFFFFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_UNUSED_63_32_SMASK	0xFFFFFFFF00000000ull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SHIFT	24
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC3_CRDTS_SMASK	0xFF000000ull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SHIFT	16
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC2_CRDTS_SMASK	0xFF0000ull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SHIFT	8
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC1_CRDTS_SMASK	0xFF00ull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SHIFT	0
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_MASK	0xFFull
#define FXR_CFG_MC1_POSTFRAG_OPB_IN_Q_CRDTS_TC0_CRDTS_SMASK	0xFFull
/*
* Table #11 of 323_Memory_Map_TX_OTR.xml - CFG_DMA_IN_QCRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits in DMA Input Queues.
*/
#define FXR_CFG_DMA_IN_QCRDTS					(FXR_TX_OTR + 0x000000000038)
#define FXR_CFG_DMA_IN_QCRDTS_RESETCSR				0x1010101010101010ull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC3_CRDTS_SHIFT		56
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC3_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC3_CRDTS_SMASK		0xFF00000000000000ull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC2_CRDTS_SHIFT		48
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC2_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC2_CRDTS_SMASK		0xFF000000000000ull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC1_CRDTS_SHIFT		40
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC1_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC1_CRDTS_SMASK		0xFF0000000000ull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC0_CRDTS_SHIFT		32
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC0_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC1TC0_CRDTS_SMASK		0xFF00000000ull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC3_CRDTS_SHIFT		24
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC3_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC3_CRDTS_SMASK		0xFF000000ull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC2_CRDTS_SHIFT		16
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC2_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC2_CRDTS_SMASK		0xFF0000ull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC1_CRDTS_SHIFT		8
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC1_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC1_CRDTS_SMASK		0xFF00ull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC0_CRDTS_SHIFT		0
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC0_CRDTS_MASK			0xFFull
#define FXR_CFG_DMA_IN_QCRDTS_MC0TC0_CRDTS_SMASK		0xFFull
/*
* Table #12 of 323_Memory_Map_TX_OTR.xml - CFG_RXDMA_INT
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR to RXDMA Interface.
*/
#define FXR_CFG_RXDMA_INT					(FXR_TX_OTR + 0x000000000040)
#define FXR_CFG_RXDMA_INT_RESETCSR				0x0000000000000010ull
#define FXR_CFG_RXDMA_INT_UNUSED_63_8_SHIFT			8
#define FXR_CFG_RXDMA_INT_UNUSED_63_8_MASK			0xFFFFFFFFFFFFFFull
#define FXR_CFG_RXDMA_INT_UNUSED_63_8_SMASK			0xFFFFFFFFFFFFFF00ull
#define FXR_CFG_RXDMA_INT_CRDTS_SHIFT				0
#define FXR_CFG_RXDMA_INT_CRDTS_MASK				0xFFull
#define FXR_CFG_RXDMA_INT_CRDTS_SMASK				0xFFull
/*
* Table #13 of 323_Memory_Map_TX_OTR.xml - CFG_TXCI_INT
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR to TXCI Interface.
*/
#define FXR_CFG_TXCI_INT					(FXR_TX_OTR + 0x000000000048)
#define FXR_CFG_TXCI_INT_RESETCSR				0x0000000000000100ull
#define FXR_CFG_TXCI_INT_UNUSED_63_9_SHIFT			9
#define FXR_CFG_TXCI_INT_UNUSED_63_9_MASK			0x7FFFFFFFFFFFFFull
#define FXR_CFG_TXCI_INT_UNUSED_63_9_SMASK			0xFFFFFFFFFFFFFE00ull
#define FXR_CFG_TXCI_INT_CRDTS_SHIFT				0
#define FXR_CFG_TXCI_INT_CRDTS_MASK				0x1FFull
#define FXR_CFG_TXCI_INT_CRDTS_SMASK				0x1FFull
/*
* Table #14 of 323_Memory_Map_TX_OTR.xml - CFG_AT_INT
* This CSR contains the configuration parameters necessary to configure the 
* TXOTR to AT Interface.
*/
#define FXR_CFG_AT_INT						(FXR_TX_OTR + 0x000000000050)
#define FXR_CFG_AT_INT_RESETCSR					0x0000000000000100ull
#define FXR_CFG_AT_INT_UNUSED_63_9_SHIFT			9
#define FXR_CFG_AT_INT_UNUSED_63_9_MASK				0x7FFFFFFFFFFFFFull
#define FXR_CFG_AT_INT_UNUSED_63_9_SMASK			0xFFFFFFFFFFFFFE00ull
#define FXR_CFG_AT_INT_CRDTS_SHIFT				0
#define FXR_CFG_AT_INT_CRDTS_MASK				0x1FFull
#define FXR_CFG_AT_INT_CRDTS_SMASK				0x1FFull
/*
* Table #15 of 323_Memory_Map_TX_OTR.xml - CFG_MSGID_1
* This CSR contains the configuration parameters necessary to set the number of 
* reserved MSG_IDs for each MC/TC combination.
*/
#define FXR_CFG_MSGID_1						(FXR_TX_OTR + 0x000000000058)
#define FXR_CFG_MSGID_1_RESETCSR				0x4040404040404040ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC3_SHIFT			56
#define FXR_CFG_MSGID_1_RSVD_MC1_TC3_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC3_SMASK			0xFF00000000000000ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC2_SHIFT			48
#define FXR_CFG_MSGID_1_RSVD_MC1_TC2_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC2_SMASK			0xFF000000000000ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC1_SHIFT			40
#define FXR_CFG_MSGID_1_RSVD_MC1_TC1_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC1_SMASK			0xFF0000000000ull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC0_SHIFT			32
#define FXR_CFG_MSGID_1_RSVD_MC1_TC0_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC1_TC0_SMASK			0xFF00000000ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC3_SHIFT			24
#define FXR_CFG_MSGID_1_RSVD_MC0_TC3_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC3_SMASK			0xFF000000ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC2_SHIFT			16
#define FXR_CFG_MSGID_1_RSVD_MC0_TC2_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC2_SMASK			0xFF0000ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC1_SHIFT			8
#define FXR_CFG_MSGID_1_RSVD_MC0_TC1_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC1_SMASK			0xFF00ull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC0_SHIFT			0
#define FXR_CFG_MSGID_1_RSVD_MC0_TC0_MASK			0xFFull
#define FXR_CFG_MSGID_1_RSVD_MC0_TC0_SMASK			0xFFull
/*
* Table #16 of 323_Memory_Map_TX_OTR.xml - CFG_MSGID_2
* This CSR contains the configuration parameters necessary to set the total 
* shared Message Identifiers that can be allocated simultaneously.
*/
#define FXR_CFG_MSGID_2						(FXR_TX_OTR + 0x000000000060)
#define FXR_CFG_MSGID_2_RESETCSR				0x0000000000003000ull
#define FXR_CFG_MSGID_2_UNUSED_63_14_SHIFT			14
#define FXR_CFG_MSGID_2_UNUSED_63_14_MASK			0x3FFFFFFFFFFFFull
#define FXR_CFG_MSGID_2_UNUSED_63_14_SMASK			0xFFFFFFFFFFFFC000ull
#define FXR_CFG_MSGID_2_SHARED_SHIFT				0
#define FXR_CFG_MSGID_2_SHARED_MASK				0x3FFFull
#define FXR_CFG_MSGID_2_SHARED_SMASK				0x3FFFull
/*
* Table #17 of 323_Memory_Map_TX_OTR.xml - CFG_PKTID_1
* This CSR contains the configuration parameters necessary to set the number of 
* reserved PKT_IDs for each MC/TC combination.
*/
#define FXR_CFG_PKTID_1						(FXR_TX_OTR + 0x000000000068)
#define FXR_CFG_PKTID_1_RESETCSR				0x4040404040404040ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC3_SHIFT			56
#define FXR_CFG_PKTID_1_RSVD_MC1_TC3_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC3_SMASK			0xFF00000000000000ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC2_SHIFT			48
#define FXR_CFG_PKTID_1_RSVD_MC1_TC2_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC2_SMASK			0xFF000000000000ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC1_SHIFT			40
#define FXR_CFG_PKTID_1_RSVD_MC1_TC1_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC1_SMASK			0xFF0000000000ull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC0_SHIFT			32
#define FXR_CFG_PKTID_1_RSVD_MC1_TC0_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC1_TC0_SMASK			0xFF00000000ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC3_SHIFT			24
#define FXR_CFG_PKTID_1_RSVD_MC0_TC3_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC3_SMASK			0xFF000000ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC2_SHIFT			16
#define FXR_CFG_PKTID_1_RSVD_MC0_TC2_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC2_SMASK			0xFF0000ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC1_SHIFT			8
#define FXR_CFG_PKTID_1_RSVD_MC0_TC1_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC1_SMASK			0xFF00ull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC0_SHIFT			0
#define FXR_CFG_PKTID_1_RSVD_MC0_TC0_MASK			0xFFull
#define FXR_CFG_PKTID_1_RSVD_MC0_TC0_SMASK			0xFFull
/*
* Table #18 of 323_Memory_Map_TX_OTR.xml - CFG_PKTID_2
* This CSR contains the configuration parameters necessary to set the total 
* shared Packet Identifiers that can be allocated simultaneously.
*/
#define FXR_CFG_PKTID_2						(FXR_TX_OTR + 0x000000000070)
#define FXR_CFG_PKTID_2_RESETCSR				0x0000000000003000ull
#define FXR_CFG_PKTID_2_UNUSED_63_14_SHIFT			14
#define FXR_CFG_PKTID_2_UNUSED_63_14_MASK			0x3FFFFFFFFFFFFull
#define FXR_CFG_PKTID_2_UNUSED_63_14_SMASK			0xFFFFFFFFFFFFC000ull
#define FXR_CFG_PKTID_2_SHARED_SHIFT				0
#define FXR_CFG_PKTID_2_SHARED_MASK				0x3FFFull
#define FXR_CFG_PKTID_2_SHARED_SMASK				0x3FFFull

#endif 		/* DEF_FXR_TX_OTR_SW_DEF */
