Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jun 17 01:02:27 2024
| Host         : yates-MS-7C02 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.113ns  (logic 4.438ns (39.935%)  route 6.675ns (60.066%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  output[11]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.362    output[11]_INST_0_i_4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.562 r  output[15]_INST_0_i_3/O[2]
                         net (fo=1, routed)           0.834     5.396    plusOp[14]
    SLICE_X0Y25          LUT5 (Prop_lut5_I4_O)        0.253     5.649 r  output[14]_INST_0_i_1/O
                         net (fo=1, routed)           3.099     8.748    output_OBUF[14]
    W3                   OBUF (Prop_obuf_I_O)         2.365    11.113 r  output[14]_INST_0/O
                         net (fo=0)                   0.000    11.113    output[14]
    W3                                                                r  output[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 4.485ns (40.812%)  route 6.504ns (59.188%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  output[11]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.362    output[11]_INST_0_i_4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.622 r  output[15]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.690     5.312    plusOp[15]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.257     5.569 r  output[15]_INST_0_i_1/O
                         net (fo=1, routed)           3.072     8.641    output_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         2.348    10.989 r  output[15]_INST_0/O
                         net (fo=0)                   0.000    10.989    output[15]
    V3                                                                r  output[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.953ns  (logic 4.392ns (40.093%)  route 6.562ns (59.907%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  output[11]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.362    output[11]_INST_0_i_4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.542 r  output[15]_INST_0_i_3/O[0]
                         net (fo=1, routed)           0.661     5.203    plusOp[12]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.249     5.452 r  output[12]_INST_0_i_1/O
                         net (fo=1, routed)           3.159     8.611    output_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         2.342    10.953 r  output[12]_INST_0/O
                         net (fo=0)                   0.000    10.953    output[12]
    U2                                                                r  output[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.914ns  (logic 4.478ns (41.035%)  route 6.435ns (58.965%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.362 r  output[11]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.362    output[11]_INST_0_i_4_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.627 r  output[15]_INST_0_i_3/O[1]
                         net (fo=1, routed)           0.698     5.325    plusOp[13]
    SLICE_X0Y25          LUT5 (Prop_lut5_I4_O)        0.250     5.575 r  output[13]_INST_0_i_1/O
                         net (fo=1, routed)           2.995     8.570    output_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         2.343    10.914 r  output[13]_INST_0/O
                         net (fo=0)                   0.000    10.914    output[13]
    U3                                                                r  output[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.798ns  (logic 4.378ns (40.542%)  route 6.420ns (59.458%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.524 r  output[11]_INST_0_i_4/O[3]
                         net (fo=1, routed)           0.669     5.193    plusOp[11]
    SLICE_X0Y24          LUT5 (Prop_lut5_I4_O)        0.257     5.450 r  output[11]_INST_0_i_1/O
                         net (fo=1, routed)           3.009     8.459    output_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         2.339    10.798 r  output[11]_INST_0/O
                         net (fo=0)                   0.000    10.798    output[11]
    U4                                                                r  output[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.650ns  (logic 4.291ns (40.296%)  route 6.358ns (59.704%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.426 r  output[7]_INST_0_i_4/O[3]
                         net (fo=1, routed)           0.668     5.094    plusOp[7]
    SLICE_X2Y22          LUT5 (Prop_lut5_I4_O)        0.257     5.351 r  output[7]_INST_0_i_1/O
                         net (fo=1, routed)           2.949     8.299    output_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         2.350    10.650 r  output[7]_INST_0/O
                         net (fo=0)                   0.000    10.650    output[7]
    W7                                                                r  output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 4.338ns (40.781%)  route 6.299ns (59.219%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.464 r  output[11]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.522     4.986    plusOp[10]
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.253     5.239 r  output[10]_INST_0_i_1/O
                         net (fo=1, routed)           3.035     8.274    output_OBUF[10]
    V4                   OBUF (Prop_obuf_I_O)         2.363    10.637 r  output[10]_INST_0/O
                         net (fo=0)                   0.000    10.637    output[10]
    V4                                                                r  output[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.622ns  (logic 4.301ns (40.491%)  route 6.321ns (59.509%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.264 r  output[7]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.264    output[7]_INST_0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.444 r  output[11]_INST_0_i_4/O[0]
                         net (fo=1, routed)           0.544     4.988    plusOp[8]
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.249     5.237 r  output[8]_INST_0_i_1/O
                         net (fo=1, routed)           3.035     8.272    output_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         2.350    10.622 r  output[8]_INST_0/O
                         net (fo=0)                   0.000    10.622    output[8]
    W4                                                                r  output[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 4.314ns (40.724%)  route 6.279ns (59.276%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.431 r  output[7]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.588     5.019    plusOp[5]
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.250     5.269 r  output[5]_INST_0_i_1/O
                         net (fo=1, routed)           2.950     8.218    output_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         2.375    10.593 r  output[5]_INST_0/O
                         net (fo=0)                   0.000    10.593    output[5]
    U8                                                                r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zx
                            (input port)
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 4.246ns (40.550%)  route 6.225ns (59.450%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  zx (IN)
                         net (fo=0)                   0.000     0.000    zx
    J17                  IBUF (Prop_ibuf_I_O)         0.883     0.883 r  zx_IBUF_inst/O
                         net (fo=32, routed)          2.167     3.051    zx_IBUF
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.105     3.156 r  output[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.574     3.730    x2[0]
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     4.166 r  output[3]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.166    output[3]_INST_0_i_4_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  output[7]_INST_0_i_4/O[2]
                         net (fo=1, routed)           0.652     5.018    plusOp[6]
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.253     5.271 r  output[6]_INST_0_i_1/O
                         net (fo=1, routed)           2.831     8.102    output_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         2.369    10.471 r  output[6]_INST_0/O
                         net (fo=0)                   0.000    10.471    output[6]
    W6                                                                r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            output[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.323ns (45.603%)  route 1.578ns (54.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.553     0.708    f_IBUF
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.045     0.753 r  output[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.025     1.778    output_OBUF[9]
    W5                   OBUF (Prop_obuf_I_O)         1.123     2.901 r  output[9]_INST_0/O
                         net (fo=0)                   0.000     2.901    output[9]
    W5                                                                r  output[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            output[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.130ns  (logic 1.314ns (41.965%)  route 1.817ns (58.035%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.530     0.684    f_IBUF
    SLICE_X0Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.729 r  output[13]_INST_0_i_1/O
                         net (fo=1, routed)           1.287     2.016    output_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         1.114     3.130 r  output[13]_INST_0/O
                         net (fo=0)                   0.000     3.130    output[13]
    U3                                                                r  output[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            output[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.152ns  (logic 1.335ns (42.360%)  route 1.817ns (57.640%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.448     0.603    f_IBUF
    SLICE_X0Y25          LUT5 (Prop_lut5_I3_O)        0.045     0.648 r  output[14]_INST_0_i_1/O
                         net (fo=1, routed)           1.368     2.016    output_OBUF[14]
    W3                   OBUF (Prop_obuf_I_O)         1.135     3.152 r  output[14]_INST_0/O
                         net (fo=0)                   0.000     3.152    output[14]
    W3                                                                r  output[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            output[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.318ns (41.488%)  route 1.859ns (58.512%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.526     0.681    f_IBUF
    SLICE_X1Y25          LUT4 (Prop_lut4_I2_O)        0.045     0.726 r  output[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.332     2.059    output_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         1.118     3.177 r  output[15]_INST_0/O
                         net (fo=0)                   0.000     3.177    output[15]
    V3                                                                r  output[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[6]
                            (input port)
  Destination:            output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.220ns  (logic 1.469ns (45.624%)  route 1.751ns (54.376%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  y[6] (IN)
                         net (fo=0)                   0.000     0.000    y[6]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  y_IBUF[6]_inst/O
                         net (fo=2, routed)           0.425     0.598    y_IBUF[6]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.045     0.643 r  output[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.104     0.747    y2[6]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.112     0.859 r  output[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.222     2.081    output_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.139     3.220 r  output[6]_INST_0/O
                         net (fo=0)                   0.000     3.220    output[6]
    W6                                                                r  output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[7]
                            (input port)
  Destination:            output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.239ns  (logic 1.367ns (42.196%)  route 1.872ns (57.804%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  y[7] (IN)
                         net (fo=0)                   0.000     0.000    y[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  y_IBUF[7]_inst/O
                         net (fo=2, routed)           0.501     0.657    y_IBUF[7]
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.045     0.702 r  output[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.099     0.801    y2[7]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.045     0.846 r  output[7]_INST_0_i_1/O
                         net (fo=1, routed)           1.273     2.119    output_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.239 r  output[7]_INST_0/O
                         net (fo=0)                   0.000     3.239    output[7]
    W7                                                                r  output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f
                            (input port)
  Destination:            output[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.309ns (40.191%)  route 1.948ns (59.809%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  f (IN)
                         net (fo=0)                   0.000     0.000    f
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  f_IBUF_inst/O
                         net (fo=16, routed)          0.643     0.797    f_IBUF
    SLICE_X0Y24          LUT5 (Prop_lut5_I3_O)        0.045     0.842 r  output[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.305     2.148    output_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         1.109     3.257 r  output[11]_INST_0/O
                         net (fo=0)                   0.000     3.257    output[11]
    U4                                                                r  output[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[8]
                            (input port)
  Destination:            output[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.260ns  (logic 1.421ns (43.604%)  route 1.838ns (56.396%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  y[8] (IN)
                         net (fo=0)                   0.000     0.000    y[8]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  y_IBUF[8]_inst/O
                         net (fo=2, routed)           0.442     0.594    y_IBUF[8]
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.042     0.636 r  output[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.059     0.695    y2[8]
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.107     0.802 r  output[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.337     2.139    output_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         1.120     3.260 r  output[8]_INST_0/O
                         net (fo=0)                   0.000     3.260    output[8]
    W4                                                                r  output[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[5]
                            (input port)
  Destination:            output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.269ns  (logic 1.395ns (42.662%)  route 1.875ns (57.338%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  y[5] (IN)
                         net (fo=0)                   0.000     0.000    y[5]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  y_IBUF[5]_inst/O
                         net (fo=2, routed)           0.400     0.560    y_IBUF[5]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.045     0.605 r  output[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.206     0.811    y2[5]
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.045     0.856 r  output[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.269     2.124    output_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.145     3.269 r  output[5]_INST_0/O
                         net (fo=0)                   0.000     3.269    output[5]
    U8                                                                r  output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.306ns  (logic 1.388ns (41.990%)  route 1.918ns (58.010%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.429     0.598    y_IBUF[3]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.045     0.643 r  output[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     0.909    y2[3]
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.045     0.954 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.222     2.176    output_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.130     3.306 r  output[3]_INST_0/O
                         net (fo=0)                   0.000     3.306    output[3]
    U5                                                                r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------





