# clk_mux (module)

### Author : Foez Ahmed (foez.official@gmail.com)

## TOP IO
<img src="./clk_mux_top.svg">

## Description

Write a markdown documentation for this systemverilog module:

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
|arst_ni|input|logic|||
|sel_i|input|logic|||
|clk0_i|input|logic|||
|clk1_i|input|logic|||
|clk_o|output|logic|||
