#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Apr 30 10:10:19 2024
# Process ID: 7481
# Current directory: /home/rbonnet/Documents/4A/projet_info
# Command line: vivado
# Log file: /home/rbonnet/Documents/4A/projet_info/vivado.log
# Journal file: /home/rbonnet/Documents/4A/projet_info/vivado.jou
# Running On: insa-11278, OS: Linux, CPU Frequency: 1182.865 MHz, CPU Physical cores: 6, Host memory: 67238 MB
#-----------------------------------------------------------
start_gui
open_project /home/rbonnet/Documents/4A/projet_info/Banc_de_registres/Banc_de_registres.xpr
update_compile_order -fileset sources_1
open_project /home/rbonnet/Documents/4A/projet_info/Compteur_8bits/Compteur_8bits.xpr
update_compile_order -fileset sources_1
current_project Banc_de_registres
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
create_clock -period 10.000 -name Clock -waveform {0.000 5.000}
launch_simulation
source test_banc_de_registres.tcl
add_bp {/home/rbonnet/Documents/4A/projet_info/Banc_de_registres/Banc_de_registres.srcs/sim_1/new/test_banc_de_registres.vhd} 89
remove_bps -file {/home/rbonnet/Documents/4A/projet_info/Banc_de_registres/Banc_de_registres.srcs/sim_1/new/test_banc_de_registres.vhd} -line 89
close_sim
launch_simulation
source test_banc_de_registres.tcl
close_sim
launch_simulation
source test_banc_de_registres.tcl
current_project Compteur_8bits
reorder_files -fileset constrs_1 -before /home/rbonnet/Documents/4A/projet_info/Compteur_8bits/Compteur_8bits.srcs/constrs_1/new/constraint_Compteur_8bits.xdc /home/rbonnet/Documents/4A/projet_info/Compteur_8bits/Compteur_8bits.srcs/constrs_1/new/constraint_Compteur_8bits.xdc
current_project Banc_de_registres
reset_run impl_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
close_sim
launch_simulation
source test_banc_de_registres.tcl
close_sim
launch_simulation
source test_banc_de_registres.tcl
close_sim
launch_simulation
source test_banc_de_registres.tcl
synth_design -top banc_de_registres -part xc7a35tcpg236-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_sim
launch_simulation
source test_banc_de_registres.tcl
close_sim
launch_simulation
source test_banc_de_registres.tcl
close_sim
launch_simulation
source test_banc_de_registres.tcl
create_project banc_de_memoire /home/rbonnet/Documents/4A/projet_info/banc_de_memoire -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sources_1/new
close [ open /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sources_1/new/memoire_de_donnees.vhd w ]
add_files /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sources_1/new/memoire_de_donnees.vhd
close [ open /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sources_1/new/memoire_des_instructions.vhd w ]
add_files /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sources_1/new/memoire_des_instructions.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
file mkdir /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_des_instructions.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_des_instructions.vhd
close [ open /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_de_donnees.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_de_donnees.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_de_donnees.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_de_donnees.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_memoire_des_instructions [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_project
open_project /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.xpr
update_compile_order -fileset sources_1
current_project Compteur_8bits
close_project
open_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_de_donnees.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/banc_de_memoire/banc_de_memoire.srcs/sim_1/new/test_memoire_de_donnees.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
create_project memoire_de_donnees /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sources_1/new
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sources_1/new/memoire_de_donnees.vhd w ]
add_files /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sources_1/new/memoire_de_donnees.vhd
update_compile_order -fileset sources_1
current_project banc_de_memoire
current_project memoire_de_donnees
file mkdir /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sim_1/new/test_memoire_de_donnees.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sim_1/new/test_memoire_de_donnees.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_memoire_de_donnees [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_project banc_de_memoire
current_project memoire_de_donnees
update_compile_order -fileset sim_1
close_project
create_project memoire_de_donnees /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sources_1/new
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sources_1/new/memoire_de_donnees.vhd w ]
add_files /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sources_1/new/memoire_de_donnees.vhd
update_compile_order -fileset sources_1
current_project banc_de_memoire
current_project memoire_de_donnees
create_project memoire_des_instructions /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sources_1/new
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sources_1/new/memoire_des_instructions.vhd w ]
add_files /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sources_1/new/memoire_des_instructions.vhd
update_compile_order -fileset sources_1
file mkdir /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd
file delete -force /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/memoire_des_instructions/memoire_des_instructions.srcs/sim_1/new/test_memoire_des_instructions.vhd
update_compile_order -fileset sim_1
file mkdir /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sim_1/new
current_project memoire_de_donnees
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sim_1/new/test_memoire_de_donnees.vhd w ]
add_files -fileset sim_1 /home/rbonnet/Documents/4A/projet_info/memoire_de_donnees/memoire_de_donnees.srcs/sim_1/new/test_memoire_de_donnees.vhd
update_compile_order -fileset sim_1
current_project banc_de_memoire
update_compile_order -fileset sim_1
current_project memoire_de_donnees
update_compile_order -fileset sim_1
current_project banc_de_memoire
close_project
update_compile_order -fileset sim_1
close_project
launch_simulation
source test_memoire_de_donnees.tcl
close_sim
launch_simulation
source test_memoire_de_donnees.tcl
close_sim
close_project
close_sim
