=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Wed Dec  2 16:54:57 2020
Project Dir: /home/hanji/stratus/mv1/train_npu/pe_array
Module:      mac
HLS Config:  BASIC
=========================================================
Scheduler report for : _delays                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
src_1_1d              2 (1:FALSE)      --              FALSE  mac.h,l:17,c:38 -> l:23,c:2                         
                                                                                                                  
src_1                 4 (3:TRUE)       --              FALSE  mac.h,l:14,c:37 -> l:25,c:13                        
                                                                                                                  
src_1_1d              4 (3:TRUE)       --              FALSE  mac.h,l:17,c:38 -> l:25,c:2                         
                                                                                                                  
                                                                                                                  
Scheduler report for : _multiplier                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
src_vld               3 (2:TRUE)       --              FALSE  mac.h,l:12,c:15 -> l:29,c:9                         
                                                                                                                  
src_0                 3 (2:TRUE)       --              FALSE  mac.h,l:13,c:38 -> l:30,c:13                        
                                                                                                                  
src_1                 3 (2:TRUE)       --              FALSE  mac.h,l:14,c:37 -> l:30,c:28                        
                                                                                                                  
                      3 (2:TRUE)       --              FALSE  f:mac.h,l:30,c:26                                   
                                                                                                                  
operator=             3 (2:TRUE)       --              FALSE  mac.h,l:30,c:11 & c:7 & l:29,c:5                    
                                                                                                                  
mul                   3 (2:TRUE)       --              FALSE  mac.h,l:19,c:61 -> l:30,c:7 &                       
                                                                                                                  
                                                                                                                  
Scheduler report for : _accumulator                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
acc                   2 (1:FALSE)      --              FALSE  mac.h,l:15,c:43 -> l:35,c:7                         
                                                                                                                  
acc                   3 (2:FALSE)      --              FALSE  mac.h,l:15,c:43 -> l:41,c:7                         
                                                                                                                  
init                  4 (3:TRUE)       --              FALSE  mac.h,l:10,c:15 -> l:36,c:14                        
                                                                                                                  
clear                 4 (3:TRUE)       --              FALSE  mac.h,l:11,c:15 -> l:38,c:14                        
                                                                                                                  
src_vld               4 (3:TRUE)       --              FALSE  mac.h,l:12,c:15 -> l:40,c:14                        
                                                                                                                  
mul                   4 (3:TRUE)       --              FALSE  mac.h,l:19,c:61 -> [l:39,c:13, l:41,c:13]           
                                                                                                                  
acc                   4 (3:TRUE)       --              FALSE  mac.h,l:15,c:43 -> l:41,c:7                         
                                                                                                                  
                      4 (3:TRUE)       --              FALSE  f:mac.h,l:41,c:24                                   
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  mac.h,l:41,c:11 & l:40,c:10                         
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  mac.h,l:41,c:11 & l:40,c:10 & operator= @l:39,c:11  
                                                                                                                  
operator=             4 (3:TRUE)       --              FALSE  mac.h,l:41,c:11 & l:40,c:10 & operator= @l:39,c:11  
                                                                                                                  
acc                   4 (3:TRUE)       --              FALSE  mac.h,l:15,c:43 -> l:41,c:7 &                       
                                                                                                                  
                                                                                                                  
