// Seed: 2851379674
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri id_3,
    input supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    output wor id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13
);
  wire id_15;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    input tri id_2,
    output supply1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6
);
  wire id_8;
  module_0();
endmodule
