{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 24 17:32:44 2021 " "Info: Processing started: Fri Dec 24 17:32:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nda1_3 -c nda1_3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nda1_3 -c nda1_3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "sym1-4_nda1_3.bdf " "Warning: Can't analyze file -- file sym1-4_nda1_3.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xor_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor_nda1_3 " "Info: Found entity 1: xor_nda1_3" {  } { { "xor_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/xor_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hs_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HS_nda1_3 " "Info: Found entity 1: HS_nda1_3" {  } { { "HS_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/HS_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SM_nda1_3 " "Info: Found entity 1: SM_nda1_3" {  } { { "SM_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/SM_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_nda1_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_nda1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_nda1_3 " "Info: Found entity 1: ALU_nda1_3" {  } { { "ALU_nda1_3.bdf" "" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/ALU_nda1_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_nda1_3 " "Info: Elaborating entity \"ALU_nda1_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_nda1_3 SM_nda1_3:inst " "Info: Elaborating entity \"SM_nda1_3\" for hierarchy \"SM_nda1_3:inst\"" {  } { { "ALU_nda1_3.bdf" "inst" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/ALU_nda1_3.bdf" { { -8 712 808 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_nda1_3 SM_nda1_3:inst\|HS_nda1_3:inst5 " "Info: Elaborating entity \"HS_nda1_3\" for hierarchy \"SM_nda1_3:inst\|HS_nda1_3:inst5\"" {  } { { "SM_nda1_3.bdf" "inst5" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/SM_nda1_3.bdf" { { 64 400 496 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_nda1_3 xor_nda1_3:inst14 " "Info: Elaborating entity \"xor_nda1_3\" for hierarchy \"xor_nda1_3:inst14\"" {  } { { "ALU_nda1_3.bdf" "inst14" { Schematic "C:/учёба/machin-/LabFPGA-3/Task3_1/ALU_nda1_3.bdf" { { 112 480 576 208 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 24 17:32:45 2021 " "Info: Processing ended: Fri Dec 24 17:32:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
