// Seed: 753095683
module module_0 (
    output logic id_1,
    input  logic id_2
);
  type_6(
      (1), id_1, {1'b0, 1, 1, id_3, 1, ~1}
  );
  assign id_3 = 1;
  assign id_2 = 1;
endmodule
`define pp_1 0
