# Verilog Help Sheet
This is a help sheet for programming in Verilog/System Verilog. This will help you to understand different aspects of Verilog. This assumes that the information is being read in the order of the **Contents** section. Click on the link of the topic to learn more about the topic.

# Contributing To This Repository
If there is incorrect information, bad grammer, something that needs a better explaination, or a topic that should be covered, feel free to create an issue and/or submit a pull request. 

## Contents
- [Declaring Ports](https://github.com/Amulek1416/verilog-help-sheet/blob/main/declaring_ports.md)
- [Data Types](https://github.com/Amulek1416/verilog-help-sheet/blob/main/data_types.md)
- [Busses](https://github.com/Amulek1416/verilog-help-sheet/blob/main/busses.md)
- [Concatination and Replication](https://github.com/Amulek1416/verilog-help-sheet/blob/main/concatination_and_replication.md)
- [Module Instantiation](https://github.com/Amulek1416/verilog-help-sheet/blob/main/module_instantiation.md)

## Helps Comming Soon
- 2-D arrays/busses
- Loops
- Test Benches
- Making Debugging Easier
