sim: command line: sim-outorder -bpred 2lev ../TDTS08/bin/go.ss 3 8 
———
sim: ** simulation statistics **
sim_num_insn               55205542 # total number of instructions committed
sim_num_refs               14224521 # total number of loads and stores committed
sim_num_loads              10929541 # total number of loads committed
sim_num_stores         3294980.0000 # total number of stores committed
sim_num_branches            8717220 # total number of branches committed
sim_elapsed_time                 52 # total simulation time in seconds
sim_inst_rate          1061645.0385 # simulation speed (in insts/sec)
sim_total_insn             71697499 # total number of instructions executed
sim_total_refs             18475385 # total number of loads and stores executed
sim_total_loads            14407276 # total number of loads executed
sim_total_stores       4068109.0000 # total number of stores executed
sim_total_branches         11343742 # total number of branches executed
sim_cycle                  59720175 # total simulation time in cycles
sim_IPC                      0.9244 # instructions per cycle
sim_CPI                      1.0818 # cycles per instruction
sim_exec_BW                  1.2006 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.3329 # instruction per branch
IFQ_count                 113861118 # cumulative IFQ occupancy
IFQ_fcount                 24836075 # cumulative IFQ full count
ifq_occupancy                1.9066 # avg IFQ occupancy (insn's)
ifq_rate                     1.2006 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.5881 # avg IFQ occupant latency (cycle's)
ifq_full                     0.4159 # fraction of time (cycle's) IFQ was full
RUU_count                 434785022 # cumulative RUU occupancy
RUU_fcount                 15236279 # cumulative RUU full count
ruu_occupancy                7.2804 # avg RUU occupancy (insn's)
ruu_rate                     1.2006 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  6.0642 # avg RUU occupant latency (cycle's)
ruu_full                     0.2551 # fraction of time (cycle's) RUU was full
LSQ_count                 115068110 # cumulative LSQ occupancy
LSQ_fcount                  1437925 # cumulative LSQ full count
lsq_occupancy                1.9268 # avg LSQ occupancy (insn's)
lsq_rate                     1.2006 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  1.6049 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0241 # fraction of time (cycle's) LSQ was full
sim_slip                  535526230 # total number of slip cycles
avg_sim_slip                 9.7006 # the average slip between issue and retirement
bpred_2lev.lookups         12380586 # total number of bpred lookups
bpred_2lev.updates          8717220 # total number of updates
bpred_2lev.addr_hits        6361230 # total number of address-predicted hits
bpred_2lev.dir_hits         6574249 # total number of direction-predicted hits (includes addr-hits)
bpred_2lev.misses           2142971 # total number of misses
bpred_2lev.jr_hits           563074 # total number of address-predicted hits for JR's
bpred_2lev.jr_seen           671042 # total number of JR's seen
bpred_2lev.jr_non_ras_hits.PP        65406 # total number of address-predicted hits for non-RAS JR's
bpred_2lev.jr_non_ras_seen.PP       127089 # total number of non-RAS JR's seen
bpred_2lev.bpred_addr_rate    0.7297 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_2lev.bpred_dir_rate    0.7542 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_2lev.bpred_jr_rate    0.8391 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_2lev.bpred_jr_non_ras_rate.PP    0.5146 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_2lev.retstack_pushes       836502 # total number of address pushed onto ret-addr stack
bpred_2lev.retstack_pops       871892 # total number of address popped off of ret-addr stack
bpred_2lev.used_ras.PP       543953 # total number of RAS predictions used
bpred_2lev.ras_hits.PP       497668 # total number of RAS hits
bpred_2lev.ras_rate.PP    0.9149 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses               79620218 # total number of accesses
il1.hits                   76832186 # total number of hits
il1.misses                  2788032 # total number of misses
il1.replacements            2787520 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0350 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0350 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               15315932 # total number of accesses
dl1.hits                   14940837 # total number of hits
dl1.misses                   375095 # total number of misses
dl1.replacements             374583 # total number of replacements
dl1.writebacks               129483 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0245 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0245 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0085 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                3292610 # total number of accesses
ul2.hits                    2986568 # total number of hits
ul2.misses                   306042 # total number of misses
ul2.replacements             301946 # total number of replacements
ul2.writebacks                16492 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0929 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0917 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0050 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              79620218 # total number of accesses
itlb.hits                  79607107 # total number of hits
itlb.misses                   13111 # total number of misses
itlb.replacements             13047 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0002 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0002 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              15647427 # total number of accesses
dtlb.hits                  15646299 # total number of hits
dtlb.misses                    1128 # total number of misses
dtlb.replacements              1005 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0001 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0001 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 621600 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                 578004 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  281 # total number of pages allocated
mem.page_mem                  1124k # total size of memory pages allocated
mem.ptab_misses               18586 # total first level page table misses
mem.ptab_accesses         442847709 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

