INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/cnt3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/ledconter/ledconter.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/counter_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/d_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decoder7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder7
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/decodercnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodercnt
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/fpq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpq
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/getall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getall
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/getall_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getall_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sources_1/new/ps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Programs/vivado_project/dis_v2/dis_v2.srcs/sim_1/new/getall_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getall_tb
