# avsdpll_3v3 SoC Implementation

In this project, a PLL IP would be integrated into an SoC along with necessary I/O pads and control circuitry to implement and test functioning of PLL IP. The PLL IP in consideration is a 8x frequency multiplier. SoC flow will be implemented in OpenLANE. 

