Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: barrel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "barrel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "barrel"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : barrel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dydxh\Project\testipcore\rand_gen.v" into library work
Parsing module <rand_gen>.
WARNING:HDLCompiler:568 - "C:\Users\dydxh\Project\testipcore\rand_gen.v" Line 20: Constant value is truncated to fit in <32> bits.
Analyzing Verilog file "C:\Users\dydxh\Project\testipcore\barrel.v" into library work
Parsing module <barrel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <barrel>.

Elaborating module <rand_gen>.
WARNING:HDLCompiler:413 - "C:\Users\dydxh\Project\testipcore\barrel.v" Line 149: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\dydxh\Project\testipcore\barrel.v" Line 183: Result of 10-bit expression is truncated to fit in 9-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <barrel>.
    Related source file is "C:\Users\dydxh\Project\testipcore\barrel.v".
    Found 9-bit register for signal <y>.
    Found 10-bit register for signal <SPEED_Y>.
    Found 10-bit register for signal <x>.
    Found 11-bit register for signal <SPEED_X>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <x[9]_GND_1_o_add_3_OUT> created at line 95.
    Found 11-bit adder for signal <n0266> created at line 140.
    Found 11-bit adder for signal <BUS_0020_SPEED_X[10]_add_67_OUT> created at line 140.
    Found 11-bit adder for signal <n0223[10:0]> created at line 149.
    Found 10-bit adder for signal <n0274> created at line 178.
    Found 10-bit adder for signal <BUS_0061_SPEED_Y[9]_add_135_OUT> created at line 178.
    Found 11-bit adder for signal <GND_1_o_GND_1_o_add_143_OUT> created at line 178.
    Found 10-bit adder for signal <n0231> created at line 183.
    Found 5-bit adder for signal <state[1]_animation_counter[4]_select_176_OUT> created at line 194.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <animation_counter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator lessequal for signal <n0000> created at line 94
    Found 10-bit comparator greater for signal <x[9]_GND_1_o_LessThan_3_o> created at line 95
    Found 10-bit comparator greater for signal <GND_1_o_x[9]_LessThan_5_o> created at line 95
    Found 9-bit comparator lessequal for signal <n0006> created at line 95
    Found 9-bit comparator lessequal for signal <n0008> created at line 95
    Found 10-bit comparator greater for signal <x[9]_PWR_1_o_LessThan_10_o> created at line 96
    Found 10-bit comparator greater for signal <GND_1_o_x[9]_LessThan_12_o> created at line 96
    Found 9-bit comparator lessequal for signal <n0016> created at line 96
    Found 9-bit comparator lessequal for signal <n0018> created at line 96
    Found 10-bit comparator greater for signal <x[9]_PWR_1_o_LessThan_17_o> created at line 97
    Found 10-bit comparator greater for signal <GND_1_o_x[9]_LessThan_19_o> created at line 97
    Found 9-bit comparator lessequal for signal <n0026> created at line 97
    Found 9-bit comparator lessequal for signal <n0028> created at line 97
    Found 9-bit comparator lessequal for signal <n0033> created at line 98
    Found 9-bit comparator lessequal for signal <n0035> created at line 98
    Found 9-bit comparator lessequal for signal <n0040> created at line 99
    Found 9-bit comparator lessequal for signal <n0042> created at line 99
    Found 9-bit comparator lessequal for signal <n0048> created at line 100
    Found 10-bit comparator lessequal for signal <n0053> created at line 102
    Found 10-bit comparator lessequal for signal <n0055> created at line 102
    Found 9-bit comparator lessequal for signal <n0058> created at line 102
    Found 9-bit comparator lessequal for signal <n0061> created at line 102
    Found 10-bit comparator lessequal for signal <n0064> created at line 103
    Found 10-bit comparator lessequal for signal <n0066> created at line 103
    Found 9-bit comparator lessequal for signal <n0069> created at line 103
    Found 9-bit comparator lessequal for signal <n0072> created at line 103
    Found 10-bit comparator lessequal for signal <n0076> created at line 104
    Found 10-bit comparator lessequal for signal <n0078> created at line 104
    Found 9-bit comparator lessequal for signal <n0081> created at line 104
    Found 9-bit comparator lessequal for signal <n0084> created at line 104
    Found 10-bit comparator lessequal for signal <n0088> created at line 105
    Found 10-bit comparator lessequal for signal <n0090> created at line 105
    Found 9-bit comparator lessequal for signal <n0093> created at line 105
    Found 9-bit comparator lessequal for signal <n0096> created at line 105
    Found 10-bit comparator lessequal for signal <n0100> created at line 106
    Found 10-bit comparator lessequal for signal <n0102> created at line 106
    Found 9-bit comparator lessequal for signal <n0105> created at line 106
    Found 9-bit comparator lessequal for signal <n0108> created at line 106
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0020_LessThan_69_o> created at line 140
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_71_o> created at line 144
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0026_LessThan_82_o> created at line 158
    Found 10-bit comparator greater for signal <BUS_0028_GND_1_o_LessThan_85_o> created at line 158
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_87_o> created at line 158
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_90_o> created at line 158
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0033_LessThan_93_o> created at line 162
    Found 10-bit comparator greater for signal <BUS_0035_GND_1_o_LessThan_96_o> created at line 162
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0040_LessThan_104_o> created at line 166
    Found 10-bit comparator greater for signal <BUS_0042_GND_1_o_LessThan_107_o> created at line 166
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0047_LessThan_115_o> created at line 170
    Found 10-bit comparator greater for signal <BUS_0049_GND_1_o_LessThan_118_o> created at line 170
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_120_o> created at line 170
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0054_LessThan_126_o> created at line 174
    Found 10-bit comparator greater for signal <BUS_0056_GND_1_o_LessThan_129_o> created at line 174
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_134_o> created at line 174
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0061_LessThan_137_o> created at line 178
    Found 10-bit comparator greater for signal <BUS_0063_GND_1_o_LessThan_140_o> created at line 178
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_142_o> created at line 178
    Found 11-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_145_o> created at line 178
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred  58 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <barrel> synthesized.

Synthesizing Unit <rand_gen>.
    Related source file is "C:\Users\dydxh\Project\testipcore\rand_gen.v".
    Found 32-bit register for signal <rand>.
    Found 32-bit adder for signal <rand[31]_PWR_2_o_and_3_OUT> created at line 20.
    Found 32x31-bit multiplier for signal <n0005> created at line 20.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <rand_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x31-bit multiplier                                  : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 4
 11-bit adder                                          : 4
 32-bit adder                                          : 1
 5-bit adder                                           : 1
# Registers                                            : 5
 10-bit register                                       : 2
 11-bit register                                       : 1
 32-bit register                                       : 1
 9-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 58
 10-bit comparator greater                             : 18
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 8
 9-bit comparator lessequal                            : 22
# Multiplexers                                         : 12
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_2> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_3> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_4> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_5> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_6> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_7> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_8> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_9> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x31-bit multiplier                                  : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 3
 11-bit adder                                          : 4
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 72
 Flip-Flops                                            : 72
# Comparators                                          : 58
 10-bit comparator greater                             : 18
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 8
 9-bit comparator lessequal                            : 22
# Multiplexers                                         : 12
 10-bit 2-to-1 multiplexer                             : 3
 11-bit 2-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <SPEED_Y_1> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_2> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_3> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_4> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_5> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_6> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_7> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_8> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <SPEED_Y_9> has a constant value of 0 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:2677 - Node <Mmult_n00053> of sequential type is unconnected in block <rand_gen>.
WARNING:Xst:1293 - FF/Latch <SPEED_X_0> has a constant value of 1 in block <barrel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SPEED_X_1> in Unit <barrel> is equivalent to the following 9 FFs/Latches, which will be removed : <SPEED_X_2> <SPEED_X_3> <SPEED_X_4> <SPEED_X_5> <SPEED_X_6> <SPEED_X_7> <SPEED_X_8> <SPEED_X_9> <SPEED_X_10> 

Optimizing unit <rand_gen> ...

Optimizing unit <barrel> ...
WARNING:Xst:2677 - Node <m20/Mmult_n00052> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/Mmult_n00051> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_31> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_30> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_29> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_28> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_27> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_26> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_25> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_24> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_23> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_22> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_21> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_20> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_19> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_18> of sequential type is unconnected in block <barrel>.
WARNING:Xst:2677 - Node <m20/rand_17> of sequential type is unconnected in block <barrel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block barrel, actual ratio is 0.
FlipFlop SPEED_X_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : barrel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 257
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 11
#      LUT2                        : 27
#      LUT3                        : 28
#      LUT4                        : 20
#      LUT5                        : 27
#      LUT6                        : 54
#      MUXCY                       : 36
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 46
#      FD                          : 17
#      FDE                         : 22
#      FDR                         : 2
#      LD                          : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 3
#      OBUF                        : 24
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  202800     0%  
 Number of Slice LUTs:                  177  out of  101400     0%  
    Number used as Logic:               177  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    180
   Number with an unused Flip Flop:     134  out of    180    74%  
   Number with an unused LUT:             3  out of    180     1%  
   Number of fully used LUT-FF pairs:    43  out of    180    23%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    400     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
_n0314(out1:O)                     | NONE(*)(animation_counter_3)| 5     |
clk                                | BUFGP                       | 41    |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.255ns (Maximum Frequency: 190.295MHz)
   Minimum input arrival time before clock: 0.803ns
   Maximum output required time after clock: 1.522ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock '_n0314'
  Clock period: 1.281ns (frequency: 780.640MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.281ns (Levels of Logic = 1)
  Source:            animation_counter_0 (LATCH)
  Destination:       animation_counter_0 (LATCH)
  Source Clock:      _n0314 falling
  Destination Clock: _n0314 falling

  Data Path: animation_counter_0 to animation_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.389   0.426  animation_counter_0 (animation_counter_0)
     INV:I->O              1   0.067   0.399  Madd_state[1]_animation_counter[4]_select_176_OUT_xor<0>11_INV_0 (state[1]_animation_counter[4]_select_176_OUT<0>)
     LD:D                     -0.021          animation_counter_0
    ----------------------------------------
    Total                      1.281ns (0.456ns logic, 0.825ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.255ns (frequency: 190.295MHz)
  Total number of paths / destination ports: 21929 / 62
-------------------------------------------------------------------------
Delay:               5.255ns (Levels of Logic = 19)
  Source:            m20/rand_3 (FF)
  Destination:       m20/rand_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m20/rand_3 to m20/rand_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  m20/rand_3 (m20/rand_3)
     DSP48E1:A3->P0        1   3.255   0.399  m20/Mmult_n0005 (m20/n0005<0>)
     INV:I->O              1   0.067   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_lut<0>_INV_0 (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<0> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<1> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<2> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<3> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<4> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<5> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<6> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<7> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<8> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<9> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<10> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<11> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<12> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<13> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<14> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<14>)
     MUXCY:CI->O           0   0.015   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<15> (m20/Madd_rand[31]_PWR_2_o_and_3_OUT_cy<15>)
     XORCY:CI->O           1   0.320   0.000  m20/Madd_rand[31]_PWR_2_o_and_3_OUT_xor<16> (m20/rand[31]_PWR_2_o_and_3_OUT<16>)
     FD:D                      0.011          m20/rand_16
    ----------------------------------------
    Total                      5.255ns (4.451ns logic, 0.804ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              0.803ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rst to state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.739  rst_IBUF (rst_IBUF)
     LUT5:I0->O            1   0.053   0.000  state_FSM_FFd1-In22 (state_FSM_FFd1-In)
     FDR:D                     0.011          state_FSM_FFd1
    ----------------------------------------
    Total                      0.803ns (0.064ns logic, 0.739ns route)
                                       (8.0% logic, 92.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 27 / 24
-------------------------------------------------------------------------
Offset:              1.522ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       animation_state<0> (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd1 to animation_state<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             33   0.282   0.788  state_FSM_FFd1 (state_FSM_FFd1)
     LUT4:I0->O            1   0.053   0.399  animation_state<0>1 (animation_state_0_OBUF)
     OBUF:I->O                 0.000          animation_state_0_OBUF (animation_state<0>)
    ----------------------------------------
    Total                      1.522ns (0.335ns logic, 1.187ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0314'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 2)
  Source:            animation_counter_4 (LATCH)
  Destination:       animation_state<1> (PAD)
  Source Clock:      _n0314 falling

  Data Path: animation_counter_4 to animation_state<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.389   0.616  animation_counter_4 (animation_counter_4)
     LUT4:I1->O            1   0.053   0.399  animation_state<0>1 (animation_state_0_OBUF)
     OBUF:I->O                 0.000          animation_state_0_OBUF (animation_state<0>)
    ----------------------------------------
    Total                      1.457ns (0.442ns logic, 1.015ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0314
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
_n0314         |         |         |    1.281|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.255|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 

Total memory usage is 453688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    2 (   0 filtered)

