
---------- Begin Simulation Statistics ----------
final_tick                               100432207000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163855                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655368                       # Number of bytes of host memory used
host_op_rate                                   164177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   610.30                       # Real time elapsed on the host
host_tick_rate                              164563181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.100432                       # Number of seconds simulated
sim_ticks                                100432207000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.008644                       # CPI: cycles per instruction
system.cpu.discardedOps                        189982                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        66914491                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.497848                       # IPC: instructions per cycle
system.cpu.numCycles                        200864414                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133949923                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       433691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        884625                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          842                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1064105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2130124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6872                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4484636                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734585                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103553                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101781                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.915762                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65218                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              393                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50925577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50925577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50925923                       # number of overall hits
system.cpu.dcache.overall_hits::total        50925923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1183908                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1183908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1191971                       # number of overall misses
system.cpu.dcache.overall_misses::total       1191971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52447827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52447827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52447827000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52447827000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52109485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52109485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52117894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52117894                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022871                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44300.593458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44300.593458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44000.925358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44000.925358                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5921                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.622047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       898176                       # number of writebacks
system.cpu.dcache.writebacks::total            898176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       127122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       127122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1056786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1056786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1064849                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1064849                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45539867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45539867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46154338496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46154338496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020432                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43092.799299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43092.799299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43343.552462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43343.552462                       # average overall mshr miss latency
system.cpu.dcache.replacements                1063826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40519158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40519158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       641221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        641221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21131856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21131856500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41160379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41160379                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32955.652575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32955.652575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       636320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       636320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20170150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20170150500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31698.124371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31698.124371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10406419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10406419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       542687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       542687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31315970500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31315970500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.049565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57705.400166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57705.400166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       122221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       122221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       420466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       420466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25369716500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25369716500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60337.141410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60337.141410                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          346                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           346                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8063                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.958854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.958854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8063                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    614471496                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    614471496                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.958854                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.958854                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76208.792757                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76208.792757                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.027475                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51990848                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1064850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.824574                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.027475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53182820                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53182820                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42682019                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475023                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024011                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13920651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13920651                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13920651                       # number of overall hits
system.cpu.icache.overall_hits::total        13920651                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1170                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1170                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1170                       # number of overall misses
system.cpu.icache.overall_misses::total          1170                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89857500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89857500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89857500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89857500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13921821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13921821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13921821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13921821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76801.282051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76801.282051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76801.282051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76801.282051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          278                       # number of writebacks
system.cpu.icache.writebacks::total               278                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1170                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1170                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1170                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1170                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88687500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88687500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88687500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75801.282051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75801.282051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75801.282051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75801.282051                       # average overall mshr miss latency
system.cpu.icache.replacements                    278                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13920651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13920651                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1170                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1170                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89857500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89857500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13921821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13921821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76801.282051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76801.282051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88687500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88687500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75801.282051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75801.282051                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           682.114781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13921821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11898.992308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   682.114781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.333064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.333064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          892                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.435547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13922991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13922991                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 100432207000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   63                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               614987                       # number of demand (read+write) hits
system.l2.demand_hits::total                   615050                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  63                       # number of overall hits
system.l2.overall_hits::.cpu.data              614987                       # number of overall hits
system.l2.overall_hits::total                  615050                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             449856                       # number of demand (read+write) misses
system.l2.demand_misses::total                 450963                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1107                       # number of overall misses
system.l2.overall_misses::.cpu.data            449856                       # number of overall misses
system.l2.overall_misses::total                450963                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  37954982500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38041231000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  37954982500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38041231000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1064843                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1066013                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1064843                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1066013                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.422462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.423037                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.422462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.423037                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77911.924119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84371.404405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84355.548016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77911.924119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84371.404405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84355.548016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              294517                       # number of writebacks
system.l2.writebacks::total                    294517                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        449851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            450958                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       449851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           450958                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75178500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  33456141000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33531319500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75178500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  33456141000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33531319500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.422458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.423032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.422458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.423032                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67911.924119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74371.605265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74355.748207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67911.924119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74371.605265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74355.748207                       # average overall mshr miss latency
system.l2.replacements                         437694                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       898176                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           898176                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       898176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       898176                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          272                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2845                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2845                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            152392                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152392                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          268163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              268163                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23085528500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23085528500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        420555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            420555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.637641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86087.672423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86087.672423                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       268163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         268163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20403898500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20403898500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.637641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76087.672423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76087.672423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946154                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77911.924119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77911.924119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75178500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75178500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946154                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67911.924119                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67911.924119                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        462595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            462595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       181693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          181693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14869454000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14869454000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       644288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        644288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.282006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.282006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81838.342699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81838.342699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       181688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       181688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13052242500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13052242500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.281998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.281998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71838.770310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71838.770310                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16060.546020                       # Cycle average of tags in use
system.l2.tags.total_refs                     2126432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    454085                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.682894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     119.177143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.655908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15907.712968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980258                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          717                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4712649                       # Number of tag accesses
system.l2.tags.data_accesses                  4712649                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    239026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    449482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003317602500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1204681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             225150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      450958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     294517                       # Number of write requests accepted
system.mem_ctrls.readBursts                    450958                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   294517                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    369                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55491                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                450958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               294517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  369034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        14160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.820480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.133696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.785360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14022     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           89      0.63%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           27      0.19%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.878743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.845097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8264     58.36%     58.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              240      1.69%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4790     33.83%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              844      5.96%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14430656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9424544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    143.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  100424418500                       # Total gap between requests
system.mem_ctrls.avgGap                     134711.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14383424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7648096                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 352715.538751428656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 143215253.648662716150                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76151826.475345700979                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1107                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       449851                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       294517                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29892250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14901979250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2397955115000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27002.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33126.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8141992.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14395232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14430656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9424544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9424544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1107                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       449851                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         450958                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       294517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        294517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       352716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    143332825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        143685541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       352716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       352716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     93839858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        93839858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     93839858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       352716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    143332825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       237525399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               450589                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              239003                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        27950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        28031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        27928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        27814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        28714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        27515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        28326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        28645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        28790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        27258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        27942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        28898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        28175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        14372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        14422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        14358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        14413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        14736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        15438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        15754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        14644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        16040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        14488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        14995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        14834                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6483327750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2252945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14931871500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14388.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33138.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              274685                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             119019                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           49.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       295888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   149.157411                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.629064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   218.482422                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       216505     73.17%     73.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        42398     14.33%     87.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7188      2.43%     89.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3580      1.21%     91.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10307      3.48%     94.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1382      0.47%     95.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1142      0.39%     95.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2084      0.70%     96.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11302      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       295888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              28837696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15296192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              287.135938                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              152.303653                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1043639520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       554707560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1605950220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     619833240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7927626720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33226886310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10585431840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55564075410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.249571                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27160564000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3353480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  69918163000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1069000800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       568187400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1611255240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     627762420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7927626720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32568525480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11139840960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55512199020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.733039                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28604770750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3353480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68473956250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       294517                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139150                       # Transaction distribution
system.membus.trans_dist::ReadExReq            268163                       # Transaction distribution
system.membus.trans_dist::ReadExResp           268163                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182795                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1335583                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1335583                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23855200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23855200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            450958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  450958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              450958                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1593992000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1535826250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            645458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1192693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          278                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          308827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           420555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          420555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       644288                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2618                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3193526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3196144                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62816608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62862944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          437694                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9424544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1503714                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1495999     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7696      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1503714                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 100432207000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1514289000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1170000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1064849494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
