{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 16:20:05 2019 " "Info: Processing started: Thu Jun 27 16:20:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inX\[0\]\$latch " "Warning: Node \"inX\[0\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inX\[1\]\$latch " "Warning: Node \"inX\[1\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inX\[2\]\$latch " "Warning: Node \"inX\[2\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "insControle\[0\]\$latch " "Warning: Node \"insControle\[0\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "insControle\[1\]\$latch " "Warning: Node \"insControle\[1\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "insControle\[2\]\$latch " "Warning: Node \"insControle\[2\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[1\] " "Info: Assuming node \"count\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[2\] " "Info: Assuming node \"count\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[3\] " "Info: Assuming node \"count\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux3~0 " "Info: Detected gated clock \"Mux3~0\" as buffer" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inX\[0\]\$latch count\[2\] count\[1\] 2.365 ns register " "Info: tsu for register \"inX\[0\]\$latch\" (data pin = \"count\[2\]\", clock pin = \"count\[1\]\") is 2.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.396 ns + Longest pin register " "Info: + Longest pin to register delay is 6.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns count\[2\] 1 CLK PIN_Y14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 4; CLK Node = 'count\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.726 ns) + CELL(0.225 ns) 5.788 ns Mux0~0 2 COMB LCCOMB_X9_Y25_N14 1 " "Info: 2: + IC(4.726 ns) + CELL(0.225 ns) = 5.788 ns; Loc. = LCCOMB_X9_Y25_N14; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { count[2] Mux0~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.357 ns) 6.396 ns inX\[0\]\$latch 3 REG LCCOMB_X9_Y25_N16 1 " "Info: 3: + IC(0.251 ns) + CELL(0.357 ns) = 6.396 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX\[0\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Mux0~0 inX[0]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.419 ns ( 22.19 % ) " "Info: Total cell delay = 1.419 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns ( 77.81 % ) " "Info: Total interconnect delay = 4.977 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { count[2] Mux0~0 inX[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { count[2] {} count[2]~combout {} Mux0~0 {} inX[0]$latch {} } { 0.000ns 0.000ns 4.726ns 0.251ns } { 0.000ns 0.837ns 0.225ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.501 ns + " "Info: + Micro setup delay of destination is 0.501 ns" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] destination 4.532 ns - Shortest register " "Info: - Shortest clock path from clock \"count\[1\]\" to destination register is 4.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_F19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 5; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.053 ns) 2.045 ns Mux3~0 2 COMB LCCOMB_X9_Y25_N12 1 " "Info: 2: + IC(1.172 ns) + CELL(0.053 ns) = 2.045 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { count[1] Mux3~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 3.542 ns Mux3~0clkctrl 3 COMB CLKCTRL_G15 6 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 3.542 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Mux3~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Mux3~0 Mux3~0clkctrl } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 4.532 ns inX\[0\]\$latch 4 REG LCCOMB_X9_Y25_N16 1 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 4.532 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX\[0\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux3~0clkctrl inX[0]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.926 ns ( 20.43 % ) " "Info: Total cell delay = 0.926 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.606 ns ( 79.57 % ) " "Info: Total interconnect delay = 3.606 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.532 ns" { count[1] Mux3~0 Mux3~0clkctrl inX[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.532 ns" { count[1] {} count[1]~combout {} Mux3~0 {} Mux3~0clkctrl {} inX[0]$latch {} } { 0.000ns 0.000ns 1.172ns 1.497ns 0.937ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.396 ns" { count[2] Mux0~0 inX[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.396 ns" { count[2] {} count[2]~combout {} Mux0~0 {} inX[0]$latch {} } { 0.000ns 0.000ns 4.726ns 0.251ns } { 0.000ns 0.837ns 0.225ns 0.357ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.532 ns" { count[1] Mux3~0 Mux3~0clkctrl inX[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.532 ns" { count[1] {} count[1]~combout {} Mux3~0 {} Mux3~0clkctrl {} inX[0]$latch {} } { 0.000ns 0.000ns 1.172ns 1.497ns 0.937ns } { 0.000ns 0.820ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "count\[3\] inX\[0\] inX\[0\]\$latch 10.089 ns register " "Info: tco from clock \"count\[3\]\" to destination pin \"inX\[0\]\" through register \"inX\[0\]\$latch\" is 10.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[3\] source 5.334 ns + Longest register " "Info: + Longest clock path from clock \"count\[3\]\" to source register is 5.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns count\[3\] 1 CLK PIN_AA18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'count\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.228 ns) 2.847 ns Mux3~0 2 COMB LCCOMB_X9_Y25_N12 1 " "Info: 2: + IC(1.762 ns) + CELL(0.228 ns) = 2.847 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { count[3] Mux3~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 4.344 ns Mux3~0clkctrl 3 COMB CLKCTRL_G15 6 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 4.344 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Mux3~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Mux3~0 Mux3~0clkctrl } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.053 ns) 5.334 ns inX\[0\]\$latch 4 REG LCCOMB_X9_Y25_N16 1 " "Info: 4: + IC(0.937 ns) + CELL(0.053 ns) = 5.334 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX\[0\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { Mux3~0clkctrl inX[0]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 21.33 % ) " "Info: Total cell delay = 1.138 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 78.67 % ) " "Info: Total interconnect delay = 4.196 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { count[3] Mux3~0 Mux3~0clkctrl inX[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { count[3] {} count[3]~combout {} Mux3~0 {} Mux3~0clkctrl {} inX[0]$latch {} } { 0.000ns 0.000ns 1.762ns 1.497ns 0.937ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.755 ns + Longest register pin " "Info: + Longest register to pin delay is 4.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inX\[0\]\$latch 1 REG LCCOMB_X9_Y25_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y25_N16; Fanout = 1; REG Node = 'inX\[0\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inX[0]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.757 ns) + CELL(1.998 ns) 4.755 ns inX\[0\] 2 PIN PIN_AB13 0 " "Info: 2: + IC(2.757 ns) + CELL(1.998 ns) = 4.755 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'inX\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { inX[0]$latch inX[0] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 42.02 % ) " "Info: Total cell delay = 1.998 ns ( 42.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.757 ns ( 57.98 % ) " "Info: Total interconnect delay = 2.757 ns ( 57.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { inX[0]$latch inX[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { inX[0]$latch {} inX[0] {} } { 0.000ns 2.757ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { count[3] Mux3~0 Mux3~0clkctrl inX[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.334 ns" { count[3] {} count[3]~combout {} Mux3~0 {} Mux3~0clkctrl {} inX[0]$latch {} } { 0.000ns 0.000ns 1.762ns 1.497ns 0.937ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { inX[0]$latch inX[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.755 ns" { inX[0]$latch {} inX[0] {} } { 0.000ns 2.757ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inX\[1\]\$latch count\[1\] count\[3\] 0.020 ns register " "Info: th for register \"inX\[1\]\$latch\" (data pin = \"count\[1\]\", clock pin = \"count\[3\]\") is 0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[3\] destination 5.333 ns + Longest register " "Info: + Longest clock path from clock \"count\[3\]\" to destination register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns count\[3\] 1 CLK PIN_AA18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA18; Fanout = 1; CLK Node = 'count\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[3] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.228 ns) 2.847 ns Mux3~0 2 COMB LCCOMB_X9_Y25_N12 1 " "Info: 2: + IC(1.762 ns) + CELL(0.228 ns) = 2.847 ns; Loc. = LCCOMB_X9_Y25_N12; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { count[3] Mux3~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.000 ns) 4.344 ns Mux3~0clkctrl 3 COMB CLKCTRL_G15 6 " "Info: 3: + IC(1.497 ns) + CELL(0.000 ns) = 4.344 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Mux3~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Mux3~0 Mux3~0clkctrl } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.053 ns) 5.333 ns inX\[1\]\$latch 4 REG LCCOMB_X9_Y25_N20 1 " "Info: 4: + IC(0.936 ns) + CELL(0.053 ns) = 5.333 ns; Loc. = LCCOMB_X9_Y25_N20; Fanout = 1; REG Node = 'inX\[1\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Mux3~0clkctrl inX[1]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 21.34 % ) " "Info: Total cell delay = 1.138 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.195 ns ( 78.66 % ) " "Info: Total interconnect delay = 4.195 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { count[3] Mux3~0 Mux3~0clkctrl inX[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { count[3] {} count[3]~combout {} Mux3~0 {} Mux3~0clkctrl {} inX[1]$latch {} } { 0.000ns 0.000ns 1.762ns 1.497ns 0.936ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.313 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_F19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 5; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.085 ns) + CELL(0.053 ns) 4.958 ns Mux1~0 2 COMB LCCOMB_X9_Y25_N28 1 " "Info: 2: + IC(4.085 ns) + CELL(0.053 ns) = 4.958 ns; Loc. = LCCOMB_X9_Y25_N28; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { count[1] Mux1~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.154 ns) 5.313 ns inX\[1\]\$latch 3 REG LCCOMB_X9_Y25_N20 1 " "Info: 3: + IC(0.201 ns) + CELL(0.154 ns) = 5.313 ns; Loc. = LCCOMB_X9_Y25_N20; Fanout = 1; REG Node = 'inX\[1\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { Mux1~0 inX[1]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.027 ns ( 19.33 % ) " "Info: Total cell delay = 1.027 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 80.67 % ) " "Info: Total interconnect delay = 4.286 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { count[1] Mux1~0 inX[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.313 ns" { count[1] {} count[1]~combout {} Mux1~0 {} inX[1]$latch {} } { 0.000ns 0.000ns 4.085ns 0.201ns } { 0.000ns 0.820ns 0.053ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { count[3] Mux3~0 Mux3~0clkctrl inX[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { count[3] {} count[3]~combout {} Mux3~0 {} Mux3~0clkctrl {} inX[1]$latch {} } { 0.000ns 0.000ns 1.762ns 1.497ns 0.936ns } { 0.000ns 0.857ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { count[1] Mux1~0 inX[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.313 ns" { count[1] {} count[1]~combout {} Mux1~0 {} inX[1]$latch {} } { 0.000ns 0.000ns 4.085ns 0.201ns } { 0.000ns 0.820ns 0.053ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 16:20:05 2019 " "Info: Processing ended: Thu Jun 27 16:20:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
