glow global router low power thermal reliabl interconnect synthesi photon wavelength multiplex duo ding bei david pan ece dept univ texa austin austin ding bei dpan abstract paper examin integr potenti plore design space low power thermal reliabl chip interconnect synthesi featur nanophoton wavelength divis multiplex wdm advanc ment foreseen nanophoton hold promis employ futur chip data signal uniqu power effici signal delay huge multiplex potenti major challeng address feasibl chip integr reach paper glow hybrid global router pro vide low power opto electron interconnect synthesi consider thermal reliabl physi cal design constraint optic power delay signal qualiti glow evalu test case deriv global rout benchmark compar greedi approach glow demonstr total optic power reduct reveal great potenti chip wdm interconnect synthesi introduct semiconductor technolog roadmap extend deeper micron domain develop futur high perfor manc low power system face key challeng vlsi interconnect play critic role grow ratio interconnect versus gate delay higher oper frequenc design complex challeng interconnect design low power system address interconnect challeng futur pute system altern techniqu propos potenti solut nanophoton devic interconnect attract activ search uniqu potenti high speed low power chip inteconnect advanc nanophoton devic demonstr great chip integr potenti nano scale optic modul photo detector coupler switch waveguid wdm wavelength divis multiplex devic research photon devic model chip integr troduc opportun challeng tradit architectur physic design methodolog specifi calli chip network special architectur design propos enabl high throughput network communic chip nanophoton wdm link activ studi carri pensat temperatur depend nanophoton vice fabric level chip work support texa advanc pro gram asia south pacif design autom confer aspdac jan feb sydney australia network level assist design optimiza tion thermal reliabl power effici optic electr system chip physic design level studi effici chip photon interconnect synthesi limit earli work employ straight singl channel opti cal waveguid perform system packag optic rout time consider physic charac terist consid photon devic issu optic link configur loss thermal relia biliti signal integr proper studi physic layer effect loss power appli photon network chip perform evalu systemat cad environ difficult design pho tonic architectur optim perform full advantag power budget photon interconnect librari present physic synthesi framework low optic power rout ther mal reliabl wdm mechan includ paper employ nanophoton chip wdm terconnect fig achiev high densiti capac global rout stage base devic character model propos glow hybrid global router power effici thermal reliabl physic synthesi featur ing wdm waveguid placement optic channel alloc optic electr data convert plan rest paper organ motiv wdm base optic rout problem critic consider thermal reliabl summar main contribut paper extend tical interconnect librari oil introduc ther mal power model nanophoton devic overview propos cad flow explain tail formul algorithm glow altern greedi approach cat present conclus chip laser chip laser optic optic optic interconnect wdm interconnect trunk data convert pinpin optic link wdm channel figur high rout capac interconnect wdm det mod mod det dthermal blockag ith silico oph oto nic data link assign channel figur thermal awar wdm rout exampl motiv contribut chip wdm provid great signal multiplex capac motiv global router advantag wdm channel physic design constraint thermal reliabl time simpl scenario illustr fig net rout node driver pin aim find global rout solut optic electr domain satisfi thermal reliabl function minim optic drive power requir signal integr data convers qualiti time consider wdm channel util legal base opto electr domain design rule definit wdm link special hybrid chip inter connect consist electr wire optic wavelength divis multiplex devic larg signal capac definit wdm trunk nanophoton wdm waveguid wdm link refer trunk definit iii wdm channel carrier modu late photon signal wdm trunk channel assign uniqu central wavelength optic signal transmit channel wavelength channel bandwidth fig thermal issu refer scenario chip temperatur variat extra power loss sig nal degrad malfunct nanophotn vice modul photo detector wdm waveg uid care plan opto electr link fail big temperatur chang global rout region excess thermal variat simpli set blockag avoid region accept ther mal variat trade off seek power effici thermal reliabl optim opti cal power effici result thermal failur margin thermal reliabl opti cal power loss ring structur reson rout opto electr domain extra time constraint consid optic electr interconnect provid wors criti cal path delay rout solut electr domain exampl fig link rout interconnect link partial merg wdm trunk link take thermal blockag sink data link net assign wave length channel share trunk high wdm channel util rate share singl wdm trunk encourag time ther mal condit violat case path tend merg link prohib ite long delay sink final rout solut deliv signal strong pick photo detector legal design rule optic electr domain summar key contribut paper propos systemat cad framework chip wdm synthesi optim power thermal reliabl develop thermal reliabl model nanopho tonic devic consid wdm formul optim global rout problem integ linear program techniqu evalu cad framework testcas deriv ispd global rout benchmark nanophoton devic model extend wdm modul analyz chip optic link configur account power loss time temperatur variat thermal reliabl devic character base current photon fabric technolog opti cal signal great advantag low intercon nect versus global net consid delay overhead introduc data convers defin critic length lcrit dimens chip link nanophoton yield shorter signal delay pure interconnect tmod tdet tmod modul delay bit tdet photo detect delay bit signal delay owg delay permm interconnect length link solv eqn rang lower boundari defin lcrit devic employ paper summar tabl thermal reliabl wdm current chip wdm techniqu fall fol low categori awg array waveguid base ring res onat base thin film filter base ring reson caviti base add drop filter techniqu employ architectur design compact footprint potenti ultra densiti demon strate high qualiti factor devic sensit ambienc temperatur chang chip temperatur fluctuat central oper ate frequenc wavelength photon devic drift drift set fall rang oper bandwidth devic will degrad malfunct high energi effici chip wdm devic ring reson structur qualiti fac tor defin energi store caviti versus energi dissip unit cycl high narrow temperatur sensit lead signal failur relationship thermal relia tabl devic interconnect model detail footprint speed chip loss power mod footprint speed det power power detector delay optic loss thick width wdm delay thick width repeat interconnect technolog rsheet mosfet model optim gate siz ing repeat insert metal gate high strain ptm optic netlist pre process initi wdm trunk placement thermal awar low power ilp formul constraint post rout legal pre rout post rout global rout input electr netlist global placement chip temperatur variat profil output global rout solut featur wdms ring reson figur overview propos cad flow biliti oper qualiti factor energi effici defin eqn dne freson ring geometri paramet central work reson wavelength ring mod ulat detector temperatur depend term note refract ring materi silicon small rang trade thermal reliabl caus alias tween wdm channel trunk trade power loss penalti minim base eqn establish thermal reliabl model wdm devic base caviti base compon ring reson ring cou pler thermal reliabl model exhaust temperatur depend refract model ing simul work bandwidth character power consumpt dissip simul numer method finit differ time domain fdtd devic sim ulat power comput platform cad flow flow system atic cad framework low power thermal awar chip wdm integr model fig illustr top level flow diagram propos method start input netlist chip temperatur variat profil flow consist major stage pre rout stage prepar opti cal netlist wdm trunk placement global rout stage serv core formul wdm chan nel assign problem base physic design constraint post rout stage exam ine legal issu optic electr domain detail flow fig netlist pre process netlist pre process step prepar optic netlist initi consider time condit guar ante circuit time degrad employ ing nanophoton data convers take signif icant time step propos deriv optic netlist test case exist electr benchmark global rout netlist step criti cal select proper pin net partial net electr domain optic domain dendrogram driver driver figur illustr netlist pre process electr netlist synthes theglob rout ing stage select design minim manhattan distanc driver sink pair map optic domain lower bound critic length lcrit step serv yield negat time gain tical domain electr domain align well critic length definit discuss main techniqu involv describ pin cluster cluster electr netlist base manhattan distanc hierarch cluster method case construct den drogram illustr fig pick cluster satisfi lcrit dimens depth search dendrogram result procedur set cluster respect geometr median map optic domain pseudo pin pseudo pin form optic netlist rest pin cluster remain electr domain electr intercon nect geometr median convers need cluster procedur illustr fig pin net electr netlist abd pseudo pin par tial net map optic plane repres cluster edg larger lcrit dendrogram driver pin optic domain driver pin lie cluster electr domain initi wdm trunk placement initi wdm trunk placement depend median geometri distribut optic net optic netlist carri partit manner chip area general guidelin total number wdm channel suffici hold total number optic net link netlist lacetrunkk med med net partitionk partit base initi placement execut step continu horizont vertic direct avoid heat region mark thermal blockag partit end number wdm channel suffici total number link optic netlist extrawdm trunk inpost rout thermal awar low power rout defin time condit condit guarante smaller signal delay opto electr link interconnect critic consid ation addit data convers bring delay thermal condit defin sure local temperatur variat fall work rang ring modul case violat thermal condit will adjust trade power effici thermal reliabl caus alias separ wdm chan nel region set thermal blockag algorithm cat channel assign thermal reliabl input initi wdm trunk placement input temperatur variat profil input optic netlist generat link set unassign link net generat link set remain link resourc wdm trunki linkj optic netlist calcul time constraint linkj trunki calcul thermal variat constraint linkj trunki form set linki link satisfi time condit sort linki base ascend thermal variat select linkk linki ascend order linkk unassign trunki channel assign linkk wdm trunki updat set link set link link revis initi placement wdm resourc execut cat unassign link return wdm channel assign optic power fig illustr rout problem pre rout stage chip laser sourc drive power wdm waveguid trunk vari depend total num ber channel assign constrain solut space global rout stage shortest distanc rout pin connect wdm trunk data convert mod det wdm trunk core formul global rout stage propos algorithm global rout low power wdm glow major contribut paper channel assign thermal consider cat comparison baselin detail post rout legal stage resolv case multipl ring contend geometri locat caus sign rule violat optic domain paper simpl perturb base rout adjust tech niqu leav perspect detail rout stage cat algorithm cat design greedi approach channel signment thermal consider basic motiva tion assign optic net link wdm trunk quential manner combin time thermal awar constraint local wdm trunk par ticular cat pick local net link satisfi tim ing condit assign power consum link rta ith lti ith ila riv optic optic optic ptical ptical ptical optic optic optic ptical ptical ptical figur wdm base global rout scenario fill channel wdm waveguid move waveguid eventu remain net unassign initi placement stage will repeat includ wdm trunk channel cat perform major step initi wdm trunk placement second time thermal condit calcul third greedi channel assign initi wdm trunk placement tion cat glow time thermal condit calcul step wdm trunk travers order sequenti trunk time thermal condit optic link calcul updat greedi channel assign channel assign ment greedi heurist method execut phase form set linki wdm trunki optic link guarante smaller signal delay electr domain linki set link candid assign wdm trunki sort link linki thermal condit metric ascend order assign link linki trunki ascend order total number optic net assign reach cmax detail cat refer algorithm glow rout algorithm ilp formul formul optim optic rout problem rep resent assign status channel wdm trunk integ binari variabl occupi cross term variabl model optic power loss troduc wdm signal cross difficult accur character channel assign ment take place tabl detail variabl defin total number wdm trunk row column direct initi placement binari variabl denot assign status wdm trunk trunk unassign optic net final rout solut will turn input laser power optic port trunk assign net channel wij binari variabl numer equal mean trunk trunk physic cross vise versa strunkilinkk binari variabl mean link sign wdm trunk sum trunkj neti integ variabl repres total num ber optic net assign trunk final solut trunkj neti binari variabl mean net assign wdm trunk global rout vise versa propos object function glow thermal awar low power rout featur chip wdm minim ptotal wij trunkj linki trunkj neti ptotal ploss pdynam ploss pcross ptrunk thm pring thm ppath pcross wij thm ptrunk thm trunk trunk thm tabl variabl paramet ilp formul descript ptotal total laser power consum ploss total chip laser power loss pdynam total chip laser power optic signal base power consumpt wdm trunk pcross total power loss trunk cross ptrunk thm total power loss trunk thermal effect pring thm total power loss ring thermal effect ppath total power loss photon propag laser power channel optic signal thm laser power loss trunk trunk cross itrunk thm thermal power loss trunk linki ring laser power loss ring link alloc status trunk wij cross status trunk trunk trunkj linki assign status link trunk sum trunkj neti link net assign trunk trunkj neti assign status net trunk linki var temperatur variat ring link cmax channel capac wdm trunk pinmax max pin net optic netlist tempthreshold temperatur variat toler threshold delay unit length interconnect delay unit length optic link delay overhead data convers wlie wire length link wlio optic wire length link hpwllinki half paramet wire length link pring thm trunk link trunki linkj linkj ring pdynam trunk net trunki netj object function glow total power ptotal requir drive circuit ptotal divid part total opti cal power loss chip ploss amount power driver compens guarante detec tion condit photo detector pdynam signal switch power wdm channel carrier ploss divid term waveguid cross power thermal wdm trunk power thermal ring reson power power compens propag loss chip waveguid pdynam consist term base power con sumption wdm trunk constant power cost turn channel wmd trunk term switch power wdm channel linear proport number channel util wdm trunk multiplex share rate maxim order avoid unnecessari power term model tion tabl detail term physic design constraint detail mathemat formul var ious rout constraint glow time constraint optic link rout solut result longer signal delay hpwl estim delay electr domain trunkj linki hpwl linki select constraint sure link algorithm glow global rout low power wdm input initi wdm trunk placement input temperatur variat profil input optic netlist wdm trunki optic linkj calcul pcross pwdm thermal pring thermal calcul pdynam updat time constraint thermal constraint invok ilp solver return wdm channel assign optic laser power assign wdm trunk link trunk trunkj linki channel capac constraint sure wdm trunk exceed capac limit trunk net trunkj neti cmax detect constraint final optic power sink link larg detect thermal constraint link pair pin sourc sink local temperatur variat upper bound tempthreshold avoid perform degrad mal function link trunk trunkj linki linkivar temp threshold binari integ variabl constraint sincewij trunkj neti introduc elimin linear term constraint enforc wij neti trunkj linkk neti trunkj linkk net trunkj neti net trunkj neti equat enforc fold rea son calcul number optic net assign wdm trunk optic link vari abl introduc linear relat trunkj neti trunkj linkk ilp formul inter mediat term sum trunkj neti introduc equat sum trunkj neti neti trunkj linkk equat sure sum trunkj neti trunkj neti sum trunkj neti trunkj neti serv binari compar preserv linear program formul algorithm summa rize pseudo code main step glow simul test benchmark simul setup tabl list optic benchmark net number rang tabl simul result comparison propos cat glow method cat glow optic netlist net pin sink trunk channel avg chan trunk total trunk length total powerc power reduc wdm trunk channel initi placement unassign trunk will turn rout unassign wdm channel will turn laser input chip global rout stage total power consumpt normal power consum glow test case deriv global rout contest benchmark net scale chip dimens centimet scale employ propos optic netlist pre process tech niqu generat optic netlist consid limit integr volum current chip wdm nanophoton size test netlist suitabl hierarch cluster procedur lcrit set centimet scale chip assum sert ring reson legal initi thermal tune chip thermal variat profil random generat base measur data real processor chip toler threshold tempth maxim rang tem peratur variat set degre hard constraint problem formul correspond ing wavelength set sensit wdm interconnect set degre wdm trunk initi place ment channel wdm trunk start propos global rout algorithm linux workstat memori result analysi tabl simul cat glow total power consumpt normal power glow compar cat glow demonstr total power reduct reason improv fold cat search local optim solut assign optic net link wdm trunk sequenti local man ner glow aim global optim solut math emat program techniqu second cat awar waveguid cross power consid thermal ring reson power reliabl trade glob alli hand ilp formul glow low model key factor optic power tabl wdm channel trunk alloca tion cat glow compar glow cat assign fewer number wdm trunk higher number averag wdm chan nel trunk shorter total length chip wdm waveguid glow work assign wdm trunk channel chip aim global solut power consumpt minim thermal liabil requir help glow bring total power cost extra owg wirelength accept fabric cost straight owg low resourc sili con layer nanophoton integr case feasibl solut exist ilp formul will return valid wdm chan nel trunk alloc strategi wdm trunk initi placement adjust trunk paper adjust carri progr sive heurist manner feasibl integ solut acceler ilp glow manag locat optim solut optic netlist hour time accept optic rout problem size fair small top global net pin map optic domain rest net rout electr domain conclus paper explor synthesi chip nanopho tonic wdm interconnect presentedglow low power optic router thermal reliabl consider evalu test case show optic power reduct compar baselin greedi method lot futur optim cad nanophoton technolog physic design area refer frank chang interconnect communic chip proc int symp physic design navin srivastava perform analysi carbon nanotub interconnect vlsi applic iccad david miller devic requir optic interconnect silicon chip proc ieee special issu silicon photon yongqiang jiang micron interact length silicon photon crystal waveguid modul appli physic letter yurii vlasov silicon photon generat comput system european confer optic communic ian optic solut system level interconnect proc system level interconnect predict kyung hoae koo compact perform model comparison gigascal chip global interconnect technolog ieee tran electron devic ian young optic technolog tera scale comput ieee solid state circuit jacob minz optic rout system packag proc design autom test eurpo assaf shacham photon network chip futur gene ration chip multiprocessor ieee tran comput duo ding router optic rout framework low power chip silicon nano photon integr proc design autom conf duo ding oil nanophoton optic interconnect librari photon network chip architectur proc system level interconnect predict yan pan firefli illumin futur network chip nanophoton proc int symp comput architectur johnni chan phoenixsim simul physic layer analysi chip scale photon interconnect network proc design autom test eurpo ajay joshi silicon photon clos network global chip communic int synp network chip jong moo lee control temperatur depend silicon waveguid slot structur optic express biswajeet guha cmos compat atherm silicon micror reson optic express moustafa moham power effici variat awar photon chip network manag int symp low power electron design zheng iri hybrid nanophoton network design high perform low power chip communic emerg technolog comput system dong low vpp ultralow energi compact high speed silicon electro optic modul optic express predict technolog model http payam rabiei polym micro ring filter modul lightwav technolog rsoft cad suit photon devic simul 