# DSP_ASIC_Interpolation
1. Signal input captured from asic (sigMtap5): 

![image](https://user-images.githubusercontent.com/87049112/135739449-da13989f-f185-4491-b1ba-4dba8fb12008.png)

2. Signal output captured from asic (sigMtap6): 

![image](https://user-images.githubusercontent.com/87049112/135739472-adf185f2-9f2e-4839-90c8-98d1f73746ff.png)

3. Signal simulation from input sigMtap5 to output sigOut, sigOut synchronization:

![image](https://user-images.githubusercontent.com/87049112/135739896-c9221200-a8d1-4824-b830-80e352ddea0e.png)
![image](https://user-images.githubusercontent.com/87049112/135739907-65a1753c-30e7-488a-8d28-bebe5b78088f.png)
