

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_x1'
================================================================
* Date:           Tue Sep  6 09:43:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    18442|    18442|  61.467 us|  61.467 us|  18442|  18442|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L3_out_x1_loop_1  |    18440|    18440|        10|          9|          9|  2048|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       41|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      115|     -|
|Register             |        -|      -|      551|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      551|      156|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_V_2_fu_73_p2                     |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln11772_fu_67_p2              |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  41|          30|          20|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  65|         12|    1|         12|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  14|          3|    1|          3|
    |ap_phi_mux_i_V_phi_fu_59_p4                   |   9|          2|   12|         24|
    |fifo_C_drain_C_drain_IO_L2_out_0_x1135_blk_n  |   9|          2|    1|          2|
    |i_V_reg_55                                    |   9|          2|   12|         24|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 115|         23|   28|         67|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_2_reg_136            |  12|   0|   12|          0|
    |i_V_reg_55               |  12|   0|   12|          0|
    |icmp_ln11772_reg_97      |   1|   0|    1|          0|
    |v1_V_reg_141             |  64|   0|   64|          0|
    |v2_V_1122_reg_106        |  64|   0|   64|          0|
    |v2_V_1123_reg_111        |  64|   0|   64|          0|
    |v2_V_1124_reg_116        |  64|   0|   64|          0|
    |v2_V_1125_reg_121        |  64|   0|   64|          0|
    |v2_V_1126_reg_126        |  64|   0|   64|          0|
    |v2_V_1127_reg_131        |  64|   0|   64|          0|
    |v2_V_reg_101             |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 551|   0|  551|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|fifo_C_drain_C_drain_IO_L2_out_0_x1135_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L2_out_0_x1135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x1135_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L2_out_0_x1135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x1135_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L2_out_0_x1135|       pointer|
|C_address0                                      |  out|   12|   ap_memory|                                       C|         array|
|C_ce0                                           |  out|    1|   ap_memory|                                       C|         array|
|C_we0                                           |  out|    1|   ap_memory|                                       C|         array|
|C_d0                                            |  out|  512|   ap_memory|                                       C|         array|
+------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 9, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln11772 = br void" [./dut.cpp:11772]   --->   Operation 14 'br' 'br_ln11772' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_V = phi i12 0, void, i12 %i_V_2, void %.split15"   --->   Operation 15 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.62ns)   --->   "%icmp_ln11772 = icmp_eq  i12 %i_V, i12 2048" [./dut.cpp:11772]   --->   Operation 16 'icmp' 'icmp_ln11772' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 17 [1/1] (1.21ns)   --->   "%v2_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'v2_V' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 18 [1/1] (1.21ns)   --->   "%v2_V_1122 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'v2_V_1122' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 19 [1/1] (1.21ns)   --->   "%v2_V_1123 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'v2_V_1123' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 20 [1/1] (1.21ns)   --->   "%v2_V_1124 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'v2_V_1124' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 21 [1/1] (1.21ns)   --->   "%v2_V_1125 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'v2_V_1125' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 22 [1/1] (1.21ns)   --->   "%v2_V_1126 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'v2_V_1126' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 23 [1/1] (1.21ns)   --->   "%v2_V_1127 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'v2_V_1127' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 24 [1/1] (0.74ns)   --->   "%i_V_2 = add i12 %i_V, i12 1"   --->   Operation 24 'add' 'i_V_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln11772 = br i1 %icmp_ln11772, void %.split15, void" [./dut.cpp:11772]   --->   Operation 26 'br' 'br_ln11772' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (1.21ns)   --->   "%v1_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'v1_V' <Predicate = (!icmp_ln11772)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 1.64>
ST_11 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln11775 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:11775]   --->   Operation 28 'specpipeline' 'specpipeline_ln11775' <Predicate = (!icmp_ln11772)> <Delay = 0.00>
ST_11 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln11775 = specloopname void @_ssdm_op_SpecLoopName, void @empty_374" [./dut.cpp:11775]   --->   Operation 29 'specloopname' 'specloopname_ln11775' <Predicate = (!icmp_ln11772)> <Delay = 0.00>
ST_11 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %v1_V, i64 %v2_V_1127, i64 %v2_V_1126, i64 %v2_V_1125, i64 %v2_V_1124, i64 %v2_V_1123, i64 %v2_V_1122, i64 %v2_V"   --->   Operation 30 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln11772)> <Delay = 0.00>
ST_11 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i12 %i_V"   --->   Operation 31 'zext' 'zext_ln534' <Predicate = (!icmp_ln11772)> <Delay = 0.00>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i512 %C, i64 0, i64 %zext_ln534" [./dut.cpp:11781]   --->   Operation 32 'getelementptr' 'C_addr' <Predicate = (!icmp_ln11772)> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (1.64ns)   --->   "%store_ln11781 = store i512 %p_Result_s, i12 %C_addr" [./dut.cpp:11781]   --->   Operation 33 'store' 'store_ln11781' <Predicate = (!icmp_ln11772)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln11772)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln11783 = ret" [./dut.cpp:11783]   --->   Operation 35 'ret' 'ret_ln11783' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0_x1135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000000]
br_ln11772            (br               ) [ 0111111111110]
i_V                   (phi              ) [ 0011111111110]
icmp_ln11772          (icmp             ) [ 0011111111110]
v2_V                  (read             ) [ 0010111111110]
v2_V_1122             (read             ) [ 0010011111110]
v2_V_1123             (read             ) [ 0010001111110]
v2_V_1124             (read             ) [ 0010000111110]
v2_V_1125             (read             ) [ 0010000011110]
v2_V_1126             (read             ) [ 0010000001110]
v2_V_1127             (read             ) [ 0010000000110]
i_V_2                 (add              ) [ 0110000000010]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
br_ln11772            (br               ) [ 0000000000000]
v1_V                  (read             ) [ 0010000000010]
specpipeline_ln11775  (specpipeline     ) [ 0000000000000]
specloopname_ln11775  (specloopname     ) [ 0000000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000]
zext_ln534            (zext             ) [ 0000000000000]
C_addr                (getelementptr    ) [ 0000000000000]
store_ln11781         (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0111111111110]
ret_ln11783           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0_x1135">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x1135"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_374"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="grp_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="64" slack="0"/>
<pin id="39" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v2_V/3 v2_V_1122/4 v2_V_1123/5 v2_V_1124/6 v2_V_1125/7 v2_V_1126/8 v2_V_1127/9 v1_V/10 "/>
</bind>
</comp>

<comp id="42" class="1004" name="C_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="512" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="12" slack="0"/>
<pin id="46" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/11 "/>
</bind>
</comp>

<comp id="49" class="1004" name="store_ln11781_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="12" slack="0"/>
<pin id="51" dir="0" index="1" bw="512" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11781/11 "/>
</bind>
</comp>

<comp id="55" class="1005" name="i_V_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="12" slack="1"/>
<pin id="57" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="59" class="1004" name="i_V_phi_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="12" slack="1"/>
<pin id="63" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln11772_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="12" slack="0"/>
<pin id="69" dir="0" index="1" bw="12" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11772/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_V_2_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="8"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/10 "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_Result_s_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="512" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="1"/>
<pin id="82" dir="0" index="2" bw="64" slack="2"/>
<pin id="83" dir="0" index="3" bw="64" slack="3"/>
<pin id="84" dir="0" index="4" bw="64" slack="4"/>
<pin id="85" dir="0" index="5" bw="64" slack="5"/>
<pin id="86" dir="0" index="6" bw="64" slack="6"/>
<pin id="87" dir="0" index="7" bw="64" slack="7"/>
<pin id="88" dir="0" index="8" bw="64" slack="8"/>
<pin id="89" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln534_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="9"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/11 "/>
</bind>
</comp>

<comp id="97" class="1005" name="icmp_ln11772_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11772 "/>
</bind>
</comp>

<comp id="101" class="1005" name="v2_V_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="8"/>
<pin id="103" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="106" class="1005" name="v2_V_1122_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="7"/>
<pin id="108" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="v2_V_1122 "/>
</bind>
</comp>

<comp id="111" class="1005" name="v2_V_1123_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="6"/>
<pin id="113" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="v2_V_1123 "/>
</bind>
</comp>

<comp id="116" class="1005" name="v2_V_1124_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="5"/>
<pin id="118" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="v2_V_1124 "/>
</bind>
</comp>

<comp id="121" class="1005" name="v2_V_1125_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="4"/>
<pin id="123" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="v2_V_1125 "/>
</bind>
</comp>

<comp id="126" class="1005" name="v2_V_1126_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="3"/>
<pin id="128" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v2_V_1126 "/>
</bind>
</comp>

<comp id="131" class="1005" name="v2_V_1127_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="2"/>
<pin id="133" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_1127 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_V_2_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="1"/>
<pin id="138" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="v1_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="34" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="55" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="59" pin="4"/><net_sink comp="55" pin=0"/></net>

<net id="71"><net_src comp="59" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="55" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="79" pin="9"/><net_sink comp="49" pin=1"/></net>

<net id="95"><net_src comp="55" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="100"><net_src comp="67" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="36" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="79" pin=8"/></net>

<net id="109"><net_src comp="36" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="79" pin=7"/></net>

<net id="114"><net_src comp="36" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="79" pin=6"/></net>

<net id="119"><net_src comp="36" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="79" pin=5"/></net>

<net id="124"><net_src comp="36" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="129"><net_src comp="36" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="79" pin=3"/></net>

<net id="134"><net_src comp="36" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="139"><net_src comp="73" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="144"><net_src comp="36" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {11 }
 - Input state : 
	Port: C_drain_IO_L3_out_x1 : fifo_C_drain_C_drain_IO_L2_out_0_x1135 | {3 4 5 6 7 8 9 10 }
	Port: C_drain_IO_L3_out_x1 : C | {}
  - Chain level:
	State 1
	State 2
		icmp_ln11772 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		C_addr : 1
		store_ln11781 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_V_2_fu_73    |    0    |    19   |
|----------|--------------------|---------|---------|
|   icmp   | icmp_ln11772_fu_67 |    0    |    12   |
|----------|--------------------|---------|---------|
|   read   |   grp_read_fu_36   |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_79  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln534_fu_92  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    31   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   i_V_2_reg_136   |   12   |
|     i_V_reg_55    |   12   |
|icmp_ln11772_reg_97|    1   |
|    v1_V_reg_141   |   64   |
| v2_V_1122_reg_106 |   64   |
| v2_V_1123_reg_111 |   64   |
| v2_V_1124_reg_116 |   64   |
| v2_V_1125_reg_121 |   64   |
| v2_V_1126_reg_126 |   64   |
| v2_V_1127_reg_131 |   64   |
|    v2_V_reg_101   |   64   |
+-------------------+--------+
|       Total       |   537  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| i_V_reg_55 |  p0  |   2  |  12  |   24   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   24   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   31   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   537  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   537  |   40   |
+-----------+--------+--------+--------+
