Oh no...

Cycle: 11
RARS instruction number: 12	Instruction: sra x9,x1,x5
Expected:	Register Write to Reg: 0x09 Val: 0x3FFFFBFF
Got     :	Register Write to Reg: 0x09 Val: 0x7FFFF7FE
Incorrect write

Cycle: 13
RARS instruction number: 14	Instruction: sra x11,x2,x5
Expected:	Register Write to Reg: 0x0B Val: 0xC0000000
Got     :	Register Write to Reg: 0x0B Val: 0x80000001
Incorrect write

Cycle: 15
RARS instruction number: 16	Instruction: sra x13,x3,x5
Expected:	Register Write to Reg: 0x0D Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x0D Val: 0xFFFFFFFE
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


