From 8f95b3b96bdaba34c40198433688bb460dff15fe Mon Sep 17 00:00:00 2001
From: Xing Zhao <xzhao@cavium.com>
Date: Tue, 13 Mar 2012 15:43:08 -0700
Subject: [PATCH 054/974] MIPS: Change sparsemem physical memory bits from 35
 to 38

Some systems have large amounts of RAM and require this.

Signed-off-by: Xing Zhao <xzhao@cavium.com>
Signed-off-by: David Daney <david.daney@cavium.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/mips/include/asm/sparsemem.h | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/mips/include/asm/sparsemem.h b/arch/mips/include/asm/sparsemem.h
index d2da53c..b199871 100644
--- a/arch/mips/include/asm/sparsemem.h
+++ b/arch/mips/include/asm/sparsemem.h
@@ -11,7 +11,8 @@
 #else
 # define SECTION_SIZE_BITS	28
 #endif
-#define MAX_PHYSMEM_BITS	35
+
+#define MAX_PHYSMEM_BITS        38
 
 #endif /* CONFIG_SPARSEMEM */
 #endif /* _MIPS_SPARSEMEM_H */
-- 
2.6.2

