<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="E:/My_File/study/SHA256-FPGA-HLS/sha256_prj/sha256_prj.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sha256_0_0_synth_1" LaunchDir="E:/My_File/study/SHA256-FPGA-HLS/sha256_prj/sha256_prj.runs/design_1_sha256_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="E:/My_File/study/SHA256-FPGA-HLS/sha256_prj/sha256_prj.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_smartconnect_0_1_synth_1" LaunchDir="E:/My_File/study/SHA256-FPGA-HLS/sha256_prj/sha256_prj.runs/design_1_smartconnect_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_smartconnect_1_0_synth_1" LaunchDir="E:/My_File/study/SHA256-FPGA-HLS/sha256_prj/sha256_prj.runs/design_1_smartconnect_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="E:/My_File/study/SHA256-FPGA-HLS/sha256_prj/sha256_prj.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

