
*** Running vivado
    with args -log EggD.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source EggD.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source EggD.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk5mhz'
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk5mhz/inst'
Finished Parsing XDC File [c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk5mhz/inst'
Parsing XDC File [c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk5mhz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1024.238 ; gain = 513.906
Finished Parsing XDC File [c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk5mhz/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1024.242 ; gain = 792.195
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1024.242 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 4c125f87

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cec2dfde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1031.105 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: cec2dfde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1031.105 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 116 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 175cdb474

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1031.105 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 175cdb474

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1031.105 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1031.105 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 175cdb474

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1031.105 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 175cdb474

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1031.105 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-1381] The checkpoint 'C:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.runs/impl_1/EggD_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.runs/impl_1/EggD_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1031.105 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.105 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'INCREMENT_COUNT_TIME/debounce_sec/sec[5]_C_i_2' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	INCREMENT_COUNT_TIME/min_reg[0]_C {FDCE}
	INCREMENT_COUNT_TIME/min_reg[0]_P {FDPE}
	INCREMENT_COUNT_TIME/min_reg[1]_C {FDCE}
	INCREMENT_COUNT_TIME/min_reg[1]_P {FDPE}
	INCREMENT_COUNT_TIME/min_reg[2]_C {FDCE}
WARNING: [Place 30-568] A LUT 'SET_COOK_TIME/debounce_sec/min[5]_i_3' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	SET_COOK_TIME/min_reg[0] {FDRE}
	SET_COOK_TIME/min_reg[1] {FDRE}
	SET_COOK_TIME/min_reg[4] {FDRE}
	SET_COOK_TIME/min_reg[2] {FDRE}
	SET_COOK_TIME/min_reg[3] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f0c5434a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1d2843c7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d2843c7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1065.102 ; gain = 33.996
Phase 1 Placer Initialization | Checksum: 1d2843c7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 131e1a462

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131e1a462

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 222e2bee9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18e82a400

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e82a400

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 234753e94

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23304bd0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18c6c0219

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18c6c0219

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996
Phase 3 Detail Placement | Checksum: 18c6c0219

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=195.130. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 250ca5d30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996
Phase 4.1 Post Commit Optimization | Checksum: 250ca5d30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 250ca5d30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 250ca5d30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d3ff5df1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3ff5df1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996
Ending Placer Task | Checksum: d4529b5e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1065.102 ; gain = 33.996
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.102 ; gain = 33.996
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1065.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.runs/impl_1/EggD_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1065.102 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1065.102 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1065.102 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 53d8f199 ConstDB: 0 ShapeSum: 8079a9c5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5d45c13e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5d45c13e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5d45c13e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5d45c13e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 1215.480 ; gain = 150.379
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dcbc31fa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=195.107| TNS=0.000  | WHS=-0.095 | THS=-0.389 |

Phase 2 Router Initialization | Checksum: 1e37a349e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a80b64de

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 145d17e67

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=194.597| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20525e2fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379
Phase 4 Rip-up And Reroute | Checksum: 20525e2fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20525e2fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20525e2fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379
Phase 5 Delay and Skew Optimization | Checksum: 20525e2fd

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dc6e07f6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=194.692| TNS=0.000  | WHS=0.186  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17a114c54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379
Phase 6 Post Hold Fix | Checksum: 17a114c54

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0597119 %
  Global Horizontal Routing Utilization  = 0.0597471 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f885e3a4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f885e3a4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22a267b3d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=194.692| TNS=0.000  | WHS=0.186  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22a267b3d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 1215.480 ; gain = 150.379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 1215.480 ; gain = 150.379
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1215.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.runs/impl_1/EggD_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.runs/impl_1/EggD_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/nelso/OneDrive/Desktop/ELEC3500/EggD/EggD.runs/impl_1/EggD_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file EggD_power_routed.rpt -pb EggD_power_summary_routed.pb -rpx EggD_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 00:37:42 2020...
