$date
	Thu Jun 29 13:20:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module apb2_led_tb $end
$var wire 1 ! slverr $end
$var wire 1 " ready $end
$var wire 32 # rdata [31:0] $end
$var wire 1 $ led_state $end
$var parameter 32 % addr_width $end
$var parameter 32 & data_width $end
$var parameter 32 ' strobe_count $end
$var parameter 32 ( tick $end
$var reg 8 ) addr [7:0] $end
$var reg 1 * clk $end
$var reg 1 + enable $end
$var reg 3 , prot [2:0] $end
$var reg 1 - rst_n $end
$var reg 1 . sel $end
$var reg 4 / strb [3:0] $end
$var reg 32 0 wdata [31:0] $end
$var reg 1 1 write $end
$scope module led_ $end
$var wire 8 2 paddr [7:0] $end
$var wire 1 * pclk $end
$var wire 1 + penable $end
$var wire 3 3 pprot [2:0] $end
$var wire 1 - preset_n $end
$var wire 1 . psel $end
$var wire 4 4 pstrb [3:0] $end
$var wire 32 5 pwdata [31:0] $end
$var wire 1 1 pwrite $end
$var parameter 32 6 addr_width $end
$var parameter 32 7 data_width $end
$var parameter 2 8 idle_state $end
$var parameter 32 9 led_count $end
$var parameter 2 : r_enable $end
$var parameter 32 ; strobe_count $end
$var parameter 2 < w_enable $end
$var reg 1 $ led_state $end
$var reg 32 = prdata [31:0] $end
$var reg 1 " pready $end
$var reg 1 ! pslverr $end
$var reg 2 > state_ [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 <
b100 ;
b10 :
b1 9
b0 8
b100000 7
b1000 6
b10 (
b100 '
b100000 &
b1000 %
$end
#0
$dumpvars
b0 >
bz =
bx 5
b1111 4
b0 3
bx 2
01
bx 0
b1111 /
x.
0-
b0 ,
x+
0*
bx )
0$
bz #
0"
0!
$end
#1000
1*
#2000
0*
1.
b1 0
b1 5
b0 )
b0 2
11
1-
#3000
b1 >
1*
#4000
0*
1+
#5000
1"
1$
b0 >
1*
#6000
0*
0.
01
0+
#7000
0"
1*
#8000
0*
1.
#9000
b10 >
1*
#10000
0*
1+
#11000
1"
b1 #
b1 =
b0 >
1*
#12000
0*
0.
0+
#13000
0"
bz #
bz =
1*
#14000
0*
1.
b0 0
b0 5
11
#15000
b1 >
1*
#16000
0*
1+
#17000
1"
0$
b0 >
1*
#18000
0*
0.
01
0+
#19000
0"
1*
#20000
0*
