ARM GAS  /tmp/cchrzFwS.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"ht32f1xxxx_board_01.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text._HT32F_DVB_ClockConfig,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	_HT32F_DVB_ClockConfig:
  24              	.LVL0:
  25              	.LFB75:
  26              		.file 1 "Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c"
   1:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
   2:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @file    ht32f1xxxx_board_01.c
   3:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @version $Rev:: 1802         $
   4:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @date    $Date:: 2019-08-24 #$
   5:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief   This file provides firmware functions to manage LEDs, push-buttons
   6:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *          and COM ports and is available on HT32F1xxxx board.
   7:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
   8:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @attention
   9:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *
  10:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * Firmware Disclaimer Information
  11:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *
  12:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * 1. The customer hereby acknowledges and agrees that the program technical documentation, includi
  13:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    code, which is supplied by Holtek Semiconductor Inc., (hereinafter referred to as "HOLTEK") i
  14:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    proprietary and confidential intellectual property of HOLTEK, and is protected by copyright l
  15:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    other intellectual property laws.
  16:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *
  17:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * 2. The customer hereby acknowledges and agrees that the program technical documentation, includi
  18:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    code, is confidential information belonging to HOLTEK, and must not be disclosed to any third
  19:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    other than HOLTEK and the customer.
  20:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *
  21:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * 3. The program technical documentation, including the code, is provided "as is" and for customer
  22:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    only. After delivery by HOLTEK, the customer shall use the program technical documentation, i
  23:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    the code, at their own risk. HOLTEK disclaims any expressed, implied or statutory warranties,
  24:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    the warranties of merchantability, satisfactory quality and fitness for a particular purpose.
  25:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *
  26:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * <h2><center>Copyright (C) Holtek Semiconductor Inc. All rights reserved</center></h2>
  27:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
  28:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  29:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** // Supported Device
  30:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** // ========================================
  31:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** //   HT32F1653, HT32F1654
  32:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** //   HT32F1655, HT32F1656
ARM GAS  /tmp/cchrzFwS.s 			page 2


  33:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** //   HT32F12345
  34:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** //   HT32F12365, HT32F12366
  35:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** //   HT32F22366
  36:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  37:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /* Includes ---------------------------------------------------------------------------------------
  38:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** #include "ht32_board.h"
  39:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  40:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @addtogroup Utilities
  41:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
  42:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
  43:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  44:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @addtogroup HT32_Board
  45:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
  46:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
  47:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  48:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @defgroup HT32F1xxxx_BOARD HT32F1xxxx_BOARD
  49:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @brief Provides firmware functions to manage LEDs, push-buttons
  50:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   *        and COM ports and is available on HT32F1xxxx Starter kit/Development board.
  51:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
  52:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
  53:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  54:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  55:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /* Private types ----------------------------------------------------------------------------------
  56:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @defgroup HT32F1xxxx_BOARD_Private_TypesDefinitions HT32F1xxxx Board private types definitions
  57:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
  58:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
  59:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  60:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** typedef struct
  61:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
  62:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u8 ID;
  63:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u16 Pin;
  64:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   AFIO_MODE_Enum Mode;
  65:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** } HT32_Board_GPIO_TypeDef;
  66:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  67:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** typedef struct
  68:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
  69:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_USART_TypeDef* USARTx;
  70:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32_Board_GPIO_TypeDef Tx_IO;
  71:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32_Board_GPIO_TypeDef Rx_IO;
  72:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** } HT32_Board_COM_TypeDef;
  73:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  74:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**
  75:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @}
  76:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
  77:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  78:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /* Private function prototypes --------------------------------------------------------------------
  79:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** static void _HT32F_DVB_ClockConfig(u32 GpioId);
  80:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  81:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /* Global variables -------------------------------------------------------------------------------
  82:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @defgroup HT32F1xxxx_BOARD_Global_Variable HT32F1xxxx Board global variables
  83:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
  84:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
  85:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
  86:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* const GPIO_PORT[GPIO_PORT_NUM] = {
  87:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT_GPIOA,
  88:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT_GPIOB,
  89:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT_GPIOC,
ARM GAS  /tmp/cchrzFwS.s 			page 3


  90:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT_GPIOD,
  91:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #if (LIBCFG_GPIOE)
  92:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT_GPIOE,
  93:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #else
  94:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     0,
  95:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #endif
  96:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #if (LIBCFG_GPIOF)
  97:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT_GPIOF,
  98:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #else
  99:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     0,
 100:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #endif
 101:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   };
 102:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 103:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const u8 LED_GPIO_ID[LEDn] = {LED1_GPIO_ID, LED2_GPIO_ID, LED3_GPIO_ID};
 104:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const u16 LED_GPIO_PIN[LEDn] = {LED1_GPIO_PIN, LED2_GPIO_PIN, LED3_GPIO_PIN};
 105:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const AFIO_MODE_Enum LED_AFIO_MODE[LEDn] = {LED1_AFIO_MODE, LED2_AFIO_MODE, LED3_AFIO_MODE};
 106:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 107:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const u8 BUTTON_GPIO_ID[BUTTONn] = {WAKEUP_BUTTON_GPIO_ID, KEY1_BUTTON_GPIO_ID, KEY2_BUTTON_GPIO_
 108:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const u16 BUTTON_GPIO_PIN[BUTTONn] = {WAKEUP_BUTTON_GPIO_PIN, KEY1_BUTTON_GPIO_PIN, KEY2_BUTTON_G
 109:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const AFIO_MODE_Enum BUTTON_AFIO_MODE[BUTTONn] = {
 110:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     WAKEUP_BUTTON_AFIO_MODE, KEY1_BUTTON_AFIO_MODE, KEY2_BUTTON_AFIO_MODE
 111:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   };
 112:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 113:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const u8 BUTTON_EXTI_CH[BUTTONn] = {
 114:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     WAKEUP_BUTTON_EXTI_CHANNEL, KEY1_BUTTON_EXTI_CHANNEL, KEY2_BUTTON_EXTI_CHANNEL
 115:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   };
 116:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 117:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const HT32_Board_COM_TypeDef gCOMInfo[COM_NUM] =
 118:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 119:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     {
 120:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       COM1_PORT,
 121:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       { COM1_TX_GPIO_ID, COM1_TX_AFIO_PIN, COM1_TX_AFIO_MODE },
 122:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       { COM1_RX_GPIO_ID, COM1_RX_AFIO_PIN, COM1_RX_AFIO_MODE },
 123:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     },
 124:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #if defined(COM2_PORT)
 125:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     {
 126:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       COM2_PORT,
 127:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       { COM2_TX_GPIO_ID, COM2_TX_AFIO_PIN, COM2_TX_AFIO_MODE },
 128:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       { COM2_RX_GPIO_ID, COM2_RX_AFIO_PIN, COM2_RX_AFIO_MODE },
 129:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     },
 130:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #endif
 131:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   };
 132:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 133:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**
 134:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @}
 135:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
 136:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 137:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /* Global functions -------------------------------------------------------------------------------
 138:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @defgroup HT32F1xxxx_BOARD_Global_Functions HT32F1xxxx Board global functions
 139:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
 140:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
 141:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 142:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Configures LED GPIO.
 143:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param HT_LEDn: Specifies the LED to be configured. This parameter can be one of the following v
 144:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED1
 145:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED2
 146:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED3
ARM GAS  /tmp/cchrzFwS.s 			page 4


 147:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @retval None
 148:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 149:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_LEDInit(LED_TypeDef HT_LEDn)
 150:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 151:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 bGpioId = LED_GPIO_ID[HT_LEDn];
 152:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 uGPIOPin = LED_GPIO_PIN[HT_LEDn];
 153:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   AFIO_MODE_Enum uGPIOMode = LED_AFIO_MODE[HT_LEDn];
 154:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* GPIOx = GPIO_PORT[bGpioId];
 155:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 156:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Enable the GPIO_LED Clock                                                                     
 157:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Enable the AFIO Clock                                                                         
 158:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   _HT32F_DVB_ClockConfig(bGpioId);
 159:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 160:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Configure the AFIO mode                                                                       
 161:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(bGpioId, uGPIOPin, uGPIOMode);
 162:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 163:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* LED is off by default                                                                         
 164:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_LEDOff(HT_LEDn);
 165:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 166:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Configure the GPIO pin                                                                        
 167:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PullResistorConfig(GPIOx, uGPIOPin, GPIO_PR_DISABLE);
 168:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_DriveConfig(GPIOx, uGPIOPin, GPIO_DV_8MA);
 169:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_DirectionConfig(GPIOx, uGPIOPin, GPIO_DIR_OUT);
 170:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 171:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 172:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 173:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Turns selected LED On.
 174:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param HT_LEDn: Specifies the LED to be configured. This parameter can be one of the following v
 175:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED1
 176:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED2
 177:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED3
 178:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @retval None
 179:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 180:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_LEDOn(LED_TypeDef HT_LEDn)
 181:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 182:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (LED_ACTIVE_LEVEL == 0)
 183:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PORT[LED_GPIO_ID[HT_LEDn]]->RR = LED_GPIO_PIN[HT_LEDn];
 184:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 185:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PORT[LED_GPIO_ID[HT_LEDn]]->SRR = LED_GPIO_PIN[HT_LEDn];
 186:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 187:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 188:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 189:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 190:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Turns selected LED Off.
 191:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param HT_LEDn: Specifies the LED to be configured. This parameter can be one of the following v
 192:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED1
 193:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED2
 194:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED3
 195:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @retval None
 196:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 197:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_LEDOff(LED_TypeDef HT_LEDn)
 198:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 199:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (LED_ACTIVE_LEVEL == 0)
 200:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PORT[LED_GPIO_ID[HT_LEDn]]->SRR = LED_GPIO_PIN[HT_LEDn];
 201:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 202:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PORT[LED_GPIO_ID[HT_LEDn]]->RR = LED_GPIO_PIN[HT_LEDn];
 203:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
ARM GAS  /tmp/cchrzFwS.s 			page 5


 204:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 205:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 206:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 207:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Toggles the selected LED.
 208:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param HT_LEDn: Specifies the LED to be configured. This parameter can be one of the following v
 209:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED1
 210:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED2
 211:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *    @arg HT_LED3
 212:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @retval None
 213:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 214:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_LEDToggle(LED_TypeDef HT_LEDn)
 215:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PORT[LED_GPIO_ID[HT_LEDn]]->DOUTR ^= LED_GPIO_PIN[HT_LEDn];
 217:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 218:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 219:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 220:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Configures Button GPIO and EXTI.
 221:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  BUTTON_x: Specifies the Button to be configured.
 222:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *   This parameter can be one of following parameters:
 223:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_WAKEUP: Wakeup Push Button
 224:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_KEY1: Key1 Push Button
 225:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_KEY2: Key2 Push Button
 226:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  BUTTON_MODE_x: Specifies Button mode.
 227:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *   This parameter can be one of following parameters:
 228:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO
 229:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI channel with interrupt generation ca
 230:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_MODE_WEAK_UP: Button will be connected to WEAK_UP channel
 231:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @retval None
 232:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 233:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_PBInit(BUTTON_TypeDef BUTTON_x, BUTTON_MODE_TypeDef BUTTON_MODE_x)
 234:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 235:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 bGpioId  = BUTTON_GPIO_ID[BUTTON_x];
 236:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 uGpioPin = BUTTON_GPIO_PIN[BUTTON_x];
 237:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* GPIOx = GPIO_PORT[bGpioId];
 238:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 239:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Enable the GPIO Clock                                                                         
 240:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Enable the AFIO Clock                                                                         
 241:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   _HT32F_DVB_ClockConfig(bGpioId);
 242:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 243:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Configure Button pin as input floating                                                        
 244:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(bGpioId, uGpioPin, BUTTON_AFIO_MODE[BUTTON_x]);
 245:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PullResistorConfig(GPIOx, uGpioPin, GPIO_PR_DISABLE);
 246:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_DirectionConfig(GPIOx, uGpioPin, GPIO_DIR_IN);
 247:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_InputConfig(GPIOx, uGpioPin, ENABLE);
 248:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 249:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   if (BUTTON_MODE_x == BUTTON_MODE_EXTI)
 250:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 251:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitTypeDef EXTI_InitStruct = {0};
 252:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 253:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 254:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Enable the EXTI Clock                                                                       
 255:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCUClock.Bit.EXTI       = 1;
 256:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig(CKCUClock, ENABLE);
 257:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 258:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Connect Button EXTI Channel to Button GPIO Pin                                              
 259:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     AFIO_EXTISourceConfig((AFIO_EXTI_CH_Enum)BUTTON_EXTI_CH[BUTTON_x], (AFIO_ESS_Enum)bGpioId);
 260:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
ARM GAS  /tmp/cchrzFwS.s 			page 6


 261:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Configure button EXTI Line on falling edge                                                  
 262:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_Channel = BUTTON_EXTI_CH[BUTTON_x];
 263:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_Debounce = EXTI_DEBOUNCE_DISABLE;
 264:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_DebounceCnt = 0;
 265:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_IntType = (BUTTON_x == BUTTON_WAKEUP) ? EXTI_POSITIVE_EDGE : EXTI_NEGATIVE
 266:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_Init(&EXTI_InitStruct);
 267:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 268:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Enable Button EXTI Interrupt                                                                
 269:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_IntConfig(BUTTON_EXTI_CH[BUTTON_x], ENABLE);
 270:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     NVIC_EnableIRQ((IRQn_Type)(EXTI0_IRQn + BUTTON_EXTI_CH[BUTTON_x]));
 271:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 272:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if !(LIBCFC_WEAK_AF1)
 273:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   else if (BUTTON_MODE_x == BUTTON_MODE_WEAK_UP)
 274:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 275:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT32F_DVB_GPxConfig(bGpioId, uGpioPin, AFIO_FUN_SYSTEM);
 276:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 277:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 278:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 279:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 280:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 281:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Returns the selected Button state.
 282:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  BUTTON_x: Specifies the Button to be configured.
 283:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *   This parameter can be one of following parameters:
 284:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_WAKEUP: Wakeup Push Button
 285:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_KEY1: Key1 Push Button
 286:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg BUTTON_KEY2: Key2 Push Button
 287:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @return The Button GPIO pin value.
 288:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 289:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** u32 HT32F_DVB_PBGetState(BUTTON_TypeDef BUTTON_x)
 290:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 291:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   return GPIO_ReadInBit(GPIO_PORT[BUTTON_GPIO_ID[BUTTON_x]], BUTTON_GPIO_PIN[BUTTON_x]);
 292:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 293:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 294:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 295:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Configures COM port.
 296:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  COMn: Specifies the COM port to be configured.
 297:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *   This parameter can be one of following parameters:
 298:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg COM1
 299:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *     @arg COM2
 300:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param USART_InitStructure: Pointer to a USART_InitTypeDef structure that contains the configura
 301:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *        information for the specified USART peripheral.
 302:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @return None
 303:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 304:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_COMInit(COM_TypeDef COMn, USART_InitTypeDef* USART_InitStructure)
 305:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 306:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const HT32_Board_COM_TypeDef *COMInfo = &gCOMInfo[COMn];
 307:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 308:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 309:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Enable the AFIO Clock                                                                         
 310:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Enable USART clock                                                                            
 311:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if defined(COM2_PORT)
 312:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   (COMn == COM1) ? (COM1_CLK(CKCUClock) = 1) : (COM2_CLK(CKCUClock) = 1);
 313:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 314:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   COM1_CLK(CKCUClock) = 1;
 315:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 316:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.AFIO       = 1;
 317:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig(CKCUClock, ENABLE);
ARM GAS  /tmp/cchrzFwS.s 			page 7


 318:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 319:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Configure USART Tx/Rx as alternate function                                                   
 320:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(COMInfo->Tx_IO.ID, COMInfo->Tx_IO.Pin, COMInfo->Tx_IO.Mode);
 321:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(COMInfo->Rx_IO.ID, COMInfo->Rx_IO.Pin, COMInfo->Rx_IO.Mode);
 322:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 323:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* USART configuration                                                                           
 324:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   USART_Init(COMInfo->USARTx, USART_InitStructure);
 325:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 326:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* USART Tx enable                                                                               
 327:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   USART_TxCmd(COMInfo->USARTx, ENABLE);
 328:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* USART Rx enable                                                                               
 329:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   USART_RxCmd(COMInfo->USARTx, ENABLE);
 330:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 331:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (RETARGET_INT_MODE == 1)
 332:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   USART_TXTLConfig(COMInfo->USARTx, USART_TXTL_00);
 333:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   //USART_RXTLConfig(COMInfo->USARTx, USART_RXTL_01);
 334:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   //USART_IntConfig(COMInfo->USARTx, USART_INT_RXDR, ENABLE);
 335:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   NVIC_EnableIRQ(RETARGET_UART_IRQn);
 336:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 337:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 338:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 339:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** #ifndef BOARD_DISABLE_BUZZER
 340:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 341:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Init BUZZER.
 342:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  hFreq: the PWM frequency of buzzer to be configured.
 343:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *   This parameter can be 1 ~ 6000 (Unit: Hz).
 344:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  bDuty: the PWM duty of buzzer to be configured.
 345:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  *   This parameter can be 0 ~ 100 (Unit: %).
 346:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  mode: 0 for init, 1 for config.
 347:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @return None
 348:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 349:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_BuzzerFun(u16 hFreq, u8 bDuty, u32 mode)
 350:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 351:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_ClocksTypeDef Clocks;
 352:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_TimeBaseInitTypeDef TimeBaseInit = {0};
 353:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_OutputInitTypeDef OutInit;
 354:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 wCRR = 0, wPSCR = 0, wCHCCR = 0;
 355:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 356:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 357:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_GetClocksFrequency(&Clocks);
 358:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Compute CRR and PSCR value                                                                    
 359:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   wCRR = (Clocks.HCLK_Freq / hFreq) - 1;
 360:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   while ((wCRR / (wPSCR + 1)) > 0xFFFF)
 361:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 362:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     wPSCR++;
 363:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 364:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   wCRR = wCRR / (wPSCR + 1);
 365:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   wCHCCR = ((wCRR + 1) * (100 - bDuty)) / 100;
 366:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 367:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   if (mode == 0)
 368:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 369:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 370:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Reset buzzer Timer                                                                          
 371:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_DeInit(BUZZER_TM);
 372:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 373:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Enable Timer Clock of BUZZER                                                                
 374:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM_CLK(CKCUClock)    = 1;
ARM GAS  /tmp/cchrzFwS.s 			page 8


 375:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_GPIO_CLK(CKCUClock)  = 1;
 376:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCUClock.Bit.AFIO          = 1;
 377:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig(CKCUClock, ENABLE);
 378:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 379:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Configure the BUZZER_GPIO_PIN as Timer channel output AFIO function                         
 380:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     HT32F_DVB_GPxConfig(BUZZER_GPIO_ID, BUZZER_AFIO_PIN, BUZZER_AFIO_MODE);
 381:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     GPIO_DriveConfig(GPIO_PORT[BUZZER_GPIO_ID], BUZZER_AFIO_PIN, GPIO_DV_8MA);
 382:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 383:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Init BUZZER Timer time-base                                                                 
 384:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_TimeBaseStructInit(&TimeBaseInit);
 385:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.CounterMode = TM_CNT_MODE_UP;
 386:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.CounterReload = wCRR;
 387:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.Prescaler = wPSCR;
 388:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.PSCReloadTime = TM_PSC_RLD_IMMEDIATE;
 389:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_TimeBaseInit(BUZZER_TM, &TimeBaseInit);
 390:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 391:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Clear Update Event 1 Interrupt flag                                                         
 392:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_ClearFlag(BUZZER_TM, TM_FLAG_UEV);
 393:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 394:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Init BUZZER Timer Channel x to output PWM waveform with 33% duty                            
 395:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_OutputStructInit(&OutInit);
 396:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Channel = BUZZER_TM_CHANNEL;
 397:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.OutputMode = TM_OM_PWM2;
 398:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Control = TM_CHCTL_DISABLE;
 399:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Polarity = TM_CHP_NONINVERTED;
 400:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Compare = wCHCCR;
 401:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_OutputInit(BUZZER_TM, &OutInit);
 402:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 403:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Enable CHCCR and CRR preload function                                                       
 404:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_CHCCRPreloadConfig(BUZZER_TM, BUZZER_TM_CHANNEL, ENABLE);
 405:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_CRRPreloadCmd(BUZZER_TM, ENABLE);
 406:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #if (!LIBCFG_NO_MCTM0)
 407:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     if (BUZZER_TM == HT_MCTM0 || BUZZER_TM == HT_MCTM1)
 408:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     {
 409:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       /* BUZZER Timer Channel Main Output enable                                                   
 410:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****       MCTM_CHMOECmd(BUZZER_TM, ENABLE);
 411:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     }
 412:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #endif
 413:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     /* Enable BUZZER Timer                                                                         
 414:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_Cmd(BUZZER_TM, ENABLE);
 415:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 416:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   else
 417:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 418:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     vu32 *pCHxCCR = ((vu32*)&BUZZER_TM->CH0CCR) + BUZZER_TM_CHANNEL;
 419:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_UpdateCmd(BUZZER_TM, DISABLE);
 420:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM->CRR = wCRR;
 421:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM->PSCR = wPSCR;
 422:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     *pCHxCCR = wCHCCR;
 423:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_UpdateCmd(BUZZER_TM, ENABLE);
 424:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 425:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 426:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 427:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 428:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Configure BUZZER PWM Frequency and Duty.
 429:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param Control: This parameter can be ENABLE or DISABLE.
 430:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @return None
 431:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
ARM GAS  /tmp/cchrzFwS.s 			page 9


 432:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** void HT32F_DVB_BuzzerOutputCmd(ControlStatus Control)
 433:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
 434:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_ChannelConfig(BUZZER_TM, BUZZER_TM_CHANNEL, (TM_CHCTL_Enum) Control);
 435:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 436:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** #endif
 437:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**
 438:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @}
 439:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
 440:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 441:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /* Private functions ------------------------------------------------------------------------------
 442:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /** @defgroup HT32F1xxxx_BOARD_Private_Functions HT32F1xxxx Board private functions
 443:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   * @{
 444:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   */
 445:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** /**************************************************************************************************
 446:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @brief Enable GPIO and AFIO Clock.
 447:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @param  GpioId: Specifies the GPIO ID.
 448:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  * @retval None
 449:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****  **************************************************************************************************
 450:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** static void _HT32F_DVB_ClockConfig(u32 GpioId)
 451:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** {
  27              		.loc 1 451 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 451 1 is_stmt 0 view .LVU1
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 32
 452:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
  39              		.loc 1 452 3 is_stmt 1 view .LVU2
  40              		.loc 1 452 33 is_stmt 0 view .LVU3
  41 0004 03A9     		add	r1, sp, #12
  42 0006 0023     		movs	r3, #0
  43 0008 0393     		str	r3, [sp, #12]
  44 000a 0493     		str	r3, [sp, #16]
  45 000c 0593     		str	r3, [sp, #20]
 453:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u8 RegCK[GPIO_PORT_NUM] = {0};
  46              		.loc 1 453 3 is_stmt 1 view .LVU4
  47              		.loc 1 453 6 is_stmt 0 view .LVU5
  48 000e 0193     		str	r3, [sp, #4]
 454:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   RegCK[GpioId] = 1;
  49              		.loc 1 454 3 is_stmt 1 view .LVU6
  50              		.loc 1 454 17 is_stmt 0 view .LVU7
  51 0010 06AB     		add	r3, sp, #24
  52 0012 1844     		add	r0, r0, r3
  53              	.LVL1:
  54              		.loc 1 454 17 view .LVU8
  55 0014 0123     		movs	r3, #1
  56 0016 00F8143C 		strb	r3, [r0, #-20]
 455:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 456:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.PA         = RegCK[0];
  57              		.loc 1 456 3 is_stmt 1 view .LVU9
  58              		.loc 1 456 35 is_stmt 0 view .LVU10
ARM GAS  /tmp/cchrzFwS.s 			page 10


  59 001a 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 457:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.PB         = RegCK[1];
  60              		.loc 1 457 3 is_stmt 1 view .LVU11
  61              		.loc 1 457 35 is_stmt 0 view .LVU12
  62 001e 9DF80500 		ldrb	r0, [sp, #5]	@ zero_extendqisi2
  63              		.loc 1 457 28 view .LVU13
  64 0022 1A40     		ands	r2, r2, r3
  65 0024 60F34102 		bfi	r2, r0, #1, #1
 458:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.PC         = RegCK[2];
  66              		.loc 1 458 3 is_stmt 1 view .LVU14
  67              		.loc 1 458 35 is_stmt 0 view .LVU15
  68 0028 9DF80600 		ldrb	r0, [sp, #6]	@ zero_extendqisi2
  69              		.loc 1 458 28 view .LVU16
  70 002c 60F38202 		bfi	r2, r0, #2, #1
 459:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.PD         = RegCK[3];
  71              		.loc 1 459 3 is_stmt 1 view .LVU17
  72              		.loc 1 459 35 is_stmt 0 view .LVU18
  73 0030 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
  74              		.loc 1 459 28 view .LVU19
  75 0034 60F3C302 		bfi	r2, r0, #3, #1
  76 0038 8DF80E20 		strb	r2, [sp, #14]
 460:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (LIBCFG_GPIOE)
 461:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.PE         = RegCK[4];
 462:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 463:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (LIBCFG_GPIOF)
 464:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.PF         = RegCK[5];
 465:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 466:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCUClock.Bit.AFIO       = 1;
  77              		.loc 1 466 3 is_stmt 1 view .LVU20
  78              		.loc 1 466 28 is_stmt 0 view .LVU21
  79 003c 4022     		movs	r2, #64
  80 003e 8DF81120 		strb	r2, [sp, #17]
 467:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig(CKCUClock, ENABLE);
  81              		.loc 1 467 3 is_stmt 1 view .LVU22
  82 0042 07C9     		ldm	r1, {r0, r1, r2}
  83 0044 FFF7FEFF 		bl	CKCU_PeripClockConfig
  84              	.LVL2:
 468:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
  85              		.loc 1 468 1 is_stmt 0 view .LVU23
  86 0048 07B0     		add	sp, sp, #28
  87              	.LCFI2:
  88              		.cfi_def_cfa_offset 4
  89              		@ sp needed
  90 004a 5DF804FB 		ldr	pc, [sp], #4
  91              		.cfi_endproc
  92              	.LFE75:
  94              		.section	.text.HT32F_DVB_LEDOn,"ax",%progbits
  95              		.align	1
  96              		.global	HT32F_DVB_LEDOn
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu softvfp
 102              	HT32F_DVB_LEDOn:
 103              	.LVL3:
 104              	.LFB67:
 181:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (LED_ACTIVE_LEVEL == 0)
ARM GAS  /tmp/cchrzFwS.s 			page 11


 105              		.loc 1 181 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 183:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 110              		.loc 1 183 3 view .LVU25
 183:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 111              		.loc 1 183 24 is_stmt 0 view .LVU26
 112 0000 044B     		ldr	r3, .L4
 113 0002 1A5C     		ldrb	r2, [r3, r0]	@ zero_extendqisi2
 183:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 114              		.loc 1 183 12 view .LVU27
 115 0004 044B     		ldr	r3, .L4+4
 116 0006 53F82230 		ldr	r3, [r3, r2, lsl #2]
 183:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 117              		.loc 1 183 53 view .LVU28
 118 000a 044A     		ldr	r2, .L4+8
 119 000c 32F81020 		ldrh	r2, [r2, r0, lsl #1]
 183:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 120              		.loc 1 183 39 view .LVU29
 121 0010 9A62     		str	r2, [r3, #40]
 187:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 122              		.loc 1 187 1 view .LVU30
 123 0012 7047     		bx	lr
 124              	.L5:
 125              		.align	2
 126              	.L4:
 127 0014 00000000 		.word	.LANCHOR0
 128 0018 00000000 		.word	.LANCHOR1
 129 001c 00000000 		.word	.LANCHOR2
 130              		.cfi_endproc
 131              	.LFE67:
 133              		.section	.text.HT32F_DVB_LEDOff,"ax",%progbits
 134              		.align	1
 135              		.global	HT32F_DVB_LEDOff
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 139              		.fpu softvfp
 141              	HT32F_DVB_LEDOff:
 142              	.LVL4:
 143              	.LFB68:
 198:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #if (LED_ACTIVE_LEVEL == 0)
 144              		.loc 1 198 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 0
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		@ link register save eliminated.
 200:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 149              		.loc 1 200 3 view .LVU32
 200:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 150              		.loc 1 200 24 is_stmt 0 view .LVU33
 151 0000 044B     		ldr	r3, .L7
 152 0002 1A5C     		ldrb	r2, [r3, r0]	@ zero_extendqisi2
 200:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 153              		.loc 1 200 12 view .LVU34
ARM GAS  /tmp/cchrzFwS.s 			page 12


 154 0004 044B     		ldr	r3, .L7+4
 155 0006 53F82230 		ldr	r3, [r3, r2, lsl #2]
 200:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 156              		.loc 1 200 54 view .LVU35
 157 000a 044A     		ldr	r2, .L7+8
 158 000c 32F81020 		ldrh	r2, [r2, r0, lsl #1]
 200:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #else
 159              		.loc 1 200 40 view .LVU36
 160 0010 5A62     		str	r2, [r3, #36]
 204:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 161              		.loc 1 204 1 view .LVU37
 162 0012 7047     		bx	lr
 163              	.L8:
 164              		.align	2
 165              	.L7:
 166 0014 00000000 		.word	.LANCHOR0
 167 0018 00000000 		.word	.LANCHOR1
 168 001c 00000000 		.word	.LANCHOR2
 169              		.cfi_endproc
 170              	.LFE68:
 172              		.section	.text.HT32F_DVB_LEDInit,"ax",%progbits
 173              		.align	1
 174              		.global	HT32F_DVB_LEDInit
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 178              		.fpu softvfp
 180              	HT32F_DVB_LEDInit:
 181              	.LVL5:
 182              	.LFB66:
 150:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 bGpioId = LED_GPIO_ID[HT_LEDn];
 183              		.loc 1 150 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 150:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 bGpioId = LED_GPIO_ID[HT_LEDn];
 187              		.loc 1 150 1 is_stmt 0 view .LVU39
 188 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 189              	.LCFI3:
 190              		.cfi_def_cfa_offset 24
 191              		.cfi_offset 4, -24
 192              		.cfi_offset 5, -20
 193              		.cfi_offset 6, -16
 194              		.cfi_offset 7, -12
 195              		.cfi_offset 8, -8
 196              		.cfi_offset 14, -4
 197 0004 0446     		mov	r4, r0
 151:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 uGPIOPin = LED_GPIO_PIN[HT_LEDn];
 198              		.loc 1 151 3 is_stmt 1 view .LVU40
 151:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 uGPIOPin = LED_GPIO_PIN[HT_LEDn];
 199              		.loc 1 151 28 is_stmt 0 view .LVU41
 200 0006 134B     		ldr	r3, .L11
 201 0008 1F5C     		ldrb	r7, [r3, r0]	@ zero_extendqisi2
 202              	.LVL6:
 152:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   AFIO_MODE_Enum uGPIOMode = LED_AFIO_MODE[HT_LEDn];
 203              		.loc 1 152 3 is_stmt 1 view .LVU42
 152:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   AFIO_MODE_Enum uGPIOMode = LED_AFIO_MODE[HT_LEDn];
ARM GAS  /tmp/cchrzFwS.s 			page 13


 204              		.loc 1 152 30 is_stmt 0 view .LVU43
 205 000a 134B     		ldr	r3, .L11+4
 206 000c 33F81050 		ldrh	r5, [r3, r0, lsl #1]
 207              	.LVL7:
 153:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* GPIOx = GPIO_PORT[bGpioId];
 208              		.loc 1 153 3 is_stmt 1 view .LVU44
 153:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* GPIOx = GPIO_PORT[bGpioId];
 209              		.loc 1 153 18 is_stmt 0 view .LVU45
 210 0010 124B     		ldr	r3, .L11+8
 211 0012 13F80080 		ldrb	r8, [r3, r0]	@ zero_extendqisi2
 212              	.LVL8:
 154:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 213              		.loc 1 154 3 is_stmt 1 view .LVU46
 154:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 214              		.loc 1 154 20 is_stmt 0 view .LVU47
 215 0016 124B     		ldr	r3, .L11+12
 216 0018 53F82760 		ldr	r6, [r3, r7, lsl #2]
 217              	.LVL9:
 158:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 218              		.loc 1 158 3 is_stmt 1 view .LVU48
 219 001c 3846     		mov	r0, r7
 220              	.LVL10:
 158:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 221              		.loc 1 158 3 is_stmt 0 view .LVU49
 222 001e FFF7FEFF 		bl	_HT32F_DVB_ClockConfig
 223              	.LVL11:
 161:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 224              		.loc 1 161 3 is_stmt 1 view .LVU50
 225 0022 4246     		mov	r2, r8
 226 0024 2946     		mov	r1, r5
 227 0026 3846     		mov	r0, r7
 228 0028 FFF7FEFF 		bl	AFIO_GPxConfig
 229              	.LVL12:
 164:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 230              		.loc 1 164 3 view .LVU51
 231 002c 2046     		mov	r0, r4
 232 002e FFF7FEFF 		bl	HT32F_DVB_LEDOff
 233              	.LVL13:
 167:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_DriveConfig(GPIOx, uGPIOPin, GPIO_DV_8MA);
 234              		.loc 1 167 3 view .LVU52
 235 0032 0222     		movs	r2, #2
 236 0034 2946     		mov	r1, r5
 237 0036 3046     		mov	r0, r6
 238 0038 FFF7FEFF 		bl	GPIO_PullResistorConfig
 239              	.LVL14:
 168:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_DirectionConfig(GPIOx, uGPIOPin, GPIO_DIR_OUT);
 240              		.loc 1 168 3 view .LVU53
 241 003c 0122     		movs	r2, #1
 242 003e 2946     		mov	r1, r5
 243 0040 3046     		mov	r0, r6
 244 0042 FFF7FEFF 		bl	GPIO_DriveConfig
 245              	.LVL15:
 169:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 246              		.loc 1 169 3 view .LVU54
 247 0046 0122     		movs	r2, #1
 248 0048 2946     		mov	r1, r5
 249 004a 3046     		mov	r0, r6
ARM GAS  /tmp/cchrzFwS.s 			page 14


 250 004c FFF7FEFF 		bl	GPIO_DirectionConfig
 251              	.LVL16:
 170:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 252              		.loc 1 170 1 is_stmt 0 view .LVU55
 253 0050 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 254              	.LVL17:
 255              	.L12:
 170:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 256              		.loc 1 170 1 view .LVU56
 257              		.align	2
 258              	.L11:
 259 0054 00000000 		.word	.LANCHOR0
 260 0058 00000000 		.word	.LANCHOR2
 261 005c 00000000 		.word	.LANCHOR3
 262 0060 00000000 		.word	.LANCHOR1
 263              		.cfi_endproc
 264              	.LFE66:
 266              		.section	.text.HT32F_DVB_LEDToggle,"ax",%progbits
 267              		.align	1
 268              		.global	HT32F_DVB_LEDToggle
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu softvfp
 274              	HT32F_DVB_LEDToggle:
 275              	.LVL18:
 276              	.LFB69:
 215:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PORT[LED_GPIO_ID[HT_LEDn]]->DOUTR ^= LED_GPIO_PIN[HT_LEDn];
 277              		.loc 1 215 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 282              		.loc 1 216 3 view .LVU58
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 283              		.loc 1 216 24 is_stmt 0 view .LVU59
 284 0000 054B     		ldr	r3, .L14
 285 0002 1A5C     		ldrb	r2, [r3, r0]	@ zero_extendqisi2
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 286              		.loc 1 216 12 view .LVU60
 287 0004 054B     		ldr	r3, .L14+4
 288 0006 53F82220 		ldr	r2, [r3, r2, lsl #2]
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 289              		.loc 1 216 42 view .LVU61
 290 000a 136A     		ldr	r3, [r2, #32]
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 291              		.loc 1 216 57 view .LVU62
 292 000c 0449     		ldr	r1, .L14+8
 293 000e 31F81010 		ldrh	r1, [r1, r0, lsl #1]
 216:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 294              		.loc 1 216 42 view .LVU63
 295 0012 4B40     		eors	r3, r3, r1
 296 0014 1362     		str	r3, [r2, #32]
 217:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 297              		.loc 1 217 1 view .LVU64
 298 0016 7047     		bx	lr
ARM GAS  /tmp/cchrzFwS.s 			page 15


 299              	.L15:
 300              		.align	2
 301              	.L14:
 302 0018 00000000 		.word	.LANCHOR0
 303 001c 00000000 		.word	.LANCHOR1
 304 0020 00000000 		.word	.LANCHOR2
 305              		.cfi_endproc
 306              	.LFE69:
 308              		.section	.text.HT32F_DVB_PBInit,"ax",%progbits
 309              		.align	1
 310              		.global	HT32F_DVB_PBInit
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu softvfp
 316              	HT32F_DVB_PBInit:
 317              	.LVL19:
 318              	.LFB70:
 234:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 bGpioId  = BUTTON_GPIO_ID[BUTTON_x];
 319              		.loc 1 234 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 24
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 234:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 bGpioId  = BUTTON_GPIO_ID[BUTTON_x];
 323              		.loc 1 234 1 is_stmt 0 view .LVU66
 324 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 325              	.LCFI4:
 326              		.cfi_def_cfa_offset 24
 327              		.cfi_offset 4, -24
 328              		.cfi_offset 5, -20
 329              		.cfi_offset 6, -16
 330              		.cfi_offset 7, -12
 331              		.cfi_offset 8, -8
 332              		.cfi_offset 14, -4
 333 0004 86B0     		sub	sp, sp, #24
 334              	.LCFI5:
 335              		.cfi_def_cfa_offset 48
 336 0006 0446     		mov	r4, r0
 337 0008 0F46     		mov	r7, r1
 235:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 uGpioPin = BUTTON_GPIO_PIN[BUTTON_x];
 338              		.loc 1 235 3 is_stmt 1 view .LVU67
 235:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 uGpioPin = BUTTON_GPIO_PIN[BUTTON_x];
 339              		.loc 1 235 32 is_stmt 0 view .LVU68
 340 000a 2C4B     		ldr	r3, .L22
 341 000c 1E5C     		ldrb	r6, [r3, r0]	@ zero_extendqisi2
 342              	.LVL20:
 236:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* GPIOx = GPIO_PORT[bGpioId];
 343              		.loc 1 236 3 is_stmt 1 view .LVU69
 236:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT_GPIO_TypeDef* GPIOx = GPIO_PORT[bGpioId];
 344              		.loc 1 236 33 is_stmt 0 view .LVU70
 345 000e 2C4B     		ldr	r3, .L22+4
 346 0010 33F81050 		ldrh	r5, [r3, r0, lsl #1]
 347              	.LVL21:
 237:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 348              		.loc 1 237 3 is_stmt 1 view .LVU71
 237:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 349              		.loc 1 237 20 is_stmt 0 view .LVU72
ARM GAS  /tmp/cchrzFwS.s 			page 16


 350 0014 2B4B     		ldr	r3, .L22+8
 351 0016 53F82680 		ldr	r8, [r3, r6, lsl #2]
 352              	.LVL22:
 241:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 353              		.loc 1 241 3 is_stmt 1 view .LVU73
 354 001a 3046     		mov	r0, r6
 355              	.LVL23:
 241:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 356              		.loc 1 241 3 is_stmt 0 view .LVU74
 357 001c FFF7FEFF 		bl	_HT32F_DVB_ClockConfig
 358              	.LVL24:
 244:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_PullResistorConfig(GPIOx, uGpioPin, GPIO_PR_DISABLE);
 359              		.loc 1 244 3 is_stmt 1 view .LVU75
 360 0020 294B     		ldr	r3, .L22+12
 361 0022 1A5D     		ldrb	r2, [r3, r4]	@ zero_extendqisi2
 362 0024 2946     		mov	r1, r5
 363 0026 3046     		mov	r0, r6
 364 0028 FFF7FEFF 		bl	AFIO_GPxConfig
 365              	.LVL25:
 245:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_DirectionConfig(GPIOx, uGpioPin, GPIO_DIR_IN);
 366              		.loc 1 245 3 view .LVU76
 367 002c 0222     		movs	r2, #2
 368 002e 2946     		mov	r1, r5
 369 0030 4046     		mov	r0, r8
 370 0032 FFF7FEFF 		bl	GPIO_PullResistorConfig
 371              	.LVL26:
 246:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   GPIO_InputConfig(GPIOx, uGpioPin, ENABLE);
 372              		.loc 1 246 3 view .LVU77
 373 0036 0022     		movs	r2, #0
 374 0038 2946     		mov	r1, r5
 375 003a 4046     		mov	r0, r8
 376 003c FFF7FEFF 		bl	GPIO_DirectionConfig
 377              	.LVL27:
 247:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 378              		.loc 1 247 3 view .LVU78
 379 0040 0122     		movs	r2, #1
 380 0042 2946     		mov	r1, r5
 381 0044 4046     		mov	r0, r8
 382 0046 FFF7FEFF 		bl	GPIO_InputConfig
 383              	.LVL28:
 249:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 384              		.loc 1 249 3 view .LVU79
 249:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 385              		.loc 1 249 6 is_stmt 0 view .LVU80
 386 004a 012F     		cmp	r7, #1
 387 004c 02D0     		beq	.L21
 388              	.LVL29:
 389              	.L16:
 278:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 390              		.loc 1 278 1 view .LVU81
 391 004e 06B0     		add	sp, sp, #24
 392              	.LCFI6:
 393              		.cfi_remember_state
 394              		.cfi_def_cfa_offset 24
 395              		@ sp needed
 396 0050 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 397              	.LVL30:
ARM GAS  /tmp/cchrzFwS.s 			page 17


 398              	.L21:
 399              	.LCFI7:
 400              		.cfi_restore_state
 401              	.LBB5:
 251:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 402              		.loc 1 251 5 is_stmt 1 view .LVU82
 251:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 403              		.loc 1 251 22 is_stmt 0 view .LVU83
 404 0054 0027     		movs	r7, #0
 405 0056 0097     		str	r7, [sp]
 406 0058 0197     		str	r7, [sp, #4]
 407 005a 0297     		str	r7, [sp, #8]
 252:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 408              		.loc 1 252 5 is_stmt 1 view .LVU84
 252:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 409              		.loc 1 252 35 is_stmt 0 view .LVU85
 410 005c 03AA     		add	r2, sp, #12
 411 005e 0397     		str	r7, [sp, #12]
 412 0060 0497     		str	r7, [sp, #16]
 413 0062 0597     		str	r7, [sp, #20]
 255:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig(CKCUClock, ENABLE);
 414              		.loc 1 255 5 is_stmt 1 view .LVU86
 255:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig(CKCUClock, ENABLE);
 415              		.loc 1 255 30 is_stmt 0 view .LVU87
 416 0064 8023     		movs	r3, #128
 417 0066 8DF81130 		strb	r3, [sp, #17]
 256:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 418              		.loc 1 256 5 is_stmt 1 view .LVU88
 419 006a 0123     		movs	r3, #1
 420 006c 07CA     		ldm	r2, {r0, r1, r2}
 421 006e FFF7FEFF 		bl	CKCU_PeripClockConfig
 422              	.LVL31:
 259:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 423              		.loc 1 259 5 view .LVU89
 259:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 424              		.loc 1 259 60 is_stmt 0 view .LVU90
 425 0072 164B     		ldr	r3, .L22+16
 426 0074 1D5D     		ldrb	r5, [r3, r4]	@ zero_extendqisi2
 427              	.LVL32:
 259:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 428              		.loc 1 259 5 view .LVU91
 429 0076 3146     		mov	r1, r6
 430 0078 2846     		mov	r0, r5
 431 007a FFF7FEFF 		bl	AFIO_EXTISourceConfig
 432              	.LVL33:
 262:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_Debounce = EXTI_DEBOUNCE_DISABLE;
 433              		.loc 1 262 5 is_stmt 1 view .LVU92
 262:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_Debounce = EXTI_DEBOUNCE_DISABLE;
 434              		.loc 1 262 34 is_stmt 0 view .LVU93
 435 007e 0095     		str	r5, [sp]
 263:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_DebounceCnt = 0;
 436              		.loc 1 263 5 is_stmt 1 view .LVU94
 263:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_DebounceCnt = 0;
 437              		.loc 1 263 35 is_stmt 0 view .LVU95
 438 0080 8DF80470 		strb	r7, [sp, #4]
 264:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_IntType = (BUTTON_x == BUTTON_WAKEUP) ? EXTI_POSITIVE_EDGE : EXTI_NEGATIVE
 439              		.loc 1 264 5 is_stmt 1 view .LVU96
ARM GAS  /tmp/cchrzFwS.s 			page 18


 264:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_InitStruct.EXTI_IntType = (BUTTON_x == BUTTON_WAKEUP) ? EXTI_POSITIVE_EDGE : EXTI_NEGATIVE
 440              		.loc 1 264 38 is_stmt 0 view .LVU97
 441 0084 ADF80670 		strh	r7, [sp, #6]	@ movhi
 265:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_Init(&EXTI_InitStruct);
 442              		.loc 1 265 5 is_stmt 1 view .LVU98
 265:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_Init(&EXTI_InitStruct);
 443              		.loc 1 265 85 is_stmt 0 view .LVU99
 444 0088 ACB9     		cbnz	r4, .L19
 445 008a 0323     		movs	r3, #3
 446              	.L18:
 265:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_Init(&EXTI_InitStruct);
 447              		.loc 1 265 34 discriminator 4 view .LVU100
 448 008c 8DF80830 		strb	r3, [sp, #8]
 266:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 449              		.loc 1 266 5 is_stmt 1 discriminator 4 view .LVU101
 450 0090 6846     		mov	r0, sp
 451 0092 FFF7FEFF 		bl	EXTI_Init
 452              	.LVL34:
 269:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     NVIC_EnableIRQ((IRQn_Type)(EXTI0_IRQn + BUTTON_EXTI_CH[BUTTON_x]));
 453              		.loc 1 269 5 discriminator 4 view .LVU102
 454 0096 0121     		movs	r1, #1
 455 0098 2846     		mov	r0, r5
 456 009a FFF7FEFF 		bl	EXTI_IntConfig
 457              	.LVL35:
 270:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 458              		.loc 1 270 5 discriminator 4 view .LVU103
 270:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 459              		.loc 1 270 43 is_stmt 0 discriminator 4 view .LVU104
 460 009e 0835     		adds	r5, r5, #8
 270:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 461              		.loc 1 270 5 discriminator 4 view .LVU105
 462 00a0 6BB2     		sxtb	r3, r5
 463              	.LVL36:
 464              	.LBB6:
 465              	.LBI6:
 466              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V4.00
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     22. August 2014
   6:Drivers/CMSIS/Include/core_cm3.h ****  *
   7:Drivers/CMSIS/Include/core_cm3.h ****  * @note
   8:Drivers/CMSIS/Include/core_cm3.h ****  *
   9:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cm3.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cm3.h **** 
  12:Drivers/CMSIS/Include/core_cm3.h ****    All rights reserved.
  13:Drivers/CMSIS/Include/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cm3.h ****      to endorse or promote products derived from this software without
ARM GAS  /tmp/cchrzFwS.s 			page 19


  22:Drivers/CMSIS/Include/core_cm3.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cm3.h ****    *
  24:Drivers/CMSIS/Include/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/Include/core_cm3.h **** 
  37:Drivers/CMSIS/Include/core_cm3.h **** 
  38:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __ICCARM__ )
  39:Drivers/CMSIS/Include/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Drivers/CMSIS/Include/core_cm3.h **** #endif
  41:Drivers/CMSIS/Include/core_cm3.h **** 
  42:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:Drivers/CMSIS/Include/core_cm3.h **** 
  45:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  46:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  47:Drivers/CMSIS/Include/core_cm3.h **** #endif
  48:Drivers/CMSIS/Include/core_cm3.h **** 
  49:Drivers/CMSIS/Include/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Drivers/CMSIS/Include/core_cm3.h **** 
  52:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Drivers/CMSIS/Include/core_cm3.h **** 
  55:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:Drivers/CMSIS/Include/core_cm3.h **** 
  58:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:Drivers/CMSIS/Include/core_cm3.h ****  */
  61:Drivers/CMSIS/Include/core_cm3.h **** 
  62:Drivers/CMSIS/Include/core_cm3.h **** 
  63:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  64:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  65:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  66:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup Cortex_M3
  67:Drivers/CMSIS/Include/core_cm3.h ****   @{
  68:Drivers/CMSIS/Include/core_cm3.h ****  */
  69:Drivers/CMSIS/Include/core_cm3.h **** 
  70:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Drivers/CMSIS/Include/core_cm3.h **** 
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:Drivers/CMSIS/Include/core_cm3.h **** 
  78:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 20


  79:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __CC_ARM )
  80:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:Drivers/CMSIS/Include/core_cm3.h **** 
  84:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  85:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:Drivers/CMSIS/Include/core_cm3.h **** 
  89:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:Drivers/CMSIS/Include/core_cm3.h **** 
  94:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
  95:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:Drivers/CMSIS/Include/core_cm3.h **** 
  98:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
  99:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:Drivers/CMSIS/Include/core_cm3.h **** 
 103:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 104:Drivers/CMSIS/Include/core_cm3.h ****   #define __packed
 105:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:Drivers/CMSIS/Include/core_cm3.h **** 
 109:Drivers/CMSIS/Include/core_cm3.h **** #endif
 110:Drivers/CMSIS/Include/core_cm3.h **** 
 111:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
 113:Drivers/CMSIS/Include/core_cm3.h **** */
 114:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0
 115:Drivers/CMSIS/Include/core_cm3.h **** 
 116:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
 117:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:Drivers/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 120:Drivers/CMSIS/Include/core_cm3.h **** 
 121:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
 122:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:Drivers/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
 127:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
 128:Drivers/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 130:Drivers/CMSIS/Include/core_cm3.h **** 
 131:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 132:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:Drivers/CMSIS/Include/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 21


 136:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 140:Drivers/CMSIS/Include/core_cm3.h **** 
 141:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 145:Drivers/CMSIS/Include/core_cm3.h **** #endif
 146:Drivers/CMSIS/Include/core_cm3.h **** 
 147:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:Drivers/CMSIS/Include/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:Drivers/CMSIS/Include/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:Drivers/CMSIS/Include/core_cm3.h **** 
 151:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 152:Drivers/CMSIS/Include/core_cm3.h **** }
 153:Drivers/CMSIS/Include/core_cm3.h **** #endif
 154:Drivers/CMSIS/Include/core_cm3.h **** 
 155:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:Drivers/CMSIS/Include/core_cm3.h **** 
 157:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:Drivers/CMSIS/Include/core_cm3.h **** 
 159:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:Drivers/CMSIS/Include/core_cm3.h **** 
 162:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 163:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 164:Drivers/CMSIS/Include/core_cm3.h **** #endif
 165:Drivers/CMSIS/Include/core_cm3.h **** 
 166:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 167:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 169:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200
 170:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 172:Drivers/CMSIS/Include/core_cm3.h **** 
 173:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 174:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0
 175:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 177:Drivers/CMSIS/Include/core_cm3.h **** 
 178:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 182:Drivers/CMSIS/Include/core_cm3.h **** 
 183:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 187:Drivers/CMSIS/Include/core_cm3.h **** #endif
 188:Drivers/CMSIS/Include/core_cm3.h **** 
 189:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:Drivers/CMSIS/Include/core_cm3.h **** /**
 191:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 22


 193:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 195:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:Drivers/CMSIS/Include/core_cm3.h **** */
 197:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 198:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:Drivers/CMSIS/Include/core_cm3.h **** #else
 200:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:Drivers/CMSIS/Include/core_cm3.h **** #endif
 202:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:Drivers/CMSIS/Include/core_cm3.h **** 
 205:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 206:Drivers/CMSIS/Include/core_cm3.h **** 
 207:Drivers/CMSIS/Include/core_cm3.h **** 
 208:Drivers/CMSIS/Include/core_cm3.h **** 
 209:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 210:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 211:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 212:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 213:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 214:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 215:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 216:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 217:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 218:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 219:Drivers/CMSIS/Include/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:Drivers/CMSIS/Include/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:Drivers/CMSIS/Include/core_cm3.h **** */
 222:Drivers/CMSIS/Include/core_cm3.h **** 
 223:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:Drivers/CMSIS/Include/core_cm3.h ****     \brief  Core Register type definitions.
 226:Drivers/CMSIS/Include/core_cm3.h ****   @{
 227:Drivers/CMSIS/Include/core_cm3.h ****  */
 228:Drivers/CMSIS/Include/core_cm3.h **** 
 229:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:Drivers/CMSIS/Include/core_cm3.h ****  */
 231:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 232:Drivers/CMSIS/Include/core_cm3.h **** {
 233:Drivers/CMSIS/Include/core_cm3.h ****   struct
 234:Drivers/CMSIS/Include/core_cm3.h ****   {
 235:Drivers/CMSIS/Include/core_cm3.h **** #if (__CORTEX_M != 0x04)
 236:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 237:Drivers/CMSIS/Include/core_cm3.h **** #else
 238:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 239:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 240:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 241:Drivers/CMSIS/Include/core_cm3.h **** #endif
 242:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 243:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 244:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 245:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 246:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 247:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
ARM GAS  /tmp/cchrzFwS.s 			page 23


 250:Drivers/CMSIS/Include/core_cm3.h **** 
 251:Drivers/CMSIS/Include/core_cm3.h **** 
 252:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 253:Drivers/CMSIS/Include/core_cm3.h ****  */
 254:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 255:Drivers/CMSIS/Include/core_cm3.h **** {
 256:Drivers/CMSIS/Include/core_cm3.h ****   struct
 257:Drivers/CMSIS/Include/core_cm3.h ****   {
 258:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 260:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 261:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 262:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 263:Drivers/CMSIS/Include/core_cm3.h **** 
 264:Drivers/CMSIS/Include/core_cm3.h **** 
 265:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 266:Drivers/CMSIS/Include/core_cm3.h ****  */
 267:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 268:Drivers/CMSIS/Include/core_cm3.h **** {
 269:Drivers/CMSIS/Include/core_cm3.h ****   struct
 270:Drivers/CMSIS/Include/core_cm3.h ****   {
 271:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 272:Drivers/CMSIS/Include/core_cm3.h **** #if (__CORTEX_M != 0x04)
 273:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 274:Drivers/CMSIS/Include/core_cm3.h **** #else
 275:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 276:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 277:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 278:Drivers/CMSIS/Include/core_cm3.h **** #endif
 279:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 280:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 281:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 282:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 283:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 284:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 285:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 286:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 287:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 288:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 289:Drivers/CMSIS/Include/core_cm3.h **** 
 290:Drivers/CMSIS/Include/core_cm3.h **** 
 291:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 292:Drivers/CMSIS/Include/core_cm3.h ****  */
 293:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 294:Drivers/CMSIS/Include/core_cm3.h **** {
 295:Drivers/CMSIS/Include/core_cm3.h ****   struct
 296:Drivers/CMSIS/Include/core_cm3.h ****   {
 297:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 298:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 299:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 300:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 301:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 302:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 303:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 304:Drivers/CMSIS/Include/core_cm3.h **** 
 305:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 306:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 24


 307:Drivers/CMSIS/Include/core_cm3.h **** 
 308:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
 309:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 310:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 311:Drivers/CMSIS/Include/core_cm3.h ****   @{
 312:Drivers/CMSIS/Include/core_cm3.h ****  */
 313:Drivers/CMSIS/Include/core_cm3.h **** 
 314:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 315:Drivers/CMSIS/Include/core_cm3.h ****  */
 316:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 317:Drivers/CMSIS/Include/core_cm3.h **** {
 318:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 319:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[24];
 320:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 321:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RSERVED1[24];
 322:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 323:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[24];
 324:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 325:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[24];
 326:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 327:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[56];
 328:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 329:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[644];
 330:Drivers/CMSIS/Include/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 331:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 332:Drivers/CMSIS/Include/core_cm3.h **** 
 333:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 334:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 335:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 336:Drivers/CMSIS/Include/core_cm3.h **** 
 337:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 338:Drivers/CMSIS/Include/core_cm3.h **** 
 339:Drivers/CMSIS/Include/core_cm3.h **** 
 340:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 341:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 342:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 343:Drivers/CMSIS/Include/core_cm3.h ****   @{
 344:Drivers/CMSIS/Include/core_cm3.h ****  */
 345:Drivers/CMSIS/Include/core_cm3.h **** 
 346:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 347:Drivers/CMSIS/Include/core_cm3.h ****  */
 348:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 349:Drivers/CMSIS/Include/core_cm3.h **** {
 350:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 351:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 352:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 353:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 354:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 355:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 356:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 357:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 358:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 359:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 360:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 361:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 362:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 363:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
ARM GAS  /tmp/cchrzFwS.s 			page 25


 364:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 365:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 366:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 367:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 368:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 369:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[5];
 370:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 371:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 372:Drivers/CMSIS/Include/core_cm3.h **** 
 373:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 374:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm3.h **** 
 377:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm3.h **** 
 380:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm3.h **** 
 383:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm3.h **** 
 386:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm3.h **** 
 389:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 390:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 392:Drivers/CMSIS/Include/core_cm3.h **** 
 393:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 395:Drivers/CMSIS/Include/core_cm3.h **** 
 396:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 398:Drivers/CMSIS/Include/core_cm3.h **** 
 399:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm3.h **** 
 402:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm3.h **** 
 405:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm3.h **** 
 408:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm3.h **** 
 411:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm3.h **** 
 414:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 415:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm3.h **** 
 417:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 418:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm3.h **** 
 420:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
ARM GAS  /tmp/cchrzFwS.s 			page 26


 421:Drivers/CMSIS/Include/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 422:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 424:Drivers/CMSIS/Include/core_cm3.h **** 
 425:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm3.h **** #else
 428:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm3.h **** #endif
 431:Drivers/CMSIS/Include/core_cm3.h **** 
 432:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 433:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 435:Drivers/CMSIS/Include/core_cm3.h **** 
 436:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 437:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 438:Drivers/CMSIS/Include/core_cm3.h **** 
 439:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 440:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 441:Drivers/CMSIS/Include/core_cm3.h **** 
 442:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** 
 445:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 446:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm3.h **** 
 448:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** 
 451:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** 
 454:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** 
 461:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** 
 464:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
ARM GAS  /tmp/cchrzFwS.s 			page 27


 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** 
 483:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm3.h **** 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm3.h **** 
 490:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** 
 493:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** 
 496:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** 
 499:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm3.h **** 
 502:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** 
 505:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** 
 508:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm3.h **** 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm3.h **** 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm3.h **** 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm3.h **** 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm3.h **** 
 523:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm3.h **** 
 526:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 527:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** 
 530:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** 
 533:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
ARM GAS  /tmp/cchrzFwS.s 			page 28


 535:Drivers/CMSIS/Include/core_cm3.h **** 
 536:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm3.h **** 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm3.h **** 
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 563:Drivers/CMSIS/Include/core_cm3.h **** 
 564:Drivers/CMSIS/Include/core_cm3.h **** 
 565:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 566:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 567:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 568:Drivers/CMSIS/Include/core_cm3.h ****   @{
 569:Drivers/CMSIS/Include/core_cm3.h ****  */
 570:Drivers/CMSIS/Include/core_cm3.h **** 
 571:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 572:Drivers/CMSIS/Include/core_cm3.h ****  */
 573:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 574:Drivers/CMSIS/Include/core_cm3.h **** {
 575:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[1];
 576:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 577:Drivers/CMSIS/Include/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 578:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 579:Drivers/CMSIS/Include/core_cm3.h **** #else
 580:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[1];
 581:Drivers/CMSIS/Include/core_cm3.h **** #endif
 582:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 583:Drivers/CMSIS/Include/core_cm3.h **** 
 584:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 585:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 587:Drivers/CMSIS/Include/core_cm3.h **** 
 588:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 589:Drivers/CMSIS/Include/core_cm3.h **** 
 590:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 591:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
ARM GAS  /tmp/cchrzFwS.s 			page 29


 592:Drivers/CMSIS/Include/core_cm3.h **** 
 593:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 594:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 595:Drivers/CMSIS/Include/core_cm3.h **** 
 596:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 597:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 598:Drivers/CMSIS/Include/core_cm3.h **** 
 599:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 600:Drivers/CMSIS/Include/core_cm3.h **** 
 601:Drivers/CMSIS/Include/core_cm3.h **** 
 602:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 603:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 604:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 605:Drivers/CMSIS/Include/core_cm3.h ****   @{
 606:Drivers/CMSIS/Include/core_cm3.h ****  */
 607:Drivers/CMSIS/Include/core_cm3.h **** 
 608:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 609:Drivers/CMSIS/Include/core_cm3.h ****  */
 610:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 611:Drivers/CMSIS/Include/core_cm3.h **** {
 612:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 613:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 614:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 615:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 616:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 617:Drivers/CMSIS/Include/core_cm3.h **** 
 618:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 619:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 621:Drivers/CMSIS/Include/core_cm3.h **** 
 622:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 624:Drivers/CMSIS/Include/core_cm3.h **** 
 625:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 626:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 627:Drivers/CMSIS/Include/core_cm3.h **** 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 629:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 630:Drivers/CMSIS/Include/core_cm3.h **** 
 631:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 632:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 633:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 634:Drivers/CMSIS/Include/core_cm3.h **** 
 635:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 636:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 637:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 638:Drivers/CMSIS/Include/core_cm3.h **** 
 639:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 640:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 641:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 642:Drivers/CMSIS/Include/core_cm3.h **** 
 643:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 644:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 645:Drivers/CMSIS/Include/core_cm3.h **** 
 646:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 647:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_CALIB_TENMS_Pos)        /*!< SysT
 648:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 30


 649:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 650:Drivers/CMSIS/Include/core_cm3.h **** 
 651:Drivers/CMSIS/Include/core_cm3.h **** 
 652:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 653:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 654:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 655:Drivers/CMSIS/Include/core_cm3.h ****   @{
 656:Drivers/CMSIS/Include/core_cm3.h ****  */
 657:Drivers/CMSIS/Include/core_cm3.h **** 
 658:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 659:Drivers/CMSIS/Include/core_cm3.h ****  */
 660:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 661:Drivers/CMSIS/Include/core_cm3.h **** {
 662:Drivers/CMSIS/Include/core_cm3.h ****   __O  union
 663:Drivers/CMSIS/Include/core_cm3.h ****   {
 664:Drivers/CMSIS/Include/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 665:Drivers/CMSIS/Include/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 666:Drivers/CMSIS/Include/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 667:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 668:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[864];
 669:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 670:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[15];
 671:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 672:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[15];
 673:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 674:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[29];
 675:Drivers/CMSIS/Include/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 676:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 677:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 678:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[43];
 679:Drivers/CMSIS/Include/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 680:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 681:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[6];
 682:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 683:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 684:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 685:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 686:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 687:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 688:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 689:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 690:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 691:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 692:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 693:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 694:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 695:Drivers/CMSIS/Include/core_cm3.h **** 
 696:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 697:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 698:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 699:Drivers/CMSIS/Include/core_cm3.h **** 
 700:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 701:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 702:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 703:Drivers/CMSIS/Include/core_cm3.h **** 
 704:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 705:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
ARM GAS  /tmp/cchrzFwS.s 			page 31


 706:Drivers/CMSIS/Include/core_cm3.h **** 
 707:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 708:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 709:Drivers/CMSIS/Include/core_cm3.h **** 
 710:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 711:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 712:Drivers/CMSIS/Include/core_cm3.h **** 
 713:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 714:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 715:Drivers/CMSIS/Include/core_cm3.h **** 
 716:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 717:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 720:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 721:Drivers/CMSIS/Include/core_cm3.h **** 
 722:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 723:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 724:Drivers/CMSIS/Include/core_cm3.h **** 
 725:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 726:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 727:Drivers/CMSIS/Include/core_cm3.h **** 
 728:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 729:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 730:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 731:Drivers/CMSIS/Include/core_cm3.h **** 
 732:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 733:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 734:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 735:Drivers/CMSIS/Include/core_cm3.h **** 
 736:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 737:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 738:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 739:Drivers/CMSIS/Include/core_cm3.h **** 
 740:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 741:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 742:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 743:Drivers/CMSIS/Include/core_cm3.h **** 
 744:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 745:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 746:Drivers/CMSIS/Include/core_cm3.h **** 
 747:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 748:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 749:Drivers/CMSIS/Include/core_cm3.h **** 
 750:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 751:Drivers/CMSIS/Include/core_cm3.h **** 
 752:Drivers/CMSIS/Include/core_cm3.h **** 
 753:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 754:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 755:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 756:Drivers/CMSIS/Include/core_cm3.h ****   @{
 757:Drivers/CMSIS/Include/core_cm3.h ****  */
 758:Drivers/CMSIS/Include/core_cm3.h **** 
 759:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 760:Drivers/CMSIS/Include/core_cm3.h ****  */
 761:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 762:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  /tmp/cchrzFwS.s 			page 32


 763:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 764:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 765:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 767:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 769:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 770:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 771:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 772:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 773:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 774:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[1];
 775:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 776:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 777:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 778:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[1];
 779:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 780:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 781:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 782:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[1];
 783:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 784:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 785:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 786:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 787:Drivers/CMSIS/Include/core_cm3.h **** 
 788:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 789:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 790:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 791:Drivers/CMSIS/Include/core_cm3.h **** 
 792:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 793:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 794:Drivers/CMSIS/Include/core_cm3.h **** 
 795:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 796:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 797:Drivers/CMSIS/Include/core_cm3.h **** 
 798:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 799:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 800:Drivers/CMSIS/Include/core_cm3.h **** 
 801:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 802:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 803:Drivers/CMSIS/Include/core_cm3.h **** 
 804:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 805:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 806:Drivers/CMSIS/Include/core_cm3.h **** 
 807:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 808:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 809:Drivers/CMSIS/Include/core_cm3.h **** 
 810:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 811:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 812:Drivers/CMSIS/Include/core_cm3.h **** 
 813:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 814:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 815:Drivers/CMSIS/Include/core_cm3.h **** 
 816:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 817:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 818:Drivers/CMSIS/Include/core_cm3.h **** 
 819:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
ARM GAS  /tmp/cchrzFwS.s 			page 33


 820:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 823:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 824:Drivers/CMSIS/Include/core_cm3.h **** 
 825:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 826:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 827:Drivers/CMSIS/Include/core_cm3.h **** 
 828:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 829:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 830:Drivers/CMSIS/Include/core_cm3.h **** 
 831:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 832:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 833:Drivers/CMSIS/Include/core_cm3.h **** 
 834:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 835:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 836:Drivers/CMSIS/Include/core_cm3.h **** 
 837:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 838:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 839:Drivers/CMSIS/Include/core_cm3.h **** 
 840:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 841:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 842:Drivers/CMSIS/Include/core_cm3.h **** 
 843:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 844:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 845:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 846:Drivers/CMSIS/Include/core_cm3.h **** 
 847:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 848:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 849:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 850:Drivers/CMSIS/Include/core_cm3.h **** 
 851:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 852:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 853:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 854:Drivers/CMSIS/Include/core_cm3.h **** 
 855:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 856:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 857:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 858:Drivers/CMSIS/Include/core_cm3.h **** 
 859:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 860:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 861:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 862:Drivers/CMSIS/Include/core_cm3.h **** 
 863:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 864:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 865:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 866:Drivers/CMSIS/Include/core_cm3.h **** 
 867:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 868:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 869:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 870:Drivers/CMSIS/Include/core_cm3.h **** 
 871:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 872:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 873:Drivers/CMSIS/Include/core_cm3.h **** 
 874:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 875:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 876:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 34


 877:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 879:Drivers/CMSIS/Include/core_cm3.h **** 
 880:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 882:Drivers/CMSIS/Include/core_cm3.h **** 
 883:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 885:Drivers/CMSIS/Include/core_cm3.h **** 
 886:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 888:Drivers/CMSIS/Include/core_cm3.h **** 
 889:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 891:Drivers/CMSIS/Include/core_cm3.h **** 
 892:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 894:Drivers/CMSIS/Include/core_cm3.h **** 
 895:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 896:Drivers/CMSIS/Include/core_cm3.h **** 
 897:Drivers/CMSIS/Include/core_cm3.h **** 
 898:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
 899:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 900:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 901:Drivers/CMSIS/Include/core_cm3.h ****   @{
 902:Drivers/CMSIS/Include/core_cm3.h ****  */
 903:Drivers/CMSIS/Include/core_cm3.h **** 
 904:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 905:Drivers/CMSIS/Include/core_cm3.h ****  */
 906:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 907:Drivers/CMSIS/Include/core_cm3.h **** {
 908:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 909:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 910:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED0[2];
 911:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 912:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED1[55];
 913:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 914:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED2[131];
 915:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 916:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 917:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 918:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED3[759];
 919:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 920:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 921:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 922:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED4[1];
 923:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 924:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 925:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 926:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED5[39];
 927:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 928:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 929:Drivers/CMSIS/Include/core_cm3.h ****        uint32_t RESERVED7[8];
 930:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 931:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 932:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
 933:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 35


 934:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 935:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 936:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 937:Drivers/CMSIS/Include/core_cm3.h **** 
 938:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 939:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 940:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 941:Drivers/CMSIS/Include/core_cm3.h **** 
 942:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 943:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 944:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 945:Drivers/CMSIS/Include/core_cm3.h **** 
 946:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 947:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 948:Drivers/CMSIS/Include/core_cm3.h **** 
 949:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 950:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 951:Drivers/CMSIS/Include/core_cm3.h **** 
 952:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 953:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 954:Drivers/CMSIS/Include/core_cm3.h **** 
 955:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 956:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 957:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 958:Drivers/CMSIS/Include/core_cm3.h **** 
 959:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 960:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 961:Drivers/CMSIS/Include/core_cm3.h **** 
 962:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 963:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 964:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 965:Drivers/CMSIS/Include/core_cm3.h **** 
 966:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 967:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 968:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 969:Drivers/CMSIS/Include/core_cm3.h **** 
 970:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 971:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 972:Drivers/CMSIS/Include/core_cm3.h **** 
 973:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 974:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 975:Drivers/CMSIS/Include/core_cm3.h **** 
 976:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 977:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 978:Drivers/CMSIS/Include/core_cm3.h **** 
 979:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 980:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 981:Drivers/CMSIS/Include/core_cm3.h **** 
 982:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 983:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 984:Drivers/CMSIS/Include/core_cm3.h **** 
 985:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 986:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 987:Drivers/CMSIS/Include/core_cm3.h **** 
 988:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 989:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 990:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
ARM GAS  /tmp/cchrzFwS.s 			page 36


 991:Drivers/CMSIS/Include/core_cm3.h **** 
 992:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 993:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 994:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 995:Drivers/CMSIS/Include/core_cm3.h **** 
 996:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 997:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 998:Drivers/CMSIS/Include/core_cm3.h **** 
 999:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1000:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1001:Drivers/CMSIS/Include/core_cm3.h **** 
1002:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1003:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1004:Drivers/CMSIS/Include/core_cm3.h **** 
1005:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1006:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1007:Drivers/CMSIS/Include/core_cm3.h **** 
1008:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1009:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1010:Drivers/CMSIS/Include/core_cm3.h **** 
1011:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1012:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1013:Drivers/CMSIS/Include/core_cm3.h **** 
1014:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1015:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1016:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1017:Drivers/CMSIS/Include/core_cm3.h **** 
1018:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1019:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1020:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1021:Drivers/CMSIS/Include/core_cm3.h **** 
1022:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1023:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1024:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1025:Drivers/CMSIS/Include/core_cm3.h **** 
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1027:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1028:Drivers/CMSIS/Include/core_cm3.h **** 
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1030:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1031:Drivers/CMSIS/Include/core_cm3.h **** 
1032:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1033:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1034:Drivers/CMSIS/Include/core_cm3.h **** 
1035:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1037:Drivers/CMSIS/Include/core_cm3.h **** 
1038:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1040:Drivers/CMSIS/Include/core_cm3.h **** 
1041:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1047:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/cchrzFwS.s 			page 37


1048:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1049:Drivers/CMSIS/Include/core_cm3.h **** 
1050:Drivers/CMSIS/Include/core_cm3.h **** 
1051:Drivers/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1)
1052:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1054:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1055:Drivers/CMSIS/Include/core_cm3.h ****   @{
1056:Drivers/CMSIS/Include/core_cm3.h ****  */
1057:Drivers/CMSIS/Include/core_cm3.h **** 
1058:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1059:Drivers/CMSIS/Include/core_cm3.h ****  */
1060:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1061:Drivers/CMSIS/Include/core_cm3.h **** {
1062:Drivers/CMSIS/Include/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1063:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1064:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1065:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1066:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1067:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1068:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1069:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1070:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1071:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1072:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1073:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register */
1076:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1077:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1078:Drivers/CMSIS/Include/core_cm3.h **** 
1079:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1080:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1081:Drivers/CMSIS/Include/core_cm3.h **** 
1082:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1083:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1084:Drivers/CMSIS/Include/core_cm3.h **** 
1085:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register */
1086:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1087:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1088:Drivers/CMSIS/Include/core_cm3.h **** 
1089:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1090:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1091:Drivers/CMSIS/Include/core_cm3.h **** 
1092:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1093:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1094:Drivers/CMSIS/Include/core_cm3.h **** 
1095:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register */
1096:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1097:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1098:Drivers/CMSIS/Include/core_cm3.h **** 
1099:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register */
1100:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1101:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1102:Drivers/CMSIS/Include/core_cm3.h **** 
1103:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1104:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
ARM GAS  /tmp/cchrzFwS.s 			page 38


1105:Drivers/CMSIS/Include/core_cm3.h **** 
1106:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1107:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1108:Drivers/CMSIS/Include/core_cm3.h **** 
1109:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register */
1110:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1112:Drivers/CMSIS/Include/core_cm3.h **** 
1113:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1114:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1115:Drivers/CMSIS/Include/core_cm3.h **** 
1116:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1117:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1118:Drivers/CMSIS/Include/core_cm3.h **** 
1119:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1120:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1121:Drivers/CMSIS/Include/core_cm3.h **** 
1122:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1123:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1124:Drivers/CMSIS/Include/core_cm3.h **** 
1125:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1126:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1127:Drivers/CMSIS/Include/core_cm3.h **** 
1128:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1129:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1130:Drivers/CMSIS/Include/core_cm3.h **** 
1131:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1132:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1133:Drivers/CMSIS/Include/core_cm3.h **** 
1134:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1135:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1136:Drivers/CMSIS/Include/core_cm3.h **** 
1137:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1138:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1139:Drivers/CMSIS/Include/core_cm3.h **** 
1140:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1141:Drivers/CMSIS/Include/core_cm3.h **** #endif
1142:Drivers/CMSIS/Include/core_cm3.h **** 
1143:Drivers/CMSIS/Include/core_cm3.h **** 
1144:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_core_register
1145:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1146:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1147:Drivers/CMSIS/Include/core_cm3.h ****   @{
1148:Drivers/CMSIS/Include/core_cm3.h ****  */
1149:Drivers/CMSIS/Include/core_cm3.h **** 
1150:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1151:Drivers/CMSIS/Include/core_cm3.h ****  */
1152:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1153:Drivers/CMSIS/Include/core_cm3.h **** {
1154:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1155:Drivers/CMSIS/Include/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1156:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1157:Drivers/CMSIS/Include/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1158:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1159:Drivers/CMSIS/Include/core_cm3.h **** 
1160:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register */
1161:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
ARM GAS  /tmp/cchrzFwS.s 			page 39


1162:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1163:Drivers/CMSIS/Include/core_cm3.h **** 
1164:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1165:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1166:Drivers/CMSIS/Include/core_cm3.h **** 
1167:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1168:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1169:Drivers/CMSIS/Include/core_cm3.h **** 
1170:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1171:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1174:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1175:Drivers/CMSIS/Include/core_cm3.h **** 
1176:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1177:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1178:Drivers/CMSIS/Include/core_cm3.h **** 
1179:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1180:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1181:Drivers/CMSIS/Include/core_cm3.h **** 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1183:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1184:Drivers/CMSIS/Include/core_cm3.h **** 
1185:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1186:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1187:Drivers/CMSIS/Include/core_cm3.h **** 
1188:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1189:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1190:Drivers/CMSIS/Include/core_cm3.h **** 
1191:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1192:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1193:Drivers/CMSIS/Include/core_cm3.h **** 
1194:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1195:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1196:Drivers/CMSIS/Include/core_cm3.h **** 
1197:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register */
1198:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1199:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1200:Drivers/CMSIS/Include/core_cm3.h **** 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1202:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1203:Drivers/CMSIS/Include/core_cm3.h **** 
1204:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1205:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1206:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1207:Drivers/CMSIS/Include/core_cm3.h **** 
1208:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1209:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1210:Drivers/CMSIS/Include/core_cm3.h **** 
1211:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1212:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1213:Drivers/CMSIS/Include/core_cm3.h **** 
1214:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1215:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1216:Drivers/CMSIS/Include/core_cm3.h **** 
1217:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1218:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
ARM GAS  /tmp/cchrzFwS.s 			page 40


1219:Drivers/CMSIS/Include/core_cm3.h **** 
1220:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1221:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1222:Drivers/CMSIS/Include/core_cm3.h **** 
1223:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1224:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1225:Drivers/CMSIS/Include/core_cm3.h **** 
1226:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1227:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1228:Drivers/CMSIS/Include/core_cm3.h **** 
1229:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1230:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1231:Drivers/CMSIS/Include/core_cm3.h **** 
1232:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1233:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1234:Drivers/CMSIS/Include/core_cm3.h **** 
1235:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1236:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1237:Drivers/CMSIS/Include/core_cm3.h **** 
1238:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1239:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1240:Drivers/CMSIS/Include/core_cm3.h **** 
1241:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1242:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1243:Drivers/CMSIS/Include/core_cm3.h **** 
1244:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1245:Drivers/CMSIS/Include/core_cm3.h **** 
1246:Drivers/CMSIS/Include/core_cm3.h **** 
1247:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup    CMSIS_core_register
1248:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1249:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1250:Drivers/CMSIS/Include/core_cm3.h ****   @{
1251:Drivers/CMSIS/Include/core_cm3.h ****  */
1252:Drivers/CMSIS/Include/core_cm3.h **** 
1253:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1254:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1255:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1256:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1257:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1258:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1259:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1260:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1261:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1262:Drivers/CMSIS/Include/core_cm3.h **** 
1263:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1264:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1265:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1266:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1267:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1268:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1269:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1270:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1271:Drivers/CMSIS/Include/core_cm3.h **** 
1272:Drivers/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1)
1273:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1274:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1275:Drivers/CMSIS/Include/core_cm3.h **** #endif
ARM GAS  /tmp/cchrzFwS.s 			page 41


1276:Drivers/CMSIS/Include/core_cm3.h **** 
1277:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1278:Drivers/CMSIS/Include/core_cm3.h **** 
1279:Drivers/CMSIS/Include/core_cm3.h **** 
1280:Drivers/CMSIS/Include/core_cm3.h **** 
1281:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1282:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1283:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1284:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1285:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1286:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1287:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1288:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1289:Drivers/CMSIS/Include/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1290:Drivers/CMSIS/Include/core_cm3.h **** */
1291:Drivers/CMSIS/Include/core_cm3.h **** 
1292:Drivers/CMSIS/Include/core_cm3.h **** 
1293:Drivers/CMSIS/Include/core_cm3.h **** 
1294:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1295:Drivers/CMSIS/Include/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1296:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1297:Drivers/CMSIS/Include/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1298:Drivers/CMSIS/Include/core_cm3.h ****     @{
1299:Drivers/CMSIS/Include/core_cm3.h ****  */
1300:Drivers/CMSIS/Include/core_cm3.h **** 
1301:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Set Priority Grouping
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1304:Drivers/CMSIS/Include/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1305:Drivers/CMSIS/Include/core_cm3.h ****   Only values from 0..7 are used.
1306:Drivers/CMSIS/Include/core_cm3.h ****   In case of a conflict between priority grouping and available
1307:Drivers/CMSIS/Include/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1308:Drivers/CMSIS/Include/core_cm3.h **** 
1309:Drivers/CMSIS/Include/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1310:Drivers/CMSIS/Include/core_cm3.h ****  */
1311:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1312:Drivers/CMSIS/Include/core_cm3.h **** {
1313:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1314:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1315:Drivers/CMSIS/Include/core_cm3.h **** 
1316:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1317:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1318:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                 |
1319:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1320:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1321:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1322:Drivers/CMSIS/Include/core_cm3.h **** }
1323:Drivers/CMSIS/Include/core_cm3.h **** 
1324:Drivers/CMSIS/Include/core_cm3.h **** 
1325:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Get Priority Grouping
1326:Drivers/CMSIS/Include/core_cm3.h **** 
1327:Drivers/CMSIS/Include/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1328:Drivers/CMSIS/Include/core_cm3.h **** 
1329:Drivers/CMSIS/Include/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1330:Drivers/CMSIS/Include/core_cm3.h ****  */
1331:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1332:Drivers/CMSIS/Include/core_cm3.h **** {
ARM GAS  /tmp/cchrzFwS.s 			page 42


1333:Drivers/CMSIS/Include/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1334:Drivers/CMSIS/Include/core_cm3.h **** }
1335:Drivers/CMSIS/Include/core_cm3.h **** 
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** /** \brief  Enable External Interrupt
1338:Drivers/CMSIS/Include/core_cm3.h **** 
1339:Drivers/CMSIS/Include/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1340:Drivers/CMSIS/Include/core_cm3.h **** 
1341:Drivers/CMSIS/Include/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1342:Drivers/CMSIS/Include/core_cm3.h ****  */
1343:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 467              		.loc 2 1343 22 is_stmt 1 discriminator 4 view .LVU106
 468              	.LBB7:
1344:Drivers/CMSIS/Include/core_cm3.h **** {
1345:Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 469              		.loc 2 1345 3 discriminator 4 view .LVU107
 470              		.loc 2 1345 65 is_stmt 0 discriminator 4 view .LVU108
 471 00a2 05F01F05 		and	r5, r5, #31
 472              		.loc 2 1345 32 discriminator 4 view .LVU109
 473 00a6 5B09     		lsrs	r3, r3, #5
 474              	.LVL37:
 475              		.loc 2 1345 44 discriminator 4 view .LVU110
 476 00a8 0122     		movs	r2, #1
 477 00aa 02FA05F5 		lsl	r5, r2, r5
 478              		.loc 2 1345 39 discriminator 4 view .LVU111
 479 00ae 084A     		ldr	r2, .L22+20
 480 00b0 42F82350 		str	r5, [r2, r3, lsl #2]
 481              	.LVL38:
 482              		.loc 2 1345 39 discriminator 4 view .LVU112
 483              	.LBE7:
 484              	.LBE6:
 485              	.LBE5:
 278:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 486              		.loc 1 278 1 discriminator 4 view .LVU113
 487 00b4 CBE7     		b	.L16
 488              	.L19:
 489              	.LBB8:
 265:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     EXTI_Init(&EXTI_InitStruct);
 490              		.loc 1 265 85 view .LVU114
 491 00b6 0223     		movs	r3, #2
 492 00b8 E8E7     		b	.L18
 493              	.L23:
 494 00ba 00BF     		.align	2
 495              	.L22:
 496 00bc 00000000 		.word	.LANCHOR4
 497 00c0 00000000 		.word	.LANCHOR5
 498 00c4 00000000 		.word	.LANCHOR1
 499 00c8 00000000 		.word	.LANCHOR6
 500 00cc 00000000 		.word	.LANCHOR7
 501 00d0 00E100E0 		.word	-536813312
 502              	.LBE8:
 503              		.cfi_endproc
 504              	.LFE70:
 506              		.section	.text.HT32F_DVB_PBGetState,"ax",%progbits
 507              		.align	1
 508              		.global	HT32F_DVB_PBGetState
 509              		.syntax unified
ARM GAS  /tmp/cchrzFwS.s 			page 43


 510              		.thumb
 511              		.thumb_func
 512              		.fpu softvfp
 514              	HT32F_DVB_PBGetState:
 515              	.LVL39:
 516              	.LFB71:
 290:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   return GPIO_ReadInBit(GPIO_PORT[BUTTON_GPIO_ID[BUTTON_x]], BUTTON_GPIO_PIN[BUTTON_x]);
 517              		.loc 1 290 1 is_stmt 1 view -0
 518              		.cfi_startproc
 519              		@ args = 0, pretend = 0, frame = 0
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 290:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   return GPIO_ReadInBit(GPIO_PORT[BUTTON_GPIO_ID[BUTTON_x]], BUTTON_GPIO_PIN[BUTTON_x]);
 521              		.loc 1 290 1 is_stmt 0 view .LVU116
 522 0000 08B5     		push	{r3, lr}
 523              	.LCFI8:
 524              		.cfi_def_cfa_offset 8
 525              		.cfi_offset 3, -8
 526              		.cfi_offset 14, -4
 291:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 527              		.loc 1 291 3 is_stmt 1 view .LVU117
 291:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 528              		.loc 1 291 49 is_stmt 0 view .LVU118
 529 0002 054B     		ldr	r3, .L26
 530 0004 1A5C     		ldrb	r2, [r3, r0]	@ zero_extendqisi2
 291:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 531              		.loc 1 291 10 view .LVU119
 532 0006 054B     		ldr	r3, .L26+4
 533 0008 33F81010 		ldrh	r1, [r3, r0, lsl #1]
 534 000c 044B     		ldr	r3, .L26+8
 535 000e 53F82200 		ldr	r0, [r3, r2, lsl #2]
 536              	.LVL40:
 291:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 537              		.loc 1 291 10 view .LVU120
 538 0012 FFF7FEFF 		bl	GPIO_ReadInBit
 539              	.LVL41:
 292:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 540              		.loc 1 292 1 view .LVU121
 541 0016 08BD     		pop	{r3, pc}
 542              	.L27:
 543              		.align	2
 544              	.L26:
 545 0018 00000000 		.word	.LANCHOR4
 546 001c 00000000 		.word	.LANCHOR5
 547 0020 00000000 		.word	.LANCHOR1
 548              		.cfi_endproc
 549              	.LFE71:
 551              		.section	.text.HT32F_DVB_COMInit,"ax",%progbits
 552              		.align	1
 553              		.global	HT32F_DVB_COMInit
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu softvfp
 559              	HT32F_DVB_COMInit:
 560              	.LVL42:
 561              	.LFB72:
 305:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const HT32_Board_COM_TypeDef *COMInfo = &gCOMInfo[COMn];
ARM GAS  /tmp/cchrzFwS.s 			page 44


 562              		.loc 1 305 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 16
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 305:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   const HT32_Board_COM_TypeDef *COMInfo = &gCOMInfo[COMn];
 566              		.loc 1 305 1 is_stmt 0 view .LVU123
 567 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 568              	.LCFI9:
 569              		.cfi_def_cfa_offset 24
 570              		.cfi_offset 4, -24
 571              		.cfi_offset 5, -20
 572              		.cfi_offset 6, -16
 573              		.cfi_offset 7, -12
 574              		.cfi_offset 8, -8
 575              		.cfi_offset 14, -4
 576 0004 84B0     		sub	sp, sp, #16
 577              	.LCFI10:
 578              		.cfi_def_cfa_offset 40
 579 0006 0446     		mov	r4, r0
 580 0008 0E46     		mov	r6, r1
 306:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 581              		.loc 1 306 3 is_stmt 1 view .LVU124
 582              	.LVL43:
 307:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 583              		.loc 1 307 3 view .LVU125
 307:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 584              		.loc 1 307 33 is_stmt 0 view .LVU126
 585 000a 01AA     		add	r2, sp, #4
 586 000c 0025     		movs	r5, #0
 587 000e 0195     		str	r5, [sp, #4]
 588 0010 0295     		str	r5, [sp, #8]
 589 0012 0395     		str	r5, [sp, #12]
 314:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   #endif
 590              		.loc 1 314 3 is_stmt 1 view .LVU127
 316:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig(CKCUClock, ENABLE);
 591              		.loc 1 316 3 view .LVU128
 316:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig(CKCUClock, ENABLE);
 592              		.loc 1 316 28 is_stmt 0 view .LVU129
 593 0014 4123     		movs	r3, #65
 594 0016 8DF80930 		strb	r3, [sp, #9]
 317:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 595              		.loc 1 317 3 is_stmt 1 view .LVU130
 596 001a 0123     		movs	r3, #1
 597 001c 07CA     		ldm	r2, {r0, r1, r2}
 598              	.LVL44:
 317:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 599              		.loc 1 317 3 is_stmt 0 view .LVU131
 600 001e FFF7FEFF 		bl	CKCU_PeripClockConfig
 601              	.LVL45:
 320:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(COMInfo->Rx_IO.ID, COMInfo->Rx_IO.Pin, COMInfo->Rx_IO.Mode);
 602              		.loc 1 320 3 is_stmt 1 view .LVU132
 320:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(COMInfo->Rx_IO.ID, COMInfo->Rx_IO.Pin, COMInfo->Rx_IO.Mode);
 603              		.loc 1 320 37 is_stmt 0 view .LVU133
 604 0022 114F     		ldr	r7, .L30
 605 0024 4FEA0418 		lsl	r8, r4, #4
 606 0028 07EB0414 		add	r4, r7, r4, lsl #4
 607              	.LVL46:
ARM GAS  /tmp/cchrzFwS.s 			page 45


 320:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   HT32F_DVB_GPxConfig(COMInfo->Rx_IO.ID, COMInfo->Rx_IO.Pin, COMInfo->Rx_IO.Mode);
 608              		.loc 1 320 3 view .LVU134
 609 002c 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 610 002e E188     		ldrh	r1, [r4, #6]
 611 0030 2079     		ldrb	r0, [r4, #4]	@ zero_extendqisi2
 612 0032 FFF7FEFF 		bl	AFIO_GPxConfig
 613              	.LVL47:
 321:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 614              		.loc 1 321 3 is_stmt 1 view .LVU135
 615 0036 A27B     		ldrb	r2, [r4, #14]	@ zero_extendqisi2
 616 0038 A189     		ldrh	r1, [r4, #12]
 617 003a A07A     		ldrb	r0, [r4, #10]	@ zero_extendqisi2
 618 003c FFF7FEFF 		bl	AFIO_GPxConfig
 619              	.LVL48:
 324:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 620              		.loc 1 324 3 view .LVU136
 621 0040 57F80840 		ldr	r4, [r7, r8]
 622 0044 3146     		mov	r1, r6
 623 0046 2046     		mov	r0, r4
 624 0048 FFF7FEFF 		bl	USART_Init
 625              	.LVL49:
 327:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* USART Rx enable                                                                               
 626              		.loc 1 327 3 view .LVU137
 627 004c 0122     		movs	r2, #1
 628 004e 2946     		mov	r1, r5
 629 0050 2046     		mov	r0, r4
 630 0052 FFF7FEFF 		bl	USART_TxRxCmd
 631              	.LVL50:
 329:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 632              		.loc 1 329 3 view .LVU138
 633 0056 0122     		movs	r2, #1
 634 0058 1146     		mov	r1, r2
 635 005a 2046     		mov	r0, r4
 636 005c FFF7FEFF 		bl	USART_TxRxCmd
 637              	.LVL51:
 337:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 638              		.loc 1 337 1 is_stmt 0 view .LVU139
 639 0060 04B0     		add	sp, sp, #16
 640              	.LCFI11:
 641              		.cfi_def_cfa_offset 24
 642              		@ sp needed
 643 0062 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 644              	.LVL52:
 645              	.L31:
 337:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 646              		.loc 1 337 1 view .LVU140
 647 0066 00BF     		.align	2
 648              	.L30:
 649 0068 00000000 		.word	.LANCHOR8
 650              		.cfi_endproc
 651              	.LFE72:
 653              		.section	.text.HT32F_DVB_BuzzerFun,"ax",%progbits
 654              		.align	1
 655              		.global	HT32F_DVB_BuzzerFun
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
ARM GAS  /tmp/cchrzFwS.s 			page 46


 659              		.fpu softvfp
 661              	HT32F_DVB_BuzzerFun:
 662              	.LVL53:
 663              	.LFB73:
 350:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_ClocksTypeDef Clocks;
 664              		.loc 1 350 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 64
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 350:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_ClocksTypeDef Clocks;
 668              		.loc 1 350 1 is_stmt 0 view .LVU142
 669 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 670              	.LCFI12:
 671              		.cfi_def_cfa_offset 24
 672              		.cfi_offset 4, -24
 673              		.cfi_offset 5, -20
 674              		.cfi_offset 6, -16
 675              		.cfi_offset 7, -12
 676              		.cfi_offset 8, -8
 677              		.cfi_offset 14, -4
 678 0004 90B0     		sub	sp, sp, #64
 679              	.LCFI13:
 680              		.cfi_def_cfa_offset 88
 681 0006 0746     		mov	r7, r0
 682 0008 0E46     		mov	r6, r1
 683 000a 1546     		mov	r5, r2
 351:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_TimeBaseInitTypeDef TimeBaseInit = {0};
 684              		.loc 1 351 3 is_stmt 1 view .LVU143
 352:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_OutputInitTypeDef OutInit;
 685              		.loc 1 352 3 view .LVU144
 352:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_OutputInitTypeDef OutInit;
 686              		.loc 1 352 26 is_stmt 0 view .LVU145
 687 000c 0024     		movs	r4, #0
 688 000e 0894     		str	r4, [sp, #32]
 689 0010 0994     		str	r4, [sp, #36]
 690 0012 0A94     		str	r4, [sp, #40]
 691 0014 0B94     		str	r4, [sp, #44]
 353:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   u32 wCRR = 0, wPSCR = 0, wCHCCR = 0;
 692              		.loc 1 353 3 is_stmt 1 view .LVU146
 354:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 693              		.loc 1 354 3 view .LVU147
 694              	.LVL54:
 355:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 695              		.loc 1 355 3 view .LVU148
 355:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 696              		.loc 1 355 33 is_stmt 0 view .LVU149
 697 0016 0194     		str	r4, [sp, #4]
 698 0018 0294     		str	r4, [sp, #8]
 699 001a 0394     		str	r4, [sp, #12]
 357:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Compute CRR and PSCR value                                                                    
 700              		.loc 1 357 3 is_stmt 1 view .LVU150
 701 001c 0CA8     		add	r0, sp, #48
 702              	.LVL55:
 357:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   /* Compute CRR and PSCR value                                                                    
 703              		.loc 1 357 3 is_stmt 0 view .LVU151
 704 001e FFF7FEFF 		bl	CKCU_GetClocksFrequency
 705              	.LVL56:
ARM GAS  /tmp/cchrzFwS.s 			page 47


 359:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   while ((wCRR / (wPSCR + 1)) > 0xFFFF)
 706              		.loc 1 359 3 is_stmt 1 view .LVU152
 359:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   while ((wCRR / (wPSCR + 1)) > 0xFFFF)
 707              		.loc 1 359 17 is_stmt 0 view .LVU153
 708 0022 0E9B     		ldr	r3, [sp, #56]
 359:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   while ((wCRR / (wPSCR + 1)) > 0xFFFF)
 709              		.loc 1 359 28 view .LVU154
 710 0024 B3FBF7F0 		udiv	r0, r3, r7
 359:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   while ((wCRR / (wPSCR + 1)) > 0xFFFF)
 711              		.loc 1 359 8 view .LVU155
 712 0028 0138     		subs	r0, r0, #1
 713              	.LVL57:
 360:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 714              		.loc 1 360 3 is_stmt 1 view .LVU156
 354:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   CKCU_PeripClockConfig_TypeDef CKCUClock = {{0}};
 715              		.loc 1 354 17 is_stmt 0 view .LVU157
 716 002a 2346     		mov	r3, r4
 717              	.LVL58:
 718              	.L33:
 360:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 719              		.loc 1 360 9 is_stmt 1 view .LVU158
 720 002c 1F46     		mov	r7, r3
 360:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 721              		.loc 1 360 25 is_stmt 0 view .LVU159
 722 002e 0133     		adds	r3, r3, #1
 723              	.LVL59:
 360:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 724              		.loc 1 360 16 view .LVU160
 725 0030 B0FBF3F4 		udiv	r4, r0, r3
 360:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 726              		.loc 1 360 9 view .LVU161
 727 0034 B4F5803F 		cmp	r4, #65536
 728 0038 F8D2     		bcs	.L33
 364:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   wCHCCR = ((wCRR + 1) * (100 - bDuty)) / 100;
 729              		.loc 1 364 3 is_stmt 1 view .LVU162
 730              	.LVL60:
 365:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 731              		.loc 1 365 3 view .LVU163
 365:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 732              		.loc 1 365 31 is_stmt 0 view .LVU164
 733 003a C6F16401 		rsb	r1, r6, #100
 365:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 734              		.loc 1 365 24 view .LVU165
 735 003e 04FB0111 		mla	r1, r4, r1, r1
 365:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 736              		.loc 1 365 10 view .LVU166
 737 0042 3D4E     		ldr	r6, .L37
 738 0044 A6FB0136 		umull	r3, r6, r6, r1
 739 0048 7609     		lsrs	r6, r6, #5
 740              	.LVL61:
 367:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 741              		.loc 1 367 3 is_stmt 1 view .LVU167
 367:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   {
 742              		.loc 1 367 6 is_stmt 0 view .LVU168
 743 004a 002D     		cmp	r5, #0
 744 004c 64D1     		bne	.L34
 371:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
ARM GAS  /tmp/cchrzFwS.s 			page 48


 745              		.loc 1 371 5 is_stmt 1 view .LVU169
 746 004e 3B4D     		ldr	r5, .L37+4
 747              	.LVL62:
 371:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 748              		.loc 1 371 5 is_stmt 0 view .LVU170
 749 0050 2846     		mov	r0, r5
 750 0052 FFF7FEFF 		bl	TM_DeInit
 751              	.LVL63:
 374:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_GPIO_CLK(CKCUClock)  = 1;
 752              		.loc 1 374 5 is_stmt 1 view .LVU171
 374:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_GPIO_CLK(CKCUClock)  = 1;
 753              		.loc 1 374 33 is_stmt 0 view .LVU172
 754 0056 9DF80C30 		ldrb	r3, [sp, #12]	@ zero_extendqisi2
 755 005a 43F00203 		orr	r3, r3, #2
 756 005e 8DF80C30 		strb	r3, [sp, #12]
 375:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCUClock.Bit.AFIO          = 1;
 757              		.loc 1 375 5 is_stmt 1 view .LVU173
 375:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCUClock.Bit.AFIO          = 1;
 758              		.loc 1 375 33 is_stmt 0 view .LVU174
 759 0062 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 760 0066 43F00103 		orr	r3, r3, #1
 761 006a 8DF80630 		strb	r3, [sp, #6]
 376:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig(CKCUClock, ENABLE);
 762              		.loc 1 376 5 is_stmt 1 view .LVU175
 376:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     CKCU_PeripClockConfig(CKCUClock, ENABLE);
 763              		.loc 1 376 33 is_stmt 0 view .LVU176
 764 006e 9DF80930 		ldrb	r3, [sp, #9]	@ zero_extendqisi2
 765 0072 43F04003 		orr	r3, r3, #64
 766 0076 8DF80930 		strb	r3, [sp, #9]
 377:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 767              		.loc 1 377 5 is_stmt 1 view .LVU177
 768 007a 0123     		movs	r3, #1
 769 007c 01AA     		add	r2, sp, #4
 770 007e 07CA     		ldm	r2, {r0, r1, r2}
 771 0080 FFF7FEFF 		bl	CKCU_PeripClockConfig
 772              	.LVL64:
 380:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     GPIO_DriveConfig(GPIO_PORT[BUZZER_GPIO_ID], BUZZER_AFIO_PIN, GPIO_DV_8MA);
 773              		.loc 1 380 5 view .LVU178
 774 0084 0422     		movs	r2, #4
 775 0086 4FF48061 		mov	r1, #1024
 776 008a 0020     		movs	r0, #0
 777 008c FFF7FEFF 		bl	AFIO_GPxConfig
 778              	.LVL65:
 381:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 779              		.loc 1 381 5 view .LVU179
 780 0090 0122     		movs	r2, #1
 781 0092 4FF48061 		mov	r1, #1024
 782 0096 2A48     		ldr	r0, .L37+8
 783 0098 FFF7FEFF 		bl	GPIO_DriveConfig
 784              	.LVL66:
 384:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.CounterMode = TM_CNT_MODE_UP;
 785              		.loc 1 384 5 view .LVU180
 786 009c 08A8     		add	r0, sp, #32
 787 009e FFF7FEFF 		bl	TM_TimeBaseStructInit
 788              	.LVL67:
 385:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.CounterReload = wCRR;
 789              		.loc 1 385 5 view .LVU181
ARM GAS  /tmp/cchrzFwS.s 			page 49


 385:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.CounterReload = wCRR;
 790              		.loc 1 385 30 is_stmt 0 view .LVU182
 791 00a2 4FF00008 		mov	r8, #0
 792 00a6 CDF82880 		str	r8, [sp, #40]
 386:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.Prescaler = wPSCR;
 793              		.loc 1 386 5 is_stmt 1 view .LVU183
 386:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.Prescaler = wPSCR;
 794              		.loc 1 386 32 is_stmt 0 view .LVU184
 795 00aa ADF82040 		strh	r4, [sp, #32]	@ movhi
 387:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.PSCReloadTime = TM_PSC_RLD_IMMEDIATE;
 796              		.loc 1 387 5 is_stmt 1 view .LVU185
 387:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TimeBaseInit.PSCReloadTime = TM_PSC_RLD_IMMEDIATE;
 797              		.loc 1 387 28 is_stmt 0 view .LVU186
 798 00ae ADF82270 		strh	r7, [sp, #34]	@ movhi
 388:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_TimeBaseInit(BUZZER_TM, &TimeBaseInit);
 799              		.loc 1 388 5 is_stmt 1 view .LVU187
 388:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_TimeBaseInit(BUZZER_TM, &TimeBaseInit);
 800              		.loc 1 388 32 is_stmt 0 view .LVU188
 801 00b2 4FF48074 		mov	r4, #256
 802              	.LVL68:
 388:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_TimeBaseInit(BUZZER_TM, &TimeBaseInit);
 803              		.loc 1 388 32 view .LVU189
 804 00b6 ADF82C40 		strh	r4, [sp, #44]	@ movhi
 389:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 805              		.loc 1 389 5 is_stmt 1 view .LVU190
 806 00ba 08A9     		add	r1, sp, #32
 807 00bc 2846     		mov	r0, r5
 808 00be FFF7FEFF 		bl	TM_TimeBaseInit
 809              	.LVL69:
 392:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 810              		.loc 1 392 5 view .LVU191
 811 00c2 2146     		mov	r1, r4
 812 00c4 2846     		mov	r0, r5
 813 00c6 FFF7FEFF 		bl	TM_ClearFlag
 814              	.LVL70:
 395:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Channel = BUZZER_TM_CHANNEL;
 815              		.loc 1 395 5 view .LVU192
 816 00ca 04A8     		add	r0, sp, #16
 817 00cc FFF7FEFF 		bl	TM_OutputStructInit
 818              	.LVL71:
 396:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.OutputMode = TM_OM_PWM2;
 819              		.loc 1 396 5 view .LVU193
 396:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.OutputMode = TM_OM_PWM2;
 820              		.loc 1 396 21 is_stmt 0 view .LVU194
 821 00d0 0124     		movs	r4, #1
 822 00d2 8DF81040 		strb	r4, [sp, #16]
 397:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Control = TM_CHCTL_DISABLE;
 823              		.loc 1 397 5 is_stmt 1 view .LVU195
 397:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Control = TM_CHCTL_DISABLE;
 824              		.loc 1 397 24 is_stmt 0 view .LVU196
 825 00d6 0723     		movs	r3, #7
 826 00d8 ADF81230 		strh	r3, [sp, #18]	@ movhi
 398:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Polarity = TM_CHP_NONINVERTED;
 827              		.loc 1 398 5 is_stmt 1 view .LVU197
 398:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Polarity = TM_CHP_NONINVERTED;
 828              		.loc 1 398 21 is_stmt 0 view .LVU198
 829 00dc 8DF81480 		strb	r8, [sp, #20]
ARM GAS  /tmp/cchrzFwS.s 			page 50


 399:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Compare = wCHCCR;
 830              		.loc 1 399 5 is_stmt 1 view .LVU199
 399:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     OutInit.Compare = wCHCCR;
 831              		.loc 1 399 22 is_stmt 0 view .LVU200
 832 00e0 8DF81680 		strb	r8, [sp, #22]
 400:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_OutputInit(BUZZER_TM, &OutInit);
 833              		.loc 1 400 5 is_stmt 1 view .LVU201
 400:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_OutputInit(BUZZER_TM, &OutInit);
 834              		.loc 1 400 21 is_stmt 0 view .LVU202
 835 00e4 ADF81A60 		strh	r6, [sp, #26]	@ movhi
 401:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 836              		.loc 1 401 5 is_stmt 1 view .LVU203
 837 00e8 04A9     		add	r1, sp, #16
 838 00ea 2846     		mov	r0, r5
 839 00ec FFF7FEFF 		bl	TM_OutputInit
 840              	.LVL72:
 404:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_CRRPreloadCmd(BUZZER_TM, ENABLE);
 841              		.loc 1 404 5 view .LVU204
 842 00f0 2246     		mov	r2, r4
 843 00f2 2146     		mov	r1, r4
 844 00f4 2846     		mov	r0, r5
 845 00f6 FFF7FEFF 		bl	TM_CHCCRPreloadConfig
 846              	.LVL73:
 405:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     #if (!LIBCFG_NO_MCTM0)
 847              		.loc 1 405 5 view .LVU205
 848 00fa 2146     		mov	r1, r4
 849 00fc 2846     		mov	r0, r5
 850 00fe FFF7FEFF 		bl	TM_CRRPreloadCmd
 851              	.LVL74:
 407:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     {
 852              		.loc 1 407 5 view .LVU206
 410:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     }
 853              		.loc 1 410 7 view .LVU207
 854 0102 2146     		mov	r1, r4
 855 0104 2846     		mov	r0, r5
 856 0106 FFF7FEFF 		bl	MCTM_CHMOECmd
 857              	.LVL75:
 414:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 858              		.loc 1 414 5 view .LVU208
 859 010a 2146     		mov	r1, r4
 860 010c 2846     		mov	r0, r5
 861 010e FFF7FEFF 		bl	TM_Cmd
 862              	.LVL76:
 863              	.L32:
 425:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 864              		.loc 1 425 1 is_stmt 0 view .LVU209
 865 0112 10B0     		add	sp, sp, #64
 866              	.LCFI14:
 867              		.cfi_remember_state
 868              		.cfi_def_cfa_offset 24
 869              		@ sp needed
 870 0114 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 871              	.LVL77:
 872              	.L34:
 873              	.LCFI15:
 874              		.cfi_restore_state
 875              	.LBB9:
ARM GAS  /tmp/cchrzFwS.s 			page 51


 418:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_UpdateCmd(BUZZER_TM, DISABLE);
 876              		.loc 1 418 5 is_stmt 1 view .LVU210
 419:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM->CRR = wCRR;
 877              		.loc 1 419 5 view .LVU211
 878 0118 084D     		ldr	r5, .L37+4
 879              	.LVL78:
 419:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM->CRR = wCRR;
 880              		.loc 1 419 5 is_stmt 0 view .LVU212
 881 011a 0021     		movs	r1, #0
 882 011c 2846     		mov	r0, r5
 883 011e FFF7FEFF 		bl	TM_UpdateCmd
 884              	.LVL79:
 420:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM->PSCR = wPSCR;
 885              		.loc 1 420 5 is_stmt 1 view .LVU213
 420:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     BUZZER_TM->PSCR = wPSCR;
 886              		.loc 1 420 20 is_stmt 0 view .LVU214
 887 0122 C5F88840 		str	r4, [r5, #136]
 421:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     *pCHxCCR = wCHCCR;
 888              		.loc 1 421 5 is_stmt 1 view .LVU215
 421:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     *pCHxCCR = wCHCCR;
 889              		.loc 1 421 21 is_stmt 0 view .LVU216
 890 0126 C5F88470 		str	r7, [r5, #132]
 422:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_UpdateCmd(BUZZER_TM, ENABLE);
 891              		.loc 1 422 5 is_stmt 1 view .LVU217
 422:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****     TM_UpdateCmd(BUZZER_TM, ENABLE);
 892              		.loc 1 422 14 is_stmt 0 view .LVU218
 893 012a 064B     		ldr	r3, .L37+12
 894 012c 1E60     		str	r6, [r3]
 423:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   }
 895              		.loc 1 423 5 is_stmt 1 view .LVU219
 896 012e 0121     		movs	r1, #1
 897 0130 2846     		mov	r0, r5
 898 0132 FFF7FEFF 		bl	TM_UpdateCmd
 899              	.LVL80:
 900              	.LBE9:
 425:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** 
 901              		.loc 1 425 1 is_stmt 0 view .LVU220
 902 0136 ECE7     		b	.L32
 903              	.L38:
 904              		.align	2
 905              	.L37:
 906 0138 1F85EB51 		.word	1374389535
 907 013c 00D00240 		.word	1073926144
 908 0140 00000B40 		.word	1074462720
 909 0144 94D00240 		.word	1073926292
 910              		.cfi_endproc
 911              	.LFE73:
 913              		.section	.text.HT32F_DVB_BuzzerOutputCmd,"ax",%progbits
 914              		.align	1
 915              		.global	HT32F_DVB_BuzzerOutputCmd
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 919              		.fpu softvfp
 921              	HT32F_DVB_BuzzerOutputCmd:
 922              	.LVL81:
 923              	.LFB74:
ARM GAS  /tmp/cchrzFwS.s 			page 52


 433:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_ChannelConfig(BUZZER_TM, BUZZER_TM_CHANNEL, (TM_CHCTL_Enum) Control);
 924              		.loc 1 433 1 is_stmt 1 view -0
 925              		.cfi_startproc
 926              		@ args = 0, pretend = 0, frame = 0
 927              		@ frame_needed = 0, uses_anonymous_args = 0
 433:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c ****   TM_ChannelConfig(BUZZER_TM, BUZZER_TM_CHANNEL, (TM_CHCTL_Enum) Control);
 928              		.loc 1 433 1 is_stmt 0 view .LVU222
 929 0000 08B5     		push	{r3, lr}
 930              	.LCFI16:
 931              		.cfi_def_cfa_offset 8
 932              		.cfi_offset 3, -8
 933              		.cfi_offset 14, -4
 934 0002 0246     		mov	r2, r0
 434:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 935              		.loc 1 434 3 is_stmt 1 view .LVU223
 936 0004 0121     		movs	r1, #1
 937 0006 0248     		ldr	r0, .L41
 938              	.LVL82:
 434:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** }
 939              		.loc 1 434 3 is_stmt 0 view .LVU224
 940 0008 FFF7FEFF 		bl	TM_ChannelConfig
 941              	.LVL83:
 435:Drivers/utilities/HT32_Board/ht32f1xxxx_board_01.c **** #endif
 942              		.loc 1 435 1 view .LVU225
 943 000c 08BD     		pop	{r3, pc}
 944              	.L42:
 945 000e 00BF     		.align	2
 946              	.L41:
 947 0010 00D00240 		.word	1073926144
 948              		.cfi_endproc
 949              	.LFE74:
 951              		.global	gCOMInfo
 952              		.global	BUTTON_EXTI_CH
 953              		.global	BUTTON_AFIO_MODE
 954              		.global	BUTTON_GPIO_PIN
 955              		.global	BUTTON_GPIO_ID
 956              		.global	LED_AFIO_MODE
 957              		.global	LED_GPIO_PIN
 958              		.global	LED_GPIO_ID
 959              		.global	GPIO_PORT
 960              		.section	.rodata.BUTTON_AFIO_MODE,"a"
 961              		.align	2
 962              		.set	.LANCHOR6,. + 0
 965              	BUTTON_AFIO_MODE:
 966 0000 01       		.byte	1
 967 0001 00       		.byte	0
 968 0002 00       		.byte	0
 969              		.section	.rodata.BUTTON_EXTI_CH,"a"
 970              		.align	2
 971              		.set	.LANCHOR7,. + 0
 974              	BUTTON_EXTI_CH:
 975 0000 0F0109   		.ascii	"\017\001\011"
 976              		.section	.rodata.BUTTON_GPIO_ID,"a"
 977              		.align	2
 978              		.set	.LANCHOR4,. + 0
 981              	BUTTON_GPIO_ID:
 982 0000 020301   		.ascii	"\002\003\001"
ARM GAS  /tmp/cchrzFwS.s 			page 53


 983              		.section	.rodata.BUTTON_GPIO_PIN,"a"
 984              		.align	2
 985              		.set	.LANCHOR5,. + 0
 988              	BUTTON_GPIO_PIN:
 989 0000 0080     		.short	-32768
 990 0002 0200     		.short	2
 991 0004 0002     		.short	512
 992              		.section	.rodata.GPIO_PORT,"a"
 993              		.align	2
 994              		.set	.LANCHOR1,. + 0
 997              	GPIO_PORT:
 998 0000 00000B40 		.word	1074462720
 999 0004 00200B40 		.word	1074470912
 1000 0008 00400B40 		.word	1074479104
 1001 000c 00600B40 		.word	1074487296
 1002 0010 00000000 		.word	0
 1003 0014 00000000 		.word	0
 1004              		.section	.rodata.LED_AFIO_MODE,"a"
 1005              		.align	2
 1006              		.set	.LANCHOR3,. + 0
 1009              	LED_AFIO_MODE:
 1010 0000 000000   		.space	3
 1011              		.section	.rodata.LED_GPIO_ID,"a"
 1012              		.align	2
 1013              		.set	.LANCHOR0,. + 0
 1016              	LED_GPIO_ID:
 1017 0000 030301   		.ascii	"\003\003\001"
 1018              		.section	.rodata.LED_GPIO_PIN,"a"
 1019              		.align	2
 1020              		.set	.LANCHOR2,. + 0
 1023              	LED_GPIO_PIN:
 1024 0000 0100     		.short	1
 1025 0002 0400     		.short	4
 1026 0004 4000     		.short	64
 1027              		.section	.rodata.gCOMInfo,"a"
 1028              		.align	2
 1029              		.set	.LANCHOR8,. + 0
 1032              	gCOMInfo:
 1033 0000 00000040 		.word	1073741824
 1034 0004 00       		.byte	0
 1035 0005 00       		.space	1
 1036 0006 0400     		.short	4
 1037 0008 06       		.byte	6
 1038 0009 00       		.space	1
 1039 000a 00       		.byte	0
 1040 000b 00       		.space	1
 1041 000c 0800     		.short	8
 1042 000e 06       		.byte	6
 1043 000f 00       		.space	1
 1044              		.text
 1045              	.Letext0:
 1046              		.file 3 "Drivers/Device/Holtek/HT32F1xxxx/Include/ht32f1xxxx_01.h"
 1047              		.file 4 "/mnt/d/Esp32/EspressifTools/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machi
 1048              		.file 5 "/mnt/d/Esp32/EspressifTools/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_
 1049              		.file 6 "Drivers/Device/Holtek/HT32F1xxxx/Include/system_ht32f1xxxx_01.h"
 1050              		.file 7 "/mnt/d/Esp32/EspressifTools/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/l
 1051              		.file 8 "/mnt/d/Esp32/EspressifTools/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_
ARM GAS  /tmp/cchrzFwS.s 			page 54


 1052              		.file 9 "/mnt/d/Esp32/EspressifTools/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1
 1053              		.file 10 "/mnt/d/Esp32/EspressifTools/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/
 1054              		.file 11 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_ckcu.h"
 1055              		.file 12 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_exti.h"
 1056              		.file 13 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_gpio.h"
 1057              		.file 14 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_tm_type.h"
 1058              		.file 15 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_tm.h"
 1059              		.file 16 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_usart.h"
 1060              		.file 17 "Drivers/HT32F1xxxx_Driver/inc/ht32_rand.h"
 1061              		.file 18 "Drivers/utilities/HT32_board/ht32f1654_dvb.h"
 1062              		.file 19 "Drivers/HT32F1xxxx_Driver/inc/ht32f1xxxx_mctm.h"
ARM GAS  /tmp/cchrzFwS.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ht32f1xxxx_board_01.c
     /tmp/cchrzFwS.s:16     .text._HT32F_DVB_ClockConfig:0000000000000000 $t
     /tmp/cchrzFwS.s:23     .text._HT32F_DVB_ClockConfig:0000000000000000 _HT32F_DVB_ClockConfig
     /tmp/cchrzFwS.s:95     .text.HT32F_DVB_LEDOn:0000000000000000 $t
     /tmp/cchrzFwS.s:102    .text.HT32F_DVB_LEDOn:0000000000000000 HT32F_DVB_LEDOn
     /tmp/cchrzFwS.s:127    .text.HT32F_DVB_LEDOn:0000000000000014 $d
     /tmp/cchrzFwS.s:134    .text.HT32F_DVB_LEDOff:0000000000000000 $t
     /tmp/cchrzFwS.s:141    .text.HT32F_DVB_LEDOff:0000000000000000 HT32F_DVB_LEDOff
     /tmp/cchrzFwS.s:166    .text.HT32F_DVB_LEDOff:0000000000000014 $d
     /tmp/cchrzFwS.s:173    .text.HT32F_DVB_LEDInit:0000000000000000 $t
     /tmp/cchrzFwS.s:180    .text.HT32F_DVB_LEDInit:0000000000000000 HT32F_DVB_LEDInit
     /tmp/cchrzFwS.s:259    .text.HT32F_DVB_LEDInit:0000000000000054 $d
     /tmp/cchrzFwS.s:267    .text.HT32F_DVB_LEDToggle:0000000000000000 $t
     /tmp/cchrzFwS.s:274    .text.HT32F_DVB_LEDToggle:0000000000000000 HT32F_DVB_LEDToggle
     /tmp/cchrzFwS.s:302    .text.HT32F_DVB_LEDToggle:0000000000000018 $d
     /tmp/cchrzFwS.s:309    .text.HT32F_DVB_PBInit:0000000000000000 $t
     /tmp/cchrzFwS.s:316    .text.HT32F_DVB_PBInit:0000000000000000 HT32F_DVB_PBInit
     /tmp/cchrzFwS.s:496    .text.HT32F_DVB_PBInit:00000000000000bc $d
     /tmp/cchrzFwS.s:507    .text.HT32F_DVB_PBGetState:0000000000000000 $t
     /tmp/cchrzFwS.s:514    .text.HT32F_DVB_PBGetState:0000000000000000 HT32F_DVB_PBGetState
     /tmp/cchrzFwS.s:545    .text.HT32F_DVB_PBGetState:0000000000000018 $d
     /tmp/cchrzFwS.s:552    .text.HT32F_DVB_COMInit:0000000000000000 $t
     /tmp/cchrzFwS.s:559    .text.HT32F_DVB_COMInit:0000000000000000 HT32F_DVB_COMInit
     /tmp/cchrzFwS.s:649    .text.HT32F_DVB_COMInit:0000000000000068 $d
     /tmp/cchrzFwS.s:654    .text.HT32F_DVB_BuzzerFun:0000000000000000 $t
     /tmp/cchrzFwS.s:661    .text.HT32F_DVB_BuzzerFun:0000000000000000 HT32F_DVB_BuzzerFun
     /tmp/cchrzFwS.s:906    .text.HT32F_DVB_BuzzerFun:0000000000000138 $d
     /tmp/cchrzFwS.s:914    .text.HT32F_DVB_BuzzerOutputCmd:0000000000000000 $t
     /tmp/cchrzFwS.s:921    .text.HT32F_DVB_BuzzerOutputCmd:0000000000000000 HT32F_DVB_BuzzerOutputCmd
     /tmp/cchrzFwS.s:947    .text.HT32F_DVB_BuzzerOutputCmd:0000000000000010 $d
     /tmp/cchrzFwS.s:1032   .rodata.gCOMInfo:0000000000000000 gCOMInfo
     /tmp/cchrzFwS.s:974    .rodata.BUTTON_EXTI_CH:0000000000000000 BUTTON_EXTI_CH
     /tmp/cchrzFwS.s:965    .rodata.BUTTON_AFIO_MODE:0000000000000000 BUTTON_AFIO_MODE
     /tmp/cchrzFwS.s:988    .rodata.BUTTON_GPIO_PIN:0000000000000000 BUTTON_GPIO_PIN
     /tmp/cchrzFwS.s:981    .rodata.BUTTON_GPIO_ID:0000000000000000 BUTTON_GPIO_ID
     /tmp/cchrzFwS.s:1009   .rodata.LED_AFIO_MODE:0000000000000000 LED_AFIO_MODE
     /tmp/cchrzFwS.s:1023   .rodata.LED_GPIO_PIN:0000000000000000 LED_GPIO_PIN
     /tmp/cchrzFwS.s:1016   .rodata.LED_GPIO_ID:0000000000000000 LED_GPIO_ID
     /tmp/cchrzFwS.s:997    .rodata.GPIO_PORT:0000000000000000 GPIO_PORT
     /tmp/cchrzFwS.s:961    .rodata.BUTTON_AFIO_MODE:0000000000000000 $d
     /tmp/cchrzFwS.s:970    .rodata.BUTTON_EXTI_CH:0000000000000000 $d
     /tmp/cchrzFwS.s:977    .rodata.BUTTON_GPIO_ID:0000000000000000 $d
     /tmp/cchrzFwS.s:984    .rodata.BUTTON_GPIO_PIN:0000000000000000 $d
     /tmp/cchrzFwS.s:993    .rodata.GPIO_PORT:0000000000000000 $d
     /tmp/cchrzFwS.s:1005   .rodata.LED_AFIO_MODE:0000000000000000 $d
     /tmp/cchrzFwS.s:1012   .rodata.LED_GPIO_ID:0000000000000000 $d
     /tmp/cchrzFwS.s:1019   .rodata.LED_GPIO_PIN:0000000000000000 $d
     /tmp/cchrzFwS.s:1028   .rodata.gCOMInfo:0000000000000000 $d

UNDEFINED SYMBOLS
CKCU_PeripClockConfig
AFIO_GPxConfig
GPIO_PullResistorConfig
GPIO_DriveConfig
GPIO_DirectionConfig
GPIO_InputConfig
ARM GAS  /tmp/cchrzFwS.s 			page 56


AFIO_EXTISourceConfig
EXTI_Init
EXTI_IntConfig
GPIO_ReadInBit
USART_Init
USART_TxRxCmd
CKCU_GetClocksFrequency
TM_DeInit
TM_TimeBaseStructInit
TM_TimeBaseInit
TM_ClearFlag
TM_OutputStructInit
TM_OutputInit
TM_CHCCRPreloadConfig
TM_CRRPreloadCmd
MCTM_CHMOECmd
TM_Cmd
TM_UpdateCmd
TM_ChannelConfig
