INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Thu Aug  1 15:18:31 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 oehb6/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller0/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.177ns (33.919%)  route 2.293ns (66.081%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=602, unset)          0.537     0.537    oehb6/fifo/clk
                         FDRE                                         r  oehb6/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  oehb6/fifo/Head_reg[0]/Q
                         net (fo=5, unplaced)         0.555     1.267    oehb6/fifo/Memory_reg_0_3_0_0/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.123     1.390 r  oehb6/fifo/Memory_reg_0_3_0_0/DP/O
                         net (fo=3, unplaced)         0.288     1.678    oehb6/tehb/fifo_dataOut
                         LUT3 (Prop_lut3_I2_O)        0.043     1.721 r  oehb6/tehb/out_address0[7]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.281     2.002    oehb6/tehb/out_address0[7]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.045 r  oehb6/tehb/out_address0[7]_INST_0_i_1/O
                         net (fo=52, unplaced)        0.353     2.398    tehb11/reg_value_reg
                         LUT5 (Prop_lut5_I2_O)        0.043     2.441 r  tehb11/minusOp__0_carry_i_1/O
                         net (fo=1, unplaced)         0.497     2.938    mem_controller0/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.191 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.198    mem_controller0/minusOp__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.252 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.252    mem_controller0/minusOp__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.306 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.306    mem_controller0/minusOp__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.360 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.360    mem_controller0/minusOp__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.414 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.414    mem_controller0/minusOp__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.468 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.468    mem_controller0/minusOp__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.522 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.522    mem_controller0/minusOp__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     3.695 r  mem_controller0/minusOp__0_carry__6/O[1]
                         net (fo=2, unplaced)         0.312     4.007    mem_controller0/counter[29]
                         FDCE                                         r  mem_controller0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=602, unset)          0.510     4.510    mem_controller0/clk
                         FDCE                                         r  mem_controller0/counter_reg[29]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_D)       -0.141     4.334    mem_controller0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  0.327    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2476.297 ; gain = 252.082 ; free physical = 187667 ; free virtual = 249387
