#include "qemu/osdep.h"
#include "qapi/error.h"
#include "cpu.h"
#include "core.h"
#include "hw/hw.h"
#include "hw/boards.h"
#include "sysemu/sysemu.h"
#include "exec/address-spaces.h"
#include "hw/pci/pci_host.h"
#include "hw/pci/pci.h"
#include "hw/char/serial.h"
#include "hw/irq.h"
#include "net/net.h"
#include "hw/usb.h"
#include "hw/ide/pci.h"
#include "hw/ide/ahci.h"
#include "sysemu/numa.h"
#include "sysemu/kvm.h"
#include "hw/rtc/sun4v-rtc.h"
#include "hw/pci/msi.h"
#include "hw/sw64/sw64_iommu.h"

#define TYPE_SWBOARD_PCI_HOST_BRIDGE "core_board-pcihost"
#define SWBOARD_PCI_HOST_BRIDGE(obj) \
    OBJECT_CHECK(BoardState, (obj), TYPE_SWBOARD_PCI_HOST_BRIDGE)

#define MAX_IDE_BUS 2
#define SW_PIN_TO_IRQ 16

typedef struct SWBoard {
    SW64CPU *cpu[MAX_CPUS_CORE3];
} SWBoard;

typedef struct BoardState {
    PCIHostState parent_obj;

    SWBoard sboard;
    uint64_t expire_time;
} BoardState;

typedef struct TimerState {
    void *opaque;
    int order;
} TimerState;

#ifndef CONFIG_KVM
static void swboard_alarm_timer(void *opaque)
{
    TimerState *ts = (TimerState *)((uintptr_t)opaque);
    BoardState *bs = (BoardState *)((uintptr_t)ts->opaque);

    int cpu = ts->order;
    cpu_interrupt(CPU(bs->sboard.cpu[cpu]), CPU_INTERRUPT_TIMER);
}
#endif

static PCIINTxRoute sw_route_intx_pin_to_irq(void *opaque, int pin)
{
       PCIINTxRoute route;

       route.mode = PCI_INTX_ENABLED;
       route.irq = SW_PIN_TO_IRQ;
       return route;
}

static uint64_t convert_bit(int n)
{
    uint64_t ret = (1UL << n) - 1;

    if (n == 64)
        ret = 0xffffffffffffffffUL;
    return ret;
}

static uint64_t mcu_read(void *opaque, hwaddr addr, unsigned size)
{
    MachineState *ms = MACHINE(qdev_get_machine());
    unsigned int smp_cpus = ms->smp.cpus;
    uint64_t ret = 0;
    switch (addr) {
    case 0x0000:
    /* CG_ONLINE */
        {
            int i;
            for (i = 0; i < smp_cpus; i = i + 4)
                ret |= (1UL << i);
        }
        break;
    /*IO_START*/
    case 0x1300:
        ret = 0x1;
        break;
    case 0x3780:
    /* MC_ONLINE */
        ret = convert_bit(smp_cpus);
        break;
    case 0x0900:
    /* CPUID */
        ret = 0;
        break;
    case 0x1180:
    /* LONGTIME */
        ret = qemu_clock_get_ns(QEMU_CLOCK_HOST) / 80;
        break;
    case 0x4900:
    /* MC_CONFIG */
        break;
    case 0x0780:
    /* CORE_ONLINE */
        ret = convert_bit(smp_cpus);
        break;
    case 0x0680:
    /* INIT_CTL */
        ret = 0x000003AE00000D28;
        break;
    default:
        fprintf(stderr, "Unsupported MCU addr: 0x%04lx\n", addr);
        return -1;
    }
    return ret;
}

static void mcu_write(void *opaque, hwaddr addr, uint64_t val, unsigned size)
{
#ifndef CONFIG_KVM
#ifdef CONFIG_DUMP_PRINTK
    uint64_t print_addr;
    uint32_t len;
    int i;

    if (addr == 0x40000) {
        print_addr = val & 0x7fffffff;
        len = (uint32_t)(val >> 32);
        uint8_t *buf;
        buf = malloc(len + 10);
        memset(buf, 0, len + 10);
        cpu_physical_memory_rw(print_addr, buf, len, 0);
        for (i = 0; i < len; i++)
            printf("%c", buf[i]);

        free(buf);
        return;
    }
#endif
#endif
}

static const MemoryRegionOps mcu_ops = {
    .read = mcu_read,
    .write = mcu_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid =
        {
            .min_access_size = 8,
            .max_access_size = 8,
        },
    .impl =
        {
            .min_access_size = 8,
            .max_access_size = 8,
        },
};

static uint64_t intpu_read(void *opaque, hwaddr addr, unsigned size)
{
    uint64_t ret = 0;
#ifndef CONFIG_KVM
    switch (addr) {
    case 0x180:
    /* LONGTIME */
        ret = qemu_clock_get_ns(QEMU_CLOCK_HOST) / 32;
        break;
    }
#endif
    return ret;
}

static void intpu_write(void *opaque, hwaddr addr, uint64_t val,
                        unsigned size)
{
#ifndef CONFIG_KVM
    BoardState *bs = (BoardState *)opaque;
    SW64CPU *cpu;
    switch (addr) {
    case 0x00:
        val &= 0x1f;
	cpu = bs->sboard.cpu[val];
	cpu->env.csr[II_REQ] = 0x100000;
	cpu_interrupt(CPU(cpu),CPU_INTERRUPT_IIMAIL);
	break;
    default:
        fprintf(stderr, "Unsupported IPU addr: 0x%04lx\n", addr);
        break;
    }
#endif
}

static const MemoryRegionOps intpu_ops = {
    .read = intpu_read,
    .write = intpu_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid =
        {
            .min_access_size = 8,
            .max_access_size = 8,
        },
    .impl =
        {
            .min_access_size = 8,
            .max_access_size = 8,
        },
};

static MemTxResult msi_read(void *opaque, hwaddr addr,
				uint64_t *data, unsigned size,
				MemTxAttrs attrs)
{
     return MEMTX_OK;
}

MemTxResult msi_write(void *opaque, hwaddr addr,
                      uint64_t value, unsigned size,
                      MemTxAttrs attrs)
{
#ifdef CONFIG_KVM
    int ret = 0;
    MSIMessage msg = {};

    msg.address = (uint64_t) addr + 0x8000fee00000;
    msg.data = (uint32_t) value;

    ret = kvm_irqchip_send_msi(kvm_state, msg);
    if (ret < 0) {
        fprintf(stderr, "KVM: injection failed, MSI lost (%s)\n",
                strerror(-ret));
    }
#endif
    return MEMTX_OK;
}

static const MemoryRegionOps msi_ops = {
   .read_with_attrs = msi_read,
   .write_with_attrs = msi_write,
   .endianness = DEVICE_LITTLE_ENDIAN,
   .valid =
       {
           .min_access_size = 1,
           .max_access_size = 8,
       },
   .impl =
       {
           .min_access_size = 1,
           .max_access_size = 8,
       },
};

static uint64_t ignore_read(void *opaque, hwaddr addr, unsigned size)
{
    return 1;
}

static void ignore_write(void *opaque, hwaddr addr, uint64_t v, unsigned size)
{
}

const MemoryRegionOps core3_pci_ignore_ops = {
    .read = ignore_read,
    .write = ignore_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid =
        {
            .min_access_size = 1,
            .max_access_size = 8,
        },
    .impl =
        {
            .min_access_size = 1,
            .max_access_size = 8,
        },
};

static uint64_t config_read(void *opaque, hwaddr addr, unsigned size)
{
    PCIBus *b = opaque;
    uint32_t trans_addr = 0;
    trans_addr |= ((addr >> 16) & 0xffff) << 8;
    trans_addr |= (addr & 0xff);
    return pci_data_read(b, trans_addr, size);
}

static void config_write(void *opaque, hwaddr addr, uint64_t val,
                         unsigned size)
{
    PCIBus *b = opaque;
    uint32_t trans_addr = 0;
    trans_addr |= ((addr >> 16) & 0xffff) << 8;
    trans_addr |= (addr & 0xff);
    pci_data_write(b, trans_addr, val, size);
}

const MemoryRegionOps core3_pci_config_ops = {
    .read = config_read,
    .write = config_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid =
        {
            .min_access_size = 1,
            .max_access_size = 8,
        },
    .impl =
        {
            .min_access_size = 1,
            .max_access_size = 8,
        },
};

static void cpu_irq_change(SW64CPU *cpu, uint64_t req)
{
    if (cpu != NULL) {
        CPUState *cs = CPU(cpu);
        if (req)
            cpu_interrupt(cs, CPU_INTERRUPT_HARD);
        else
            cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD);
    }
}

static void swboard_set_irq(void *opaque, int irq, int level)
{
    BoardState *bs = opaque;
    SW64CPU *cpu;
    int i;

    if (kvm_enabled()) {
        if (level == 0)
            return;
        kvm_set_irq(kvm_state, irq, level);
        return;
    }

    for (i = 0; i < 1; i++) {
        cpu = bs->sboard.cpu[i];
        if (cpu != NULL) {
            CPUState *cs = CPU(cpu);
            if (level)
                cpu_interrupt(cs, CPU_INTERRUPT_PCIE);
            else
                cpu_reset_interrupt(cs, CPU_INTERRUPT_PCIE);
        }
    }
}

static int swboard_map_irq(PCIDevice *d, int irq_num)
{
    /* In fact,the return value is the interrupt type passed to kernel,
     * so it must keep same with the type in do_entInt in kernel.
     */
    return 16;
}

static void serial_set_irq(void *opaque, int irq, int level)
{
    BoardState *bs = (BoardState *)opaque;
    MachineState *ms = MACHINE(qdev_get_machine());
    unsigned int smp_cpus = ms->smp.cpus;
    int i;
    if (level == 0)
        return;
    if (kvm_enabled()) {
        kvm_set_irq(kvm_state, irq, level);
        return;
    }
    for (i = 0; i < smp_cpus; i++) {
        if (bs->sboard.cpu[i])
            cpu_irq_change(bs->sboard.cpu[i], 1);
    }
}

void core3_board_init(SW64CPU *cpus[MAX_CPUS], MemoryRegion *ram)
{
    DeviceState *dev;
    BoardState *bs;
#ifndef CONFIG_KVM
    TimerState *ts;
#endif
    MemoryRegion *io_mcu = g_new(MemoryRegion, 1);
    MemoryRegion *io_intpu = g_new(MemoryRegion, 1);
    MemoryRegion *msi_ep = g_new(MemoryRegion, 1);
    qemu_irq serial_irq;
    uint64_t MB = 1024 * 1024;
    MemoryRegion *mem_ep = g_new(MemoryRegion, 1);
    MemoryRegion *mem_ep64 = g_new(MemoryRegion, 1);
    MemoryRegion *conf_piu0 = g_new(MemoryRegion, 1);
    MemoryRegion *io_ep = g_new(MemoryRegion, 1);

    MachineState *ms = MACHINE(qdev_get_machine());
    unsigned int smp_cpus = ms->smp.cpus;

    PCIBus *b;
    PCIHostState *phb;
    uint64_t GB = 1024 * MB;

    int i;
    dev = qdev_new(TYPE_SWBOARD_PCI_HOST_BRIDGE);
    phb = PCI_HOST_BRIDGE(dev);
    bs = SWBOARD_PCI_HOST_BRIDGE(dev);

#ifdef CONFIG_KVM
    if (kvm_has_gsi_routing())
        msi_nonbroken = true;
#endif

    for (i = 0; i < smp_cpus; ++i) {
        if (cpus[i] == NULL)
	    continue;
        bs->sboard.cpu[i] = cpus[i];
#ifndef CONFIG_KVM
	ts = g_new(TimerState, 1);
        ts->opaque = (void *) ((uintptr_t)bs);
        ts->order = i;
	cpus[i]->alarm_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, &swboard_alarm_timer, ts);
#endif
    }
    memory_region_add_subregion(get_system_memory(), 0, ram);

    memory_region_init_io(io_mcu, NULL, &mcu_ops, bs, "io_mcu", 16 * MB);
    memory_region_add_subregion(get_system_memory(), 0x803000000000ULL, io_mcu);

    memory_region_init_io(io_intpu, NULL, &intpu_ops, bs, "io_intpu", 1 * MB);
    memory_region_add_subregion(get_system_memory(), 0x802a00000000ULL,
                                io_intpu);

    memory_region_init_io(msi_ep, NULL, &msi_ops, bs, "msi_ep", 1 * MB);
    memory_region_add_subregion(get_system_memory(), 0x8000fee00000ULL, msi_ep);

    memory_region_init(mem_ep, OBJECT(bs), "pci0-mem", 0x890000000000ULL);
    memory_region_add_subregion(get_system_memory(), 0x880000000000ULL, mem_ep);

    memory_region_init_alias(mem_ep64, NULL, "mem_ep64", mem_ep, 0x888000000000ULL, 1ULL << 39);
    memory_region_add_subregion(get_system_memory(), 0x888000000000ULL, mem_ep64);

    memory_region_init_io(io_ep, OBJECT(bs), &core3_pci_ignore_ops, NULL,
                          "pci0-io-ep", 4 * GB);

    memory_region_add_subregion(get_system_memory(), 0x880100000000ULL, io_ep);
    b = pci_register_root_bus(dev, "pcie.0", swboard_set_irq, swboard_map_irq, bs,
                         mem_ep, io_ep, 0, 537, TYPE_PCIE_BUS);
    phb->bus = b;
    sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
    pci_bus_set_route_irq_fn(b, sw_route_intx_pin_to_irq);
    memory_region_init_io(conf_piu0, OBJECT(bs), &core3_pci_config_ops, b,
                          "pci0-ep-conf-io", 4 * GB);
    memory_region_add_subregion(get_system_memory(), 0x880600000000ULL,
                                conf_piu0);
#ifdef SW64_VT_IOMMU
    sw64_vt_iommu_init(b);
#endif
    for (i = 0; i < nb_nics; i++) {
        pci_nic_init_nofail(&nd_table[i], b, "e1000", NULL);
    }

    pci_vga_init(b);
#define MAX_SATA_PORTS 6
    PCIDevice *ahci;
    DriveInfo *hd[MAX_SATA_PORTS];
    ahci = pci_create_simple_multifunction(b, PCI_DEVFN(0x1f, 0), true,
                                TYPE_ICH9_AHCI);
    g_assert(MAX_SATA_PORTS == ahci_get_num_ports(ahci));
    ide_drive_get(hd, ahci_get_num_ports(ahci));
    ahci_ide_create_devs(ahci, hd);

    serial_irq = qemu_allocate_irq(serial_set_irq, bs, 12);
    if (serial_hd(0)) {
        serial_mm_init(get_system_memory(), 0x3F8 + 0x880100000000ULL, 0,
                       serial_irq, (1843200 >> 4), serial_hd(0),
                       DEVICE_LITTLE_ENDIAN);
    }
    pci_create_simple(phb->bus, -1, "nec-usb-xhci");
    sun4v_rtc_init(0x804910000000ULL);
}

static const TypeInfo swboard_pcihost_info = {
    .name = TYPE_SWBOARD_PCI_HOST_BRIDGE,
    .parent = TYPE_PCI_HOST_BRIDGE,
    .instance_size = sizeof(BoardState),
};

static void swboard_register_types(void)
{
    type_register_static(&swboard_pcihost_info);
}

type_init(swboard_register_types)
