/*
 * dma.h
 *
 *  Created on: 14-06-2012
 *      Author: Tomek
 */

#ifndef STM32L476_DMA_H_
#define STM32L476_DMA_H_

#include <stm32l476/stm32l476.h>

/* registers bases */
#define DMA1_BASE							(0x40020000)
/* channel bases */
#define DMA1_CHAN1_OFFS						(0x00000008)
#define DMA1_CHAN2_OFFS						(0x0000001c)
#define DMA1_CHAN3_OFFS						(0x00000030)
#define DMA1_CHAN4_OFFS						(0x00000044)
#define DMA1_CHAN5_OFFS						(0x00000058)
#define DMA1_CHAN6_OFFS						(0x0000006c)
#define DMA1_CHAN7_OFFS						(0x00000080)

/* register base */
#define DMA2_BASE							(0x40020400)
/* channel bases */
#define DMA2_CHAN1_OFFS						(0x00000008)
#define DMA2_CHAN2_OFFS						(0x0000001c)
#define DMA2_CHAN3_OFFS						(0x00000030)
#define DMA2_CHAN4_OFFS						(0x00000044)
#define DMA2_CHAN5_OFFS						(0x00000058)
#define DMA2_CHAN6_OFFS						(0x0000006c)
#define DMA2_CHAN7_OFFS						(0x00000080)

/* dma common registers */
#define DMA1								((dma_t *)DMA1_BASE)
#define DMA2								((dma_t *)DMA2_BASE)
/* dma channel */
#define DMA1C1								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN1_OFFS))
/* dma channel */
#define DMA1C2								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN2_OFFS))
/* dma channel */
#define DMA1C3								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN3_OFFS))
/* dma channel */
#define DMA1C4								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN4_OFFS))
/* dma channel */
#define DMA1C5								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN5_OFFS))
/* dma channel */
#define DMA1C6								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN6_OFFS))
/* dma channel */
#define DMA1C7								((dma_chan_t *)(DMA1_BASE + \
												DMA1_CHAN7_OFFS))
/* dma channel */
#define DMA2C1								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN1_OFFS))
/* dma channel */
#define DMA2C2								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN2_OFFS))
/* dma channel */
#define DMA2C3								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN3_OFFS))
/* dma channel */
#define DMA2C4								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN4_OFFS))
/* dma channel */
#define DMA2C5								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN5_OFFS))
/* dma channel */
#define DMA2C6								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN6_OFFS))
/* dma channel */
#define DMA2C7								((dma_chan_t *)(DMA2_BASE + \
												DMA2_CHAN7_OFFS))
/* registers */
typedef struct {
	reg32_t ISR;
	reg32_t IFCR;
	reg32_t RESERVED[40];
	reg32_t CSELR;
} __attribute__ ((packed)) dma_t;

/* DMA interrupt status register */
#define DMA_ISR_GIF1                        (0x00000001)
#define DMA_ISR_TCIF1                       (0x00000002)
#define DMA_ISR_HTIF1                       (0x00000004)
#define DMA_ISR_TEIF1                       (0x00000008)
#define DMA_ISR_GIF2                        (0x00000010)
#define DMA_ISR_TCIF2                       (0x00000020)
#define DMA_ISR_HTIF2                       (0x00000040)
#define DMA_ISR_TEIF2                       (0x00000080)
#define DMA_ISR_GIF3                        (0x00000100)
#define DMA_ISR_TCIF3                       (0x00000200)
#define DMA_ISR_HTIF3                       (0x00000400)
#define DMA_ISR_TEIF3                       (0x00000800)
#define DMA_ISR_GIF4                        (0x00001000)
#define DMA_ISR_TCIF4                       (0x00002000)
#define DMA_ISR_HTIF4                       (0x00004000)
#define DMA_ISR_TEIF4                       (0x00008000)
#define DMA_ISR_GIF5                        (0x00010000)
#define DMA_ISR_TCIF5                       (0x00020000)
#define DMA_ISR_HTIF5                       (0x00040000)
#define DMA_ISR_TEIF5                       (0x00080000)
#define DMA_ISR_GIF6                        (0x00100000)
#define DMA_ISR_TCIF6                       (0x00200000)
#define DMA_ISR_HTIF6                       (0x00400000)
#define DMA_ISR_TEIF6                       (0x00800000)
#define DMA_ISR_GIF7                        (0x01000000)
#define DMA_ISR_TCIF7                       (0x02000000)
#define DMA_ISR_HTIF7                       (0x04000000)
#define DMA_ISR_TEIF7                       (0x08000000)

/* DMA interrupt flag  clear register */
#define DMA_IFCR_CGIF1                      (0x00000001)
#define DMA_IFCR_CTCIF1                     (0x00000002)
#define DMA_IFCR_CHTIF1                     (0x00000004)
#define DMA_IFCR_CTEIF1                     (0x00000008)
#define DMA_IFCR_CGIF2                      (0x00000010)
#define DMA_IFCR_CTCIF2                     (0x00000020)
#define DMA_IFCR_CHTIF2                     (0x00000040)
#define DMA_IFCR_CTEIF2                     (0x00000080)
#define DMA_IFCR_CGIF3                      (0x00000100)
#define DMA_IFCR_CTCIF3                     (0x00000200)
#define DMA_IFCR_CHTIF3                     (0x00000400)
#define DMA_IFCR_CTEIF3                     (0x00000800)
#define DMA_IFCR_CGIF4                      (0x00001000)
#define DMA_IFCR_CTCIF4                     (0x00002000)
#define DMA_IFCR_CHTIF4                     (0x00004000)
#define DMA_IFCR_CTEIF4                     (0x00008000)
#define DMA_IFCR_CGIF5                      (0x00010000)
#define DMA_IFCR_CTCIF5                     (0x00020000)
#define DMA_IFCR_CHTIF5                     (0x00040000)
#define DMA_IFCR_CTEIF5                     (0x00080000)
#define DMA_IFCR_CGIF6                      (0x00100000)
#define DMA_IFCR_CTCIF6                     (0x00200000)
#define DMA_IFCR_CHTIF6                     (0x00400000)
#define DMA_IFCR_CTEIF6                     (0x00800000)
#define DMA_IFCR_CGIF7                      (0x01000000)
#define DMA_IFCR_CTCIF7                     (0x02000000)
#define DMA_IFCR_CHTIF7                     (0x04000000)
#define DMA_IFCR_CTEIF7                     (0x08000000)

/*  Bit definition for DMA_CSELR register  */
#define DMA_CSELR_C1S                       (0x0000000F)
#define DMA_CSELR_C2S                       (0x000000F0)
#define DMA_CSELR_C3S                       (0x00000F00)
#define DMA_CSELR_C4S                       (0x0000F000)
#define DMA_CSELR_C5S                       (0x000F0000)
#define DMA_CSELR_C6S                       (0x00F00000)
#define DMA_CSELR_C7S                       (0x0F000000)

/* registers */
typedef struct {
	reg32_t CCR;
	reg32_t CNDTR;
	reg32_t CPAR;
	reg32_t CMAR;
} dma_chan_t;

/* DMA channel x configuration register */
#define DMA_CCR_EN                         	(0x0001)
#define DMA_CCR_TCIE                       	(0x0002)
#define DMA_CCR_HTIE                       	(0x0004)
#define DMA_CCR_TEIE                       	(0x0008)
#define DMA_CCR_DIR                        	(0x0010)
#define DMA_CCR_CIRC                       	(0x0020)
#define DMA_CCR_PINC                       	(0x0040)
#define DMA_CCR_MINC                       	(0x0080)
#define DMA_CCR_PSIZE                      	(0x0300)
#define DMA_CCR_PSIZE_0                    	(0x0100)
#define DMA_CCR_PSIZE_1                    	(0x0200)
#define DMA_CCR_MSIZE                      	(0x0C00)
#define DMA_CCR_MSIZE_0                    	(0x0400)
#define DMA_CCR_MSIZE_1                    	(0x0800)
#define DMA_CCR_PL                         	(0x3000)
#define DMA_CCR_PL_0                       	(0x1000)
#define DMA_CCR_PL_1                       	(0x2000)
#define DMA_CCR_MEM2MEM                    	(0x4000)

/* DMA channel x number of data register */
#define DMA_CNDTR_NDT                      	(0xFFFF)

/* DMA channel x peripheral address register */
#define DMA_CPAR_PA                        	(0xFFFFFFFF)

/* DMA channel x memory address register */
#define DMA_CMAR_MA                        	(0xFFFFFFFF)

#endif /* STM32L476_DMA_H_ */
