/* SPDX-License-Identifier: Apache-2.0 */

#include <io.h>
#include <stdarg.h>
#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>
#include <types.h>

#include <timer.h>

#include <log.h>

#include <sys-clk.h>

static inline void set_pll_cpux_axi(void) {
    uint32_t reg_val;
    /* select CPUX  clock src: OSC24M,AXI divide ratio is 2, system apb clk ratio is 4 */
    writel((0 << 24) | (3 << 8) | (1 << 0), CCU_BASE + CCU_CPUX_AXI_CFG_REG);
    udelay(1);

    /* disable pll gating*/
    reg_val = readl(CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    reg_val &= ~(1 << 27);
    writel(reg_val, CCU_BASE + CCU_PLL_CPUX_CTRL_REG);

    /* set default val: clk is 1008M  ,PLL_OUTPUT= 24M*N/( M*P)*/
    reg_val = readl(CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    reg_val &= ~((0x3 << 16) | (0xff << 8) | (0x3 << 0));
    reg_val |= (41 << 8);
    writel(reg_val, CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    /* lock enable */
    reg_val = readl(CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    reg_val |= (1 << 29);
    writel(reg_val, CCU_BASE + CCU_PLL_CPUX_CTRL_REG);

    /*wait PLL_CPUX stable*/

    while (!(readl(CCU_BASE + CCU_PLL_CPUX_CTRL_REG) & (0x1 << 28)))
        ;
    sdelay(20);

    /* enable pll gating*/
    reg_val = readl(CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    reg_val |= (1 << 27);
    writel(reg_val, CCU_BASE + CCU_PLL_CPUX_CTRL_REG);

    /* lock disable */
    reg_val = readl(CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    reg_val &= ~(1 << 29);
    writel(reg_val, CCU_BASE + CCU_PLL_CPUX_CTRL_REG);

    /*set and change cpu clk src to PLL_CPUX,  PLL_CPUX:AXI0 = 408M:136M*/
    reg_val = readl(CCU_BASE + CCU_CPUX_AXI_CFG_REG);
    reg_val &= ~(0x03 << 24);
    reg_val |= (0x03 << 24);
    writel(reg_val, CCU_BASE + CCU_CPUX_AXI_CFG_REG);
    udelay(1);
}

static inline void set_pll_periph0(void) {
    uint32_t reg_val;

    if ((1U << 31) & readl(CCU_BASE + CCU_PLL_PERI0_CTRL_REG)) {
        /*fel has enable pll_periph0*/
        printk_debug("periph0 has been enabled\n");
        return;
    }

    /* set default val*/
    writel(0x63 << 8, CCU_BASE + CCU_PLL_PERI0_CTRL_REG);

    /* lock enable */
    reg_val = readl(CCU_BASE + CCU_PLL_PERI0_CTRL_REG);
    reg_val |= (1 << 29);
    writel(reg_val, CCU_BASE + CCU_PLL_PERI0_CTRL_REG);

    /* enabe PLL: 600M(1X)  1200M(2x) 2400M(4X) */
    reg_val = readl(CCU_BASE + CCU_PLL_PERI0_CTRL_REG);
    reg_val |= (1 << 31);
    writel(reg_val, CCU_BASE + CCU_PLL_PERI0_CTRL_REG);

    while (!(readl(CCU_BASE + CCU_PLL_PERI0_CTRL_REG) & (0x1 << 28)))
        ;
    sdelay(20);

    /* lock disable */
    reg_val = readl(CCU_BASE + CCU_PLL_PERI0_CTRL_REG);
    reg_val &= (~(1 << 29));
    writel(reg_val, CCU_BASE + CCU_PLL_PERI0_CTRL_REG);
}

static inline void set_ahb(void) {
    /* PLL6:AHB1:APB1 = 600M:200M:100M */
    writel((2 << 0) | (0 << 8), CCU_BASE + CCU_PSI_AHB1_AHB2_CFG_REG);
    writel((0x03 << 24) | readl(CCU_BASE + CCU_PSI_AHB1_AHB2_CFG_REG),
           CCU_BASE + CCU_PSI_AHB1_AHB2_CFG_REG);
    udelay(1);
    /*PLL6:AHB3 = 600M:200M*/
    writel((2 << 0) | (0 << 8), CCU_BASE + CCU_AHB3_CFG_GREG);
    writel((0x03 << 24) | readl(CCU_BASE + CCU_AHB3_CFG_GREG), CCU_BASE + CCU_AHB3_CFG_GREG);
}

static inline void set_apb(void) {
    /*PLL6:APB1 = 600M:100M */
    writel((2 << 0) | (1 << 8), CCU_BASE + CCU_APB1_CFG_GREG);
    writel((0x03 << 24) | readl(CCU_BASE + CCU_APB1_CFG_GREG), CCU_BASE + CCU_APB1_CFG_GREG);
    udelay(1);
}

static inline void set_pll_dma(void) {
    /*dma reset*/
    writel(readl(CCU_BASE + CCU_DMA_BGR_REG) | (1 << 16), CCU_BASE + CCU_DMA_BGR_REG);
    udelay(20);
    /*gating clock for dma pass*/
    writel(readl(CCU_BASE + CCU_DMA_BGR_REG) | (1 << 0), CCU_BASE + CCU_DMA_BGR_REG);
}

static inline void set_pll_mbus(void) {
    uint32_t reg_val;

    /*reset mbus domain*/
    reg_val = 1 << 30;
    writel(1 << 30, CCU_BASE + CCU_MBUS_CFG_REG);
    udelay(1);

    /* set MBUS div */
    reg_val = readl(CCU_BASE + CCU_MBUS_CFG_REG);
    reg_val |= (2 << 0);
    writel(reg_val, CCU_BASE + CCU_MBUS_CFG_REG);
    udelay(1);

    /* set MBUS clock source to pll6(2x), mbus=pll6/(m+1) = 400M*/
    reg_val = readl(CCU_BASE + CCU_MBUS_CFG_REG);
    reg_val |= (1 << 24);
    writel(reg_val, CCU_BASE + CCU_MBUS_CFG_REG);
    udelay(1);

    /* open MBUS clock */
    reg_val = readl(CCU_BASE + CCU_MBUS_CFG_REG);
    reg_val |= (0X01 << 31);
    writel(reg_val, CCU_BASE + CCU_MBUS_CFG_REG);
    udelay(1);
}

static inline void set_circuits_analog(void) {
    /* calibration circuits analog enable */
    setbits_le32(VDD_SYS_PWROFF_GATING_REG, 0x01 << VDD_ADDA_OFF_GATING);
    udelay(1);

    setbits_le32(RES_CAL_CTRL_REG, 0x01 << CAL_ANA_EN);
    udelay(1);

    clrbits_le32(RES_CAL_CTRL_REG, 0x01 << CAL_EN);
    udelay(1);

    setbits_le32(RES_CAL_CTRL_REG, 0x01 << CAL_EN);
    udelay(1);
}

static inline void set_iommu_auto_gating(void) {
    /*gating clock for iommu*/
    writel(0x01, CCU_BASE + CCU_IOMMU_BGR_REG);
    /*enable auto gating*/
    writel(0x01, IOMMU_AUTO_GATING_REG);
}

static inline void set_platform_config(void) {
    set_circuits_analog();
    set_iommu_auto_gating();
}


static inline void set_modules_clock(void) {
    uint32_t reg_val, i;
    uint32_t ccmu_pll_addr[] = {
            CCU_BASE + CCU_PLL_PERI0_CTRL_REG,
            CCU_BASE + CCU_PLL_PERI1_CTRL_REG,
            CCU_BASE + CCU_PLL_GPU_CTRL_REG,
            CCU_BASE + CCU_PLL_VIDE00_CTRL_REG,
            CCU_BASE + CCU_PLL_VIDE01_CTRL_REG,
            CCU_BASE + CCU_PLL_VIDE02_CTRL_REG,
            CCU_BASE + CCU_PLL_VIDE03_CTRL_REG,
            CCU_BASE + CCU_PLL_VE_CTRL_REG,
            CCU_BASE + CCU_PLL_COM_CTRL_REG,
            CCU_BASE + CCU_PLL_AUDIO_CTRL_REG,
    };

    for (i = 0; i < sizeof(ccmu_pll_addr) / sizeof(ccmu_pll_addr[0]); i++) {
        reg_val = readl(ccmu_pll_addr[i]);
        if (!(reg_val & (1 << 31))) {
            writel(reg_val, ccmu_pll_addr[i]);

            reg_val = readl(ccmu_pll_addr[i]);
            writel(reg_val | (1 << 31), ccmu_pll_addr[i]);
            /* lock enable */
            reg_val = readl(ccmu_pll_addr[i]);
            reg_val |= (1 << 29);
            writel(reg_val, ccmu_pll_addr[i]);

            while (!(readl(ccmu_pll_addr[i]) & (0x1 << 28)))
                ;
            udelay(20);

            reg_val = readl(ccmu_pll_addr[i]);
            reg_val &= ~(1 << 29);
            writel(reg_val, ccmu_pll_addr[i]);
        }
    }
}

void sunxi_clk_init(void)  {
    printk_debug("Set SoC 1855 (A133/R818) CLK Start.\n");
    set_platform_config();
    set_pll_cpux_axi();
    set_pll_periph0();
    set_ahb();
    set_apb();
    set_pll_dma();
    set_pll_mbus();
    set_modules_clock();
    printk_debug("set pll end\n");
    return;
}

uint32_t sunxi_clk_get_peri1x_rate() {
    uint32_t reg32;
    uint8_t plln, pllm, p0;

    /* PLL PERI */
    reg32 = read32(CCU_BASE + CCU_PLL_PERI0_CTRL_REG);
    if (reg32 & (1 << 31)) {
        plln = ((reg32 >> 8) & 0xff) + 1;
        pllm = (reg32 & 0x01) + 1;
        p0 = ((reg32 >> 16) & 0x03) + 1;

        return ((((24 * plln) / (pllm * p0))) * 1000 * 1000);
    }

    return 0;
}

void sunxi_clk_reset(void) {
    uint32_t reg_val;

    /*set ahb,apb to default, use OSC24M*/
    reg_val = readl(CCU_BASE + CCU_PSI_AHB1_AHB2_CFG_REG);
    reg_val &= (~(0x3 << 24));
    writel(reg_val, CCU_BASE + CCU_PSI_AHB1_AHB2_CFG_REG);

    reg_val = readl(CCU_BASE + CCU_APB1_CFG_GREG);
    reg_val &= (~(0x3 << 24));
    writel(reg_val, CCU_BASE + CCU_APB1_CFG_GREG);

    /*set cpux pll to default,use OSC24M*/
    writel(0x0301, CCU_BASE + CCU_CPUX_AXI_CFG_REG);
    return;
}

void sunxi_clk_dump() {
    uint32_t reg32;
    uint32_t cpu_clk_src;
    uint32_t plln, pllm;
    uint8_t p0;
    uint8_t p1;
    const char *clock_str;

    /* PLL CPU */
    reg32 = read32(CCU_BASE + CCU_CPUX_AXI_CFG_REG);
    cpu_clk_src = (reg32 >> 24) & 0x7;

    switch (cpu_clk_src) {
        case 0x0:
            clock_str = "OSC24M";
            break;

        case 0x1:
            clock_str = "CLK32";
            break;

        case 0x2:
            clock_str = "CLK16M_RC";
            break;

        case 0x3:
            clock_str = "PLL_CPU";
            break;

        case 0x4:
            clock_str = "PLL_PERI0(1X)";
            break;

        default:
            clock_str = "reserved";
    }

    reg32 = read32(CCU_BASE + CCU_PLL_CPUX_CTRL_REG);
    p0 = (reg32 >> 16) & 0x03;
    if (p0 == 0) {
        p1 = 1;
    } else if (p0 == 1) {
        p1 = 2;
    } else if (p0 == 2) {
        p1 = 4;
    } else {
        p1 = 1;
    }

    printk_debug("CLK: CPU PLL=%s FREQ=%luMHz\r\n", clock_str, ((((reg32 >> 8) & 0xff) + 1) * 24 / p1));

    /* PLL PERIx */
    reg32 = read32(CCU_BASE + CCU_PLL_PERI0_CTRL_REG);
    if (reg32 & (1 << 31)) {
        plln = ((reg32 >> 8) & 0xff) + 1;
        pllm = (reg32 & 0x01) + 1;
        p0 = ((reg32 >> 16) & 0x03) + 1;
        p1 = ((reg32 >> 20) & 0x03) + 1;

        printk_debug("CLK: PLL_PERI0 (2X)=%luMHz, (1X)=%luMHz, (1200M)=%luMHz\r\n", (24 * plln) / (pllm * p0),
               (24 * plln) / (pllm * p0) >> 1, (24 * plln) / (pllm * p1));
    } else {
        printk_debug("CLK: PLL_PERI0 disabled\r\n");
    }

    /* PLL PERIx */
    reg32 = read32(CCU_BASE + CCU_PLL_PERI1_CTRL_REG);
    if (reg32 & (1 << 31)) {
        plln = ((reg32 >> 8) & 0xff) + 1;
        pllm = (reg32 & 0x01) + 1;
        p0 = ((reg32 >> 16) & 0x03) + 1;
        p1 = ((reg32 >> 20) & 0x03) + 1;

        printk_debug("CLK: PLL_PERI1 (2X)=%luMHz, (1X)=%luMHz, (1200M)=%luMHz\r\n", (24 * plln) / (pllm * p0),
               (24 * plln) / (pllm * p0) >> 1, (24 * plln) / (pllm * p1));
    } else {
        printk_debug("CLK: PLL_PERI1 disabled\r\n");
    }

    /* PLL DDR0 */
    reg32 = read32(CCU_BASE + CCU_PLL_DDR0_CTRL_REG);
    if (reg32 & (1 << 31)) {
        plln = ((reg32 >> 8) & 0xff) + 1;

        pllm = (reg32 & 0x01) + 1;
        p1 = ((reg32 >> 1) & 0x1) + 1;
        p0 = (reg32 & 0x01) + 1;

        printk_debug("CLK: PLL_DDR0=%luMHz\r\n", (24 * plln) / (p0 * p1));

    } else {
        printk_debug("CLK: PLL_DDR0 disabled\r\n");
    }


    /* PLL DDR1 */
    reg32 = read32(CCU_BASE + CCU_PLL_DDR1_CTRL_REG);
    if (reg32 & (1 << 31)) {
        plln = ((reg32 >> 8) & 0xff) + 1;

        pllm = (reg32 & 0x01) + 1;
        p1 = ((reg32 >> 1) & 0x1) + 1;
        p0 = (reg32 & 0x01) + 1;

        printk_debug("CLK: PLL_DDR1=%luMHz\r\n", (24 * plln) / (p0 * p1));

    } else {
        printk_debug("CLK: PLL_DDR1 disabled\r\n");
    }

    /* PLL HSIC */
    reg32 = read32(CCU_BASE + CCU_PLL_HSIC_CTRL_REG);
    if (reg32 & (1 << 31)) {
        plln = ((reg32 >> 8) & 0xff) + 1;

        pllm = (reg32 & 0x01) + 1;
        p1 = ((reg32 >> 1) & 0x1) + 1;
        p0 = (reg32 & 0x01) + 1;

        printk_debug("CLK: HSIC=%luMHz\r\n", (24 * plln) / (p0 * p1));

    } else {
        printk_debug("CLK: HSIC disabled\r\n");
    }
}