initSidebarItems({"mod":[["cr","Control register (DAC_CR)"],["dhr12l1","DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)"],["dhr12l2","DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)"],["dhr12ld","DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved"],["dhr12r1","DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)"],["dhr12r2","DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)"],["dhr12rd","Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved"],["dhr8r1","DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)"],["dhr8r2","DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)"],["dhr8rd","DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved"],["dor1","DAC channel1 data output register (DAC_DOR1)"],["dor2","DAC channel2 data output register (DAC_DOR2)"],["sr","DAC status register"],["swtrigr","DAC software trigger register (DAC_SWTRIGR)"]],"struct":[["Cr","Control register (DAC_CR)"],["Dhr12l1","DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)"],["Dhr12l2","DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)"],["Dhr12ld","DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved"],["Dhr12r1","DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)"],["Dhr12r2","DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)"],["Dhr12rd","Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved"],["Dhr8r1","DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)"],["Dhr8r2","DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)"],["Dhr8rd","DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved"],["Dor1","DAC channel1 data output register (DAC_DOR1)"],["Dor2","DAC channel2 data output register (DAC_DOR2)"],["RegisterBlock","Register block"],["Sr","DAC status register"],["Swtrigr","DAC software trigger register (DAC_SWTRIGR)"]]});