Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 676 components and 2850 component-terminals.
Notice 0:     Created 579 nets and 1498 connections.
Notice 0: Finished DEF file: gcd.def

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Max routing length: -1um
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 2874
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
Checking sinks/source...
Checking sinks/source... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 36
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 8469 obstacles in layer 1
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
Computing user defined layers adjustments... Done!
Running FastRoute...


Final usage/overflow report: 

[Overflow Report] Total Usage   : 3441
[Overflow Report] Total Capacity: 117668
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 3441
[INFO] Final number of vias : 2593
[INFO] Final usage 3D       : 11220
Getting results...
Getting results... Done!

Running FastRoute... Done!
 > Fixing long segments...
[WARNING] Max routing length not defined. Skipping...
[INFO] Total wirelength: 10168.200195 um
Net clk
 Pin capacitance: 0.00
 Wire capacitance: 17.58
 Total capacitance: 17.58
 Number of drivers: 1
 Number of loads: 35
 Number of pins: 36

Driver pins
 clk input port (0, 0)

Load pins
 _858_/CK input (DFF_X1) (0, 0)
 _859_/CK input (DFF_X1) (0, 0)
 _860_/CK input (DFF_X1) (0, 0)
 _861_/CK input (DFF_X1) (0, 0)
 _862_/CK input (DFF_X1) (0, 0)
 _863_/CK input (DFF_X1) (0, 0)
 _864_/CK input (DFF_X1) (0, 0)
 _865_/CK input (DFF_X1) (0, 0)
 _866_/CK input (DFF_X1) (0, 0)
 _867_/CK input (DFF_X1) (0, 0)
 _868_/CK input (DFF_X1) (0, 0)
 _869_/CK input (DFF_X1) (0, 0)
 _870_/CK input (DFF_X1) (0, 0)
 _871_/CK input (DFF_X1) (0, 0)
 _872_/CK input (DFF_X1) (0, 0)
 _873_/CK input (DFF_X1) (0, 0)
 _874_/CK input (DFF_X1) (0, 0)
 _875_/CK input (DFF_X1) (0, 0)
 _876_/CK input (DFF_X1) (0, 0)
 _877_/CK input (DFF_X1) (0, 0)
 _878_/CK input (DFF_X1) (0, 0)
 _879_/CK input (DFF_X1) (0, 0)
 _880_/CK input (DFF_X1) (0, 0)
 _881_/CK input (DFF_X1) (0, 0)
 _882_/CK input (DFF_X1) (0, 0)
 _883_/CK input (DFF_X1) (0, 0)
 _884_/CK input (DFF_X1) (0, 0)
 _885_/CK input (DFF_X1) (0, 0)
 _886_/CK input (DFF_X1) (0, 0)
 _887_/CK input (DFF_X1) (0, 0)
 _888_/CK input (DFF_X1) (0, 0)
 _889_/CK input (DFF_X1) (0, 0)
 _890_/CK input (DFF_X1) (0, 0)
 _891_/CK input (DFF_X1) (0, 0)
 _892_/CK input (DFF_X1) (0, 0)
