$date
	Mon Apr  4 16:50:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 4 ! alu_test_out [3:0] $end
$var reg 3 " op_test_code [2:0] $end
$var reg 4 # operand_test_1 [3:0] $end
$var reg 4 $ opperand_test_2 [3:0] $end
$scope module alu_model $end
$var wire 3 % opcode [2:0] $end
$var wire 4 & opperand_1 [3:0] $end
$var wire 4 ' opperand_2 [3:0] $end
$var reg 4 ( alu_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b11 &
b0 %
b1 $
b11 #
b0 "
b0 !
$end
#20
b100 !
b100 (
b1 "
b1 %
#40
b10 !
b10 (
b10 "
b10 %
#60
b1 !
b1 (
b11 "
b11 %
