Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Assigned Driver generic 1.00.a for instance packet_eval_output_0
packet_eval_output_0 has been added to the project
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - abort AXI bus automation because axi_interconnect_0 should not connect to more than 16 slaves
WARNING:EDK - abort AXI bus automation because axi_interconnect_0 should not connect to more than 16 slaves
WARNING:EDK - Please connect bus interface, set up port and generate address manually
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x74800000-0x7480ffff) nf10_switch_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x74800000-0x7480ffff) nf10_switch_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x74800000-0x7480ffff) nf10_switch_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x74800000-0x7480ffff) nf10_switch_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x74800000-0x7480ffff) nf10_switch_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Can't connect instance packet_eval_output_0 bus interface S_AXI to bus axi_interconnect_0
MAX_SLAVES exceeded for bus instance axi_interconnect_0, because there are already 16 slave instances are connected to axi_interconnect_0
ERROR:EDK - MAX_SLAVES exceeded for bus instance axi_interconnect_0, because there are already 16 slave instances are connected to axi_interconnect_0
ERROR:EDK:3694 - Could not connect bus interface S_AXI to axi_interconnect_0.
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Save project successfully
ERROR:EDK:1405 - File not found in any repository 'nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/cam.v'
nf10_switch_output_port_lookup_0 has been deleted from the project

********************************************************************************
At Local date and time: Thu Mar  5 18:41:17 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Trying to terminate Process...
Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Mar 10 20:57:36 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_intc -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 157 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_timebase_wdt_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 239 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_gpio_bpi_if -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 465 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:packet_eval_output_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 503 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:806 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 82: Syntax error near "reg".
ERROR:HDLCompiler:69 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 280: <sram_rd_vld> is not declared.
ERROR:HDLCompiler:271 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 281: Cannot index into non-array sram_rd_data
ERROR:HDLCompiler:271 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 282: Cannot index into non-array sram_rd_data
ERROR:HDLCompiler:271 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 283: Cannot index into non-array sram_rd_data
ERROR:HDLCompiler:271 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 284: Cannot index into non-array sram_rd_data
ERROR:HDLCompiler:69 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 307: <out_ready> is not declared.
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 331: Procedural assignment to a non-register sram_rd_addr is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 331: Procedural assignment to a non-register sram_rd_addr is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 332: Procedural assignment to a non-register sram_wr_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 332: Procedural assignment to a non-register sram_wr_data is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 333: Procedural assignment to a non-register sram_wr_addr is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 333: Procedural assignment to a non-register sram_wr_addr is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 334: Procedural assignment to a non-register sram_wr_req is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 334: Procedural assignment to a non-register sram_wr_req is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 10: Module <firewall> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   synthesis/system_packet_eval_output_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  39 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  38 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_axi_interconnect_0_wrapper.ngc ../system_axi_interconnect_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/axi_interconnect_0_wrapper/system_axi_interconnect_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_axi_interconnect_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_0_wrapper INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_0_wrapper.ngc ../system_nf1_cml_interface_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_0_wrapper/system_nf1_cml_interface_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  39 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_1_wrapper INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_1_wrapper.ngc ../system_nf1_cml_interface_1_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_1_wrapper/system_nf1_cml_interface_1_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_2_wrapper INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_2_wrapper.ngc ../system_nf1_cml_interface_2_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_2_wrapper/system_nf1_cml_interface_2_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  39 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_3_wrapper INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_3_wrapper.ngc ../system_nf1_cml_interface_3_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_3_wrapper/system_nf1_cml_interface_3_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  39 sec
Total CPU time to NGCBUILD completion:   18 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_bram_output_queues_0_wrapper
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_bram_output_queues_0_wrapper.ngc
../system_nf10_bram_output_queues_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_bram_output_queues_0_wrapper/system_nf10_bram_output_queues_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_bram_output_queues_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  22 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf10_bram_output_queues_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_input_arbiter_0_wrapper INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_input_arbiter_0_wrapper.ngc ../system_nf10_input_arbiter_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_input_arbiter_0_wrapper/system_nf10_input_arbiter_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_input_arbiter_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  19 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf10_input_arbiter_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dma_0_wrapper INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_dma_0_wrapper.ngc
../system_dma_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/dma_0_wrapper/system_dma_0_wrapper.ngc" ...
Executing edif2ngd -noa "dma_engine.edf" "dma_engine.ngo"
Release 14.6 - edif2ngd P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.6 edif2ngd P.68d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.6/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/14.6/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "dma_engine.ngo"...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

axi_gpio_bpi_if has been deleted from the project
axi_hwicap_0 has been deleted from the project
axi_timebase_wdt_0 has been deleted from the project
RS232_Uart_1 has been deleted from the project

********************************************************************************
At Local date and time: Tue Mar 10 22:09:23 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 12
slave(s) 

Checking port drivers...
ERROR:EDK:4078 - INSTANCE: system, PORT: bpi_addr_cmd, CONNECTOR:
   axi_gpio_0_GPIO_IO - connector name must have the same name as the port when
   a connection to the lower-level port lists the THREE_STATE=TRUE property -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 65 
ERROR:EDK:4078 - INSTANCE: system, PORT: bpi_data, CONNECTOR:
   axi_gpio_0_GPIO2_IO - connector name must have the same name as the port when
   a connection to the lower-level port lists the THREE_STATE=TRUE property -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 66 
WARNING:EDK:4180 - PORT: uart_tx, CONNECTOR: RS232_Uart_1_sout - No driver
   found. Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 14 
WARNING:EDK:4180 - PORT: Intr, CONNECTOR: axi_timebase_wdt_0_Timebase_Interrupt
   - No driver found. Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
WARNING:EDK:4180 - PORT: Intr, CONNECTOR: axi_timebase_wdt_0_WDT_Interrupt - No
   driver found. Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
WARNING:EDK:4180 - PORT: Intr, CONNECTOR: RS232_Interrupt - No driver found.
   Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: uart_rx, CONNECTOR: RS232_Uart_1_sin - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 15 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 
ERROR:EDK:4074 - INSTANCE: system, PORT: bpi_addr_cmd, CONNECTOR:
   axi_gpio_0_GPIO_IO - No driver found -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 65 
ERROR:EDK:4074 - INSTANCE: system, PORT: bpi_data, CONNECTOR:
   axi_gpio_0_GPIO2_IO - No driver found -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 66 
ERROR:EDK:4079 - INSTANCE: microblaze_0_intc, PORT: Intr, SIGNAL:
   axi_timebase_wdt_0_Timebase_Interrupt - sourceles/driverless signal defined
   in concatenation. Use 0b or 0x constant assignments to preserve concatenation
   signal width -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
ERROR:EDK:4079 - INSTANCE: microblaze_0_intc, PORT: Intr, SIGNAL:
   axi_timebase_wdt_0_WDT_Interrupt - sourceles/driverless signal defined in
   concatenation. Use 0b or 0x constant assignments to preserve concatenation
   signal width -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
ERROR:EDK:4079 - INSTANCE: microblaze_0_intc, PORT: Intr, SIGNAL:
   RS232_Interrupt - sourceles/driverless signal defined in concatenation. Use
   0b or 0x constant assignments to preserve concatenation signal width -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Tue Mar 10 22:11:00 2020
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_intc_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_interconnect_0_wrapper.ngc implementation/system_nf1_cml_interface_0_wrapper.ngc implementation/system_nf1_cml_interface_1_wrapper.ngc implementation/system_nf1_cml_interface_2_wrapper.ngc implementation/system_nf1_cml_interface_3_wrapper.ngc implementation/system_nf10_bram_output_queues_0_wrapper.ngc implementation/system_nf10_input_arbiter_0_wrapper.ngc implementation/system_dma_0_wrapper.ngc implementation/system_clock_generator_1_wrapper.ngc implementation/system_mdio_ctrl_0_wrapper.ngc implementation/system_nf10_identifier_0_wrapper.ngc implementation/system_packet_eval_output_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
WARNING:EDK:4164 - No Processor/Interconnect selected in current selection within Bus Interface Tab. Show Sub-System View feature is supported only for Processors and Interconnects. Select at least one Processor or Interconect to show Sub-System in Bus Interface Tab.
Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Mar 10 22:16:51 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 12
slave(s) 

Checking port drivers...
ERROR:EDK:4078 - INSTANCE: system, PORT: bpi_addr_cmd, CONNECTOR:
   axi_gpio_0_GPIO_IO - connector name must have the same name as the port when
   a connection to the lower-level port lists the THREE_STATE=TRUE property -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 65 
ERROR:EDK:4078 - INSTANCE: system, PORT: bpi_data, CONNECTOR:
   axi_gpio_0_GPIO2_IO - connector name must have the same name as the port when
   a connection to the lower-level port lists the THREE_STATE=TRUE property -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 66 
WARNING:EDK:4180 - PORT: uart_tx, CONNECTOR: RS232_Uart_1_sout - No driver
   found. Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 14 
WARNING:EDK:4180 - PORT: Intr, CONNECTOR: axi_timebase_wdt_0_Timebase_Interrupt
   - No driver found. Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
WARNING:EDK:4180 - PORT: Intr, CONNECTOR: axi_timebase_wdt_0_WDT_Interrupt - No
   driver found. Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
WARNING:EDK:4180 - PORT: Intr, CONNECTOR: RS232_Interrupt - No driver found.
   Port will be driven to GND -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: uart_rx, CONNECTOR: RS232_Uart_1_sin - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 15 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 
ERROR:EDK:4074 - INSTANCE: system, PORT: bpi_addr_cmd, CONNECTOR:
   axi_gpio_0_GPIO_IO - No driver found -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 65 
ERROR:EDK:4074 - INSTANCE: system, PORT: bpi_data, CONNECTOR:
   axi_gpio_0_GPIO2_IO - No driver found -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 66 
ERROR:EDK:4079 - INSTANCE: microblaze_0_intc, PORT: Intr, SIGNAL:
   axi_timebase_wdt_0_Timebase_Interrupt - sourceles/driverless signal defined
   in concatenation. Use 0b or 0x constant assignments to preserve concatenation
   signal width -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
ERROR:EDK:4079 - INSTANCE: microblaze_0_intc, PORT: Intr, SIGNAL:
   axi_timebase_wdt_0_WDT_Interrupt - sourceles/driverless signal defined in
   concatenation. Use 0b or 0x constant assignments to preserve concatenation
   signal width -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
ERROR:EDK:4079 - INSTANCE: microblaze_0_intc, PORT: Intr, SIGNAL:
   RS232_Interrupt - sourceles/driverless signal defined in concatenation. Use
   0b or 0x constant assignments to preserve concatenation signal width -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 91 
ERROR:EDK:440 - platgen failed with errors!
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance packet_eval_output_0
packet_eval_output_0 has been added to the project
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - abort AXI bus automation because axi_interconnect_0 should not connect to more than 16 slaves
WARNING:EDK - abort AXI bus automation because axi_interconnect_0 should not connect to more than 16 slaves
WARNING:EDK - Please connect bus interface, set up port and generate address manually
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x74800000-0x7480ffff) nf10_switch_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral nf10_switch_output_port_lookup_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:1405 - File not found in any repository 'nf10_switch_output_port_lookup_v1_10_a/hdl/verilog/cam.v'
nf10_switch_output_port_lookup_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral packet_eval_output_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Mar 10 22:27:39 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_intc -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 157 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_timebase_wdt_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 239 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_gpio_bpi_if -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 465 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:packet_eval_output_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 503 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:1654 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/firewall.v" Line 105: Instantiating <input_fifo> from unknown module <fallthrough_small_fifo_old>
ERROR:HDLCompiler:483 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/user_logic.v" Line 165: Illegal expression in target
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   synthesis/system_packet_eval_output_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  28 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  28 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  29 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  30 sec
Total CPU time to NGCBUILD completion:   13 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_axi_interconnect_0_wrapper.ngc ../system_axi_interconnect_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/axi_interconnect_0_wrapper/system_axi_interconnect_0_wrapper.ngc"
...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Mar 10 23:23:46 2020
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_intc_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timebase_wdt_0_wrapper.ngc implementation/system_axi_interconnect_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_nf1_cml_interface_0_wrapper.ngc implementation/system_nf1_cml_interface_1_wrapper.ngc implementation/system_nf1_cml_interface_2_wrapper.ngc implementation/system_nf1_cml_interface_3_wrapper.ngc implementation/system_nf10_bram_output_queues_0_wrapper.ngc implementation/system_nf10_input_arbiter_0_wrapper.ngc implementation/system_dma_0_wrapper.ngc implementation/system_clock_generator_1_wrapper.ngc implementation/system_mdio_ctrl_0_wrapper.ngc implementation/system_axi_gpio_bpi_if_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_nf10_identifier_0_wrapper.ngc implementation/system_packet_eval_output_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Mar 10 23:23:49 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 2.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_intc -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 157 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_timebase_wdt_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 239 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_gpio_bpi_if -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 465 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:packet_eval_output_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 503 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:483 - "/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/pcores/packet_eval_output_v1_00_a/hdl/verilog/user_logic.v" Line 165: Illegal expression in target
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   synthesis/system_packet_eval_output_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Mar 11 20:50:37 2020
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_intc_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timebase_wdt_0_wrapper.ngc implementation/system_axi_interconnect_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_nf1_cml_interface_0_wrapper.ngc implementation/system_nf1_cml_interface_1_wrapper.ngc implementation/system_nf1_cml_interface_2_wrapper.ngc implementation/system_nf1_cml_interface_3_wrapper.ngc implementation/system_nf10_bram_output_queues_0_wrapper.ngc implementation/system_nf10_input_arbiter_0_wrapper.ngc implementation/system_dma_0_wrapper.ngc implementation/system_clock_generator_1_wrapper.ngc implementation/system_mdio_ctrl_0_wrapper.ngc implementation/system_axi_gpio_bpi_if_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_nf10_identifier_0_wrapper.ngc implementation/system_packet_eval_output_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Mar 11 20:50:47 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_intc -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 157 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_timebase_wdt_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 239 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_gpio_bpi_if -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 465 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:packet_eval_output_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 503 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  38 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  37 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_axi_interconnect_0_wrapper.ngc ../system_axi_interconnect_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/axi_interconnect_0_wrapper/system_axi_interconnect_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  37 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_axi_interconnect_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_0_wrapper INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_0_wrapper.ngc ../system_nf1_cml_interface_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_0_wrapper/system_nf1_cml_interface_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_1_wrapper INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_1_wrapper.ngc ../system_nf1_cml_interface_1_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_1_wrapper/system_nf1_cml_interface_1_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_2_wrapper INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_2_wrapper.ngc ../system_nf1_cml_interface_2_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_2_wrapper/system_nf1_cml_interface_2_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_3_wrapper INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_3_wrapper.ngc ../system_nf1_cml_interface_3_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_3_wrapper/system_nf1_cml_interface_3_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_bram_output_queues_0_wrapper
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_bram_output_queues_0_wrapper.ngc
../system_nf10_bram_output_queues_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_bram_output_queues_0_wrapper/system_nf10_bram_output_queues_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_bram_output_queues_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  39 sec
Total CPU time to NGCBUILD completion:   18 sec

Writing NGCBUILD log file "../system_nf10_bram_output_queues_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_input_arbiter_0_wrapper INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_input_arbiter_0_wrapper.ngc ../system_nf10_input_arbiter_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_input_arbiter_0_wrapper/system_nf10_input_arbiter_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_input_arbiter_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  38 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf10_input_arbiter_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dma_0_wrapper INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_dma_0_wrapper.ngc
../system_dma_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/dma_0_wrapper/system_dma_0_wrapper.ngc" ...
Executing edif2ngd -noa "dma_engine.edf" "dma_engine.ngo"
Release 14.6 - edif2ngd P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.6 edif2ngd P.68d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.6/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/14.6/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "dma_engine.ngo"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/dma_0_wrapper/dma_engine.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion: 2 min  45 sec
Total CPU time to NGCBUILD completion:   25 sec

Writing NGCBUILD log file "../system_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_1_wrapper INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_1_wrapper.ngc
../system_clock_generator_1_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/clock_generator_1_wrapper/system_clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mdio_ctrl_0_wrapper INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_mdio_ctrl_0_wrapper.ngc
../system_mdio_ctrl_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/mdio_ctrl_0_wrapper/system_mdio_ctrl_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mdio_ctrl_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_mdio_ctrl_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/axi_hwicap_0_wrapper/system_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_identifier_0_wrapper INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_nf10_identifier_0_wrapper.ngc
../system_nf10_identifier_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_identifier_0_wrapper/system_nf10_identifier_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_identifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf10_identifier_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4591.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7k325tffg676-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7k325tffg676-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
.... Copying flowfile /opt/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/imp
lementation 

Using Flow File:
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/imp
lementation/fpga.flw 
Using Option File(s): 
 /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg676-1 -nt timestamp -bm system.bmm
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7k325tffg676-1 -nt timestamp -bm system.bmm
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/imp
lementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system.ngc" ...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_1_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_2_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_3_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_clock_generator_1_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_dma_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf10_input_arbiter_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf10_bram_output_queues_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf10_identifier_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_packet_eval_output_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_debug_module_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_mdio_ctrl_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_gpio_bpi_if_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_hwicap_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_interconnect_0_wrapper.ncf" to module
"axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_intc_wrapper.ncf" to module
"microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_hwicap_0_wrapper.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_tx_fifo_rd_to_wr"   =
   FROM "tx_fifo_rd_to_wr" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(282)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_tx_fifo_wr_to_rd"   =
   FROM "tx_fifo_wr_to_rd" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(283)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_rx_fifo_wr_to_rd"   =
   FROM "rx_fifo_wr_to_rd" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(295)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_rx_fifo_rd_to_wr"   =
   FROM "rx_fifo_rd_to_wr" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(296)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem - Constraint <NET "*/dma_0/pcie_clk" TNM_NET = "SYSCLK"
   ;> [system.ucf(411)] was not distributed to the output pin QPLLOUTREFCLK of
   block
   dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_c
   ommon_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_commo
   n_i because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

WARNING:ConstraintSystem - Constraint <NET "*/dma_0/pcie_clk" TNM_NET = "SYSCLK"
   ;> [system.ucf(411)] was not distributed to the output pin TXOUTCLK of block
   dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/g
   tx_channel.gtxe2_channel_i because the signal path to this output pin depends
   upon block attribute settings. Constraint distribution does not support
   attribute dependent distribution.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_1/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0" TS_clk_in HIGH
   50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT3"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 / 0.625 H...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_200_0000MHz = PERIOD "clk_200_0000MHz"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 / 0.5 HIG...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT2"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 / 0.625 P...>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_1/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:478 - clock net
   nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/
   I_SLAVE_ATTACHMENT/rst_rstpot_BUFG with clock driver
   nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/
   I_SLAVE_ATTACHMENT/rst_rstpot_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LI
   TE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG with clock driver
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LI
   TE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  22

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 31 min  11 sec
Total CPU time to NGDBUILD completion:  14 min  16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg676-1".
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pcie_clk_n_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pcie_clk_n_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pcie_clk_p_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pcie_clk_p_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_txn_pin" is not constrained (LOC)
   to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 mins 17 secs 
Total CPU  time at the beginning of Placer: 5 mins 37 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:184c1ab6) REAL time: 13 mins 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:184c1ab6) REAL time: 14 mins 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:37108751) REAL time: 14 mins 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

......


There are 14 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 4/4; bufrs - 0/0; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  90  |  0  |  0 |   50   |   50   | 32000 |  9200 | 22800 |  60  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  90  |  0  |  0 |   50   |   50   | 32000 |  9200 | 22800 |  60  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  90  |  0  |  0 |   50   |   50   | 27200 |  9200 | 18000 |  60  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 14  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y18"
INST
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y18" ;
NET "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y17"
INST
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y17" ;
NET "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y19"
INST
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y19" ;
NET "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y16"
INST
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y16" ;
NET "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y19"
INST
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y19" ;
NET
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y16"
INST
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y16" ;
NET
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y17"
INST
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y17" ;
NET
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y18"
INST
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y18" ;
NET
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:dd3a7fb) REAL time: 15 mins 57 secs 

......................................
........................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 14
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_1/clock_generator_1/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y29" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" LOC = "BUFGCTRL_X0Y3" ;
INST "nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y28" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y27" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i" LOC = "BUFGCTRL_X0Y1" ;
INST "axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce" LOC = "BUFGCTRL_X0Y30" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" LOC = "BUFGCTRL_X0Y4" ;
INST "clk_in_p" LOC = "AA3" ;
INST "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y18" ;
INST "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y17" ;
INST "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y16" ;
INST "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y19" ;
INST "dma_0/dma_0/refclk_ibuf" LOC = "IBUFDS_GTE2_X0Y0" ;
INST "clock_generator_1/clock_generator_1/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X0Y4" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i" LOC = "MMCME2_ADV_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i" LOC = "GTXE2_COMMON_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y2" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y3" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y1" ;

# clk_100_0000MHz driven by BUFGCTRL_X0Y31
NET "clk_100_0000MHz" TNM_NET = "TN_clk_100_0000MHz" ;
TIMEGRP "TN_clk_100_0000MHz" AREA_GROUP = "CLKAG_clk_100_0000MHz" ;
AREA_GROUP "CLKAG_clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# clock_generator_1_CLKOUT0 driven by BUFGCTRL_X0Y2
NET "clock_generator_1_CLKOUT0" TNM_NET = "TN_clock_generator_1_CLKOUT0" ;
TIMEGRP "TN_clock_generator_1_CLKOUT0" AREA_GROUP = "CLKAG_clock_generator_1_CLKOUT0" ;
AREA_GROUP "CLKAG_clock_generator_1_CLKOUT0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# gtx_clk_125_0000MHz_90 driven by BUFGCTRL_X0Y29
NET "gtx_clk_125_0000MHz_90" TNM_NET = "TN_gtx_clk_125_0000MHz_90" ;
TIMEGRP "TN_gtx_clk_125_0000MHz_90" AREA_GROUP = "CLKAG_gtx_clk_125_0000MHz_90" ;
AREA_GROUP "CLKAG_gtx_clk_125_0000MHz_90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/trn_clk_c driven by BUFGCTRL_X0Y3
NET "dma_0/dma_0/trn_clk_c" TNM_NET = "TN_dma_0/dma_0/trn_clk_c" ;
TIMEGRP "TN_dma_0/dma_0/trn_clk_c" AREA_GROUP = "CLKAG_dma_0/dma_0/trn_clk_c" ;
AREA_GROUP "CLKAG_dma_0/dma_0/trn_clk_c" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG driven by BUFGCTRL_X0Y26
NET "nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" TNM_NET = "TN_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
TIMEGRP "TN_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" AREA_GROUP = "CLKAG_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
AREA_GROUP "CLKAG_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# gtx_clk_125_0000Mhz driven by BUFGCTRL_X0Y28
NET "gtx_clk_125_0000Mhz" TNM_NET = "TN_gtx_clk_125_0000Mhz" ;
TIMEGRP "TN_gtx_clk_125_0000Mhz" AREA_GROUP = "CLKAG_gtx_clk_125_0000Mhz" ;
AREA_GROUP "CLKAG_gtx_clk_125_0000Mhz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk driven by BUFGCTRL_X0Y0
NET "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG driven by BUFGCTRL_X0Y5
NET "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" TNM_NET = "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
TIMEGRP "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" AREA_GROUP = "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
AREA_GROUP "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y27
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk driven by BUFGCTRL_X0Y1
NET "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk driven by BUFGCTRL_X0Y30
NET "axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" TNM_NET = "TN_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" ;
TIMEGRP "TN_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" AREA_GROUP = "CLKAG_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" ;
AREA_GROUP "CLKAG_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk driven by BUFGCTRL_X0Y4
NET "dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# clk_200_0000MHz driven by MMCME2_ADV_X0Y4
NET "clk_200_0000MHz" TNM_NET = "TN_clk_200_0000MHz" ;
TIMEGRP "TN_clk_200_0000MHz" AREA_GROUP = "CLKAG_clk_200_0000MHz" ;
AREA_GROUP "CLKAG_clk_200_0000MHz" RANGE =   CLOCKREGION_X0Y4 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 14
Number of Global Clock Networks: 12

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |    757 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |     98 |microblaze_0_debug_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    341 |   1007 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    109 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    149 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    324 |   2664 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    148 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |     82 |microblaze_0_debug_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    346 |   3006 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |   2902 |clk_100_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1262 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |   4479 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  27200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    508 |   2357 |clk_100_0000MHz
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    989 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    628 |   3438 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1532 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1410 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    601 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3625 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   9200 |  27200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |   3441 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    372 |   1070 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    217 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    586 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    554 |   5314 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     75 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8400 |  25200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    162 |    267 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    223 |dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      2 |dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |   2799 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    358 |   3400 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    328 |   1067 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    117 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |gtx_clk_125_0000MHz_90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    203 |gtx_clk_125_0000Mhz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    364 |   1395 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |   1607 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     71 |dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |    435 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    586 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |   2771 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    370 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    424 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    154 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:dd3a7fb) REAL time: 20 mins 25 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:dd3a7fb) REAL time: 20 mins 28 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:dd3a7fb) REAL time: 20 mins 30 secs 

Phase 8.8  Global Placement
................................
.....................................................................................
..............................................................
....................................................................
Phase 8.8  Global Placement (Checksum:4351ec8f) REAL time: 24 mins 52 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4351ec8f) REAL time: 24 mins 54 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:4f31301) REAL time: 28 mins 2 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4f31301) REAL time: 28 mins 4 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:4f31301) REAL time: 28 mins 11 secs 

Total REAL time to Placer completion: 28 mins 24 secs 
Total CPU  time to Placer completion: 12 mins 59 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  304
Slice Logic Utilization:
  Number of Slice Registers:                26,839 out of 407,600    6%
    Number used as Flip Flops:              26,799
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               37
  Number of Slice LUTs:                     25,445 out of 203,800   12%
    Number used as logic:                   22,711 out of 203,800   11%
      Number using O6 output only:          16,745
      Number using O5 output only:           1,851
      Number using O5 and O6:                4,115
      Number used as ROM:                        0
    Number used as Memory:                   1,151 out of  64,000    1%
      Number used as Dual Port RAM:            800
        Number using O6 output only:           192
        Number using O5 output only:            32
        Number using O5 and O6:                576
      Number used as Single Port RAM:           64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Shift Register:           287
        Number using O6 output only:           270
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:  1,583
      Number with same-slice register load:  1,442
      Number with same-slice carry load:       139
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                10,377 out of  50,950   20%
  Number of LUT Flip Flop pairs used:       32,197
    Number with an unused Flip Flop:         9,179 out of  32,197   28%
    Number with an unused LUT:               6,752 out of  32,197   20%
    Number of fully used LUT-FF pairs:      16,266 out of  32,197   50%
    Number of unique control sets:             885
    Number of slice register sites lost
      to control set restrictions:           2,783 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       105 out of     400   26%
    Number of LOCed IOBs:                      105 out of     105  100%
    IOB Flip Flops:                             49
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 76 out of     445   17%
    Number using RAMB36E1 only:                 76
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 34 out of     890    3%
    Number using RAMB18E1 only:                 34
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    2
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       20 out of     500    4%
    Number used as IDELAYE2s:                   20
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     500    4%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       26 out of     500    5%
    Number used as OLOGICE2s:                   26
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               4 out of      40   10%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         3 out of      10   30%
    Number of LOCed MMCME2_ADVs:                 1 out of       3   33%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:           37
Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  2458 MB
Total REAL time to MAP completion:  30 mins 32 secs 
Total CPU time to MAP completion:   13 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/:/opt/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                26,839 out of 407,600    6%
    Number used as Flip Flops:              26,799
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               37
  Number of Slice LUTs:                     25,445 out of 203,800   12%
    Number used as logic:                   22,711 out of 203,800   11%
      Number using O6 output only:          16,745
      Number using O5 output only:           1,851
      Number using O5 and O6:                4,115
      Number used as ROM:                        0
    Number used as Memory:                   1,151 out of  64,000    1%
      Number used as Dual Port RAM:            800
        Number using O6 output only:           192
        Number using O5 output only:            32
        Number using O5 and O6:                576
      Number used as Single Port RAM:           64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Shift Register:           287
        Number using O6 output only:           270
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:  1,583
      Number with same-slice register load:  1,442
      Number with same-slice carry load:       139
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                10,377 out of  50,950   20%
  Number of LUT Flip Flop pairs used:       32,197
    Number with an unused Flip Flop:         9,179 out of  32,197   28%
    Number with an unused LUT:               6,752 out of  32,197   20%
    Number of fully used LUT-FF pairs:      16,266 out of  32,197   50%
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       105 out of     400   26%
    Number of LOCed IOBs:                      105 out of     105  100%
    IOB Flip Flops:                             49
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 76 out of     445   17%
    Number using RAMB36E1 only:                 76
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 34 out of     890    3%
    Number using RAMB18E1 only:                 34
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    2
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       20 out of     500    4%
    Number used as IDELAYE2s:                   20
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     500    4%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       26 out of     500    5%
    Number used as OLOGICE2s:                   26
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               4 out of      40   10%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         3 out of      10   30%
    Number of LOCed MMCME2_ADVs:                 1 out of       3   33%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 5 mins 37 secs 
Finished initial Timing Analysis.  REAL time: 5 mins 41 secs 

WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_96_101_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[103] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[107] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[105] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[19] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_94_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_94_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[77] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[75] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[59] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[25] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[109] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[111] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[113] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_96_101_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue7_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue12_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue8_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue9_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue10_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 162013 unrouted;      REAL time: 6 mins 39 secs 

Phase  2  : 131307 unrouted;      REAL time: 7 mins 24 secs 

Phase  3  : 44053 unrouted;      REAL time: 11 mins 52 secs 

Phase  4  : 44053 unrouted; (Setup:0, Hold:26993, Component Switching Limit:0)     REAL time: 12 mins 56 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 16 mins 41 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 16 mins 41 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 16 mins 41 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 16 mins 41 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 17 mins 53 secs 
Total REAL time to Router completion: 17 mins 54 secs 
Total CPU time to Router completion: 8 mins 16 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 5172 |  0.892     |  2.250      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/trn_clk_ |              |      |      |            |             |
|                   c | BUFGCTRL_X0Y3| No   | 2362 |  0.367     |  1.728      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y27| No   |   71 |  0.209     |  1.864      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_1/ |              |      |      |            |             |
|nf1_cml_interface_1/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   55 |  0.108     |  0.752      |
+---------------------+--------------+------+------+------------+-------------+
| gtx_clk_125_0000Mhz |BUFGCTRL_X0Y28| No   |  259 |  0.647     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/ext_ch_g |              |      |      |            |             |
|            t_drpclk | BUFGCTRL_X0Y4| No   |   95 |  0.276     |  1.727      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_0/ |              |      |      |            |             |
|nf1_cml_interface_0/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   51 |  0.108     |  0.760      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_3/ |              |      |      |            |             |
|nf1_cml_interface_3/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   55 |  0.110     |  0.754      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_2/ |              |      |      |            |             |
|nf1_cml_interface_2/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   57 |  0.172     |  0.826      |
+---------------------+--------------+------+------+------------+-------------+
|gtx_clk_125_0000MHz_ |              |      |      |            |             |
|                  90 |BUFGCTRL_X0Y29| No   |    8 |  0.140     |  1.652      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_3/ |              |      |      |            |             |
|nf1_cml_interface_3/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.011     |  0.386      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_2/ |              |      |      |            |             |
|nf1_cml_interface_2/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.007     |  0.385      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_1/ |              |      |      |            |             |
|nf1_cml_interface_1/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.019     |  0.387      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_0/ |              |      |      |            |             |
|nf1_cml_interface_0/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.008     |  0.385      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_1_CL |              |      |      |            |             |
|               KOUT0 | BUFGCTRL_X0Y2| No   |    1 |  0.000     |  1.588      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|            gate_clk |BUFGCTRL_X0Y30| No   |    1 |  0.000     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/gt_top_i |              |      |      |            |             |
|/pipe_wrapper_i/gt_c |              |      |      |            |             |
|         pllpdrefclk | BUFGCTRL_X0Y0| No   |    2 |  0.010     |  1.461      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/gt_top_i |              |      |      |            |             |
|/pipe_wrapper_i/pipe |              |      |      |            |             |
|_clock_int.pipe_cloc |              |      |      |            |             |
|          k_i/refclk | BUFGCTRL_X0Y1| No   |    1 |  0.000     |  2.180      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.298     |  2.712      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_52_o_Mux_47_o |         Local|      |    1 |  0.000     |  0.408      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz |         Local|      |    4 |  0.184     |  2.307      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.230      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  1.169      |
+---------------------+--------------+------+------+------------+-------------+
|axi_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  0.423      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_54_o_Mux_51_o |         Local|      |    1 |  0.000     |  0.363      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  0.001      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/int_qpll |              |      |      |            |             |
|       outclk_out<0> |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/int_qpll |              |      |      |            |             |
|    outrefclk_out<0> |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_1/cl |              |      |      |            |             |
|ock_generator_1/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/gt_top_i |              |      |      |            |             |
|/pipe_wrapper_i/pipe |              |      |      |            |             |
|_clock_int.pipe_cloc |              |      |      |            |             |
|         k_i/mmcm_fb |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_53_o_Mux_49_o |         Local|      |    1 |  0.000     |  0.397      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0"         TS_clock_generator |             |            |            |        |            
  _1_clock_generator_1_SIG_MMCM1_CLKOUT0 /  |             |            |            |        |            
  0.5 HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_200_0000MHz = PERIOD TIMEGRP "clk_ | SETUP       |     3.179ns|     1.821ns|       0|           0
  200_0000MHz"         TS_clock_generator_1 | HOLD        |     0.156ns|            |       0|           0
  _clock_generator_1_SIG_MMCM1_CLKOUT0 HIGH | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
   50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.562ns|     6.438ns|       0|           0
  G_MMCM1_CLKOUT3 = PERIOD TIMEGRP          | HOLD        |     0.112ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT3"         TS_clock_generator |             |            |            |        |            
  _1_clock_generator_1_SIG_MMCM1_CLKOUT0 /  |             |            |            |        |            
  0.625 HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_1" OFFSET = IN 2 ns VAL | SETUP       |     2.160ns|    -0.160ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_1"         | HOLD        |     0.310ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_1" OFFSET = IN 2 ns VAL | SETUP       |     2.160ns|    -0.160ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_1"         | HOLD        |     0.310ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_4" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_4"         | HOLD        |     0.298ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_4" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_4"         | HOLD        |     0.298ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_3" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_3"         | HOLD        |     0.303ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_3" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_3"         | HOLD        |     0.303ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_2" OFFSET = IN 2 ns VAL | SETUP       |     2.177ns|    -0.177ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_2"         | HOLD        |     0.309ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_2" OFFSET = IN 2 ns VAL | SETUP       |     2.177ns|    -0.177ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_2"         | HOLD        |     0.309ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_1_clock_generator_1_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_in HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_in = PERIOD TIMEGRP "clk_in" 5 ns  | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rx = PERIOD TIMEGRP "clk_rx" 8 ns  | SETUP       |     2.725ns|     5.275ns|       0|           0
  HIGH 50% | HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.229ns|     2.771ns|       0|           0
  G_MMCM1_CLKOUT2 = PERIOD TIMEGRP          | HOLD        |     0.214ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT2"         TS_clock_generator |             |            |            |        |            
  _1_clock_generator_1_SIG_MMCM1_CLKOUT0 /  |             |            |            |        |            
  0.625 PHASE         2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP " | SETUP       |     5.871ns|     4.129ns|       0|           0
  tx_addr_rd" TO TIMEGRP "tx_addr_wr"       | HOLD        |     0.204ns|            |       0|           0
     10 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 M | MINPERIOD   |     8.400ns|     1.600ns|       0|           0
  Hz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG1_path" TIG                   | SETUP       |         N/A|    12.526ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG0_path" TIG                   | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "ts_from_tx_cfg_path" TIG            | SETUP       |         N/A|     2.454ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "ts_resync_flops_path" TIG           | MAXDELAY    |         N/A|     9.921ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_PReset_to_UCSD_FFs_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | N/A         |         N/A|         N/A|     N/A|         N/A
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | N/A         |         N/A|         N/A|     N/A|         N/A
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | MAXDELAY    |         N/A|     9.583ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | N/A         |         N/A|         N/A|     N/A|         N/A
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.329ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -2.457ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    11.146ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|       521601|
| TS_clock_generator_1_clock_gen|      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|       521601|
| erator_1_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      6.438ns|          N/A|            0|            0|       521572|            0|
|  nerator_0_SIG_MMCM1_CLKOUT3  |             |             |             |             |             |             |             |
|  TS_clk_200_0000MHz           |      5.000ns|      4.761ns|          N/A|            0|            0|           21|            0|
|  TS_clock_generator_0_clock_ge|     10.000ns|     10.000ns|          N/A|            0|            0|            0|            0|
|  nerator_0_SIG_MMCM1_CLKOUT0  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      2.771ns|          N/A|            0|            0|            8|            0|
|  nerator_0_SIG_MMCM1_CLKOUT2  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 262 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 18 mins 34 secs 
Total CPU time to PAR completion: 8 mins 33 secs 

Peak Memory Usage:  1941 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 265
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/:/opt/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1519531 paths, 0 nets, and 93909 connections

Design statistics:
   Minimum period:  10.000ns (Maximum frequency: 100.000MHz)
   Maximum path delay from/to any node:   4.129ns


Analysis completed Wed Mar 11 23:47:25 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 6 mins 15 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/:/opt/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1
Opened constraints file system.pcf.

Wed Mar 11 23:49:32 2020


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' at 'RAMB36_X1Y15' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_52_o_Mux_47_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_54_o_Mux_51_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_53_o_Mux_49_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_0_5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_12_17
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_12_17
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_0_5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_18_23
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_18_23
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_6_11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_6_11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_24_29
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_24_29
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_96_101_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[103]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[107]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[105]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[19]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_90_94_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_90_94_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[77]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[75]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[59]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[25]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[109]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[111]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[113]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_96_101_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/u_tx_pending_q/afifo/fifo_mem/u_fifo_dram
   /mem_reg, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N
   _DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_rd_q/u_rd_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_0, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_rd_q/u_rd_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_1, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2
   N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_m
   em_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_wr_q/u_wr_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_0, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_wr_q/u_wr_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_1, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2383 - Issue with pin connections and/or configuration
   on
   block:<axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/STARTUP_INCLUDE.GEN_
   7Series_STARTUP.STARTUPE2_inst>:<STARTUP_STARTUP>.  USRDONEO and/or USRDONETS
   are tied low. This will cause the DONE pin to go low after configuration.  If
   this behavior is not intended, please tie these inputs high.
WARNING:PhysDesignRules:2240 - The MMCME2_ADV block
   <clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 267 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jun  4 20:37:15 2020
 make -f system.make simmodel started...
cp -f /opt/Xilinx/14.6/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_0.elf
*********************************************
Creating behavioral simulation models...
*********************************************
simgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/  -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -tb -m behavioral system.mhs

Release 14.6 - Simulation Model Generator Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim
-tb -m behavioral system.mhs 

MHS file              : /.../regex_firewall_output/hw/system.mhs
Language (-lang)      : Verilog 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc7k325tffg676-1 [ kintex7 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/

Library Path (-lp):
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/


Simulation Model Generator started ...

Reading MHS file ...
lp :
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/

Reading MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm system_sim.bmm  -bd
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/boo
tloops/microblaze_0.elf tag microblaze_0  -bx
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sim
ulation/behavioral -u   -p xc7k325tffg676-1 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

Done!

********************************************************************************
At Local date and time: Thu Jun  4 20:38:56 2020
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Jun 12 16:07:41 2020
 make -f system.make simmodel started...
make: Nada a ser feito para `simmodel'.
Done!

********************************************************************************
At Local date and time: Fri Jun 12 16:07:47 2020
 make -f system.make bits started...
make: Nada a ser feito para `bits'.
Done!

********************************************************************************
At Local date and time: Fri Jun 12 16:08:32 2020
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Fri Jun 12 16:08:59 2020
 make -f system.make bits started...
xilperl /opt/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Jun 12 16:10:47 2020
 make -f system.make bits started...
xilperl /opt/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Fri Jun 12 16:11:05 2020
 make -f system.make download started...
xilperl /opt/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Jun 12 16:12:40 2020
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x70800000-0x7080ffff) packet_eval_output_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x76800000-0x7680ffff) mdio_ctrl_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77e00000-0x77e0ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x77e20000-0x77e2ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x77e40000-0x77e4ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x77e60000-0x77e6ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78600000-0x7860ffff) nf10_identifier_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/
   system.mhs line 211 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 4.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_intc -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 83 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 157 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_timebase_wdt_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 239 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_gpio_bpi_if -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 465 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:packet_eval_output_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 503 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 94 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  37 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 170 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 231 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_axi_interconnect_0_wrapper.ngc ../system_axi_interconnect_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/axi_interconnect_0_wrapper/system_axi_interconnect_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_axi_interconnect_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_0_wrapper INSTANCE:nf1_cml_interface_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 255 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_0_wrapper.ngc ../system_nf1_cml_interface_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_0_wrapper/system_nf1_cml_interface_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_1_wrapper INSTANCE:nf1_cml_interface_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_1_wrapper.ngc ../system_nf1_cml_interface_1_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_1_wrapper/system_nf1_cml_interface_1_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_2_wrapper INSTANCE:nf1_cml_interface_2 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 313 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_2_wrapper.ngc ../system_nf1_cml_interface_2_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_2_wrapper/system_nf1_cml_interface_2_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf1_cml_interface_3_wrapper INSTANCE:nf1_cml_interface_3 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 341 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf1_cml_interface_3_wrapper.ngc ../system_nf1_cml_interface_3_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf1_cml_interface_3_wrapper/system_nf1_cml_interface_3_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf1_cml_interface_3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  36 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf1_cml_interface_3_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_bram_output_queues_0_wrapper
INSTANCE:nf10_bram_output_queues_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 369 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_bram_output_queues_0_wrapper.ngc
../system_nf10_bram_output_queues_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_bram_output_queues_0_wrapper/system_nf10_bram_output_queues_0_
wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_bram_output_queues_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  38 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf10_bram_output_queues_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_input_arbiter_0_wrapper INSTANCE:nf10_input_arbiter_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 387 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd ..
system_nf10_input_arbiter_0_wrapper.ngc ../system_nf10_input_arbiter_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_input_arbiter_0_wrapper/system_nf10_input_arbiter_0_wrapper.ng
c" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_input_arbiter_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  37 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_nf10_input_arbiter_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dma_0_wrapper INSTANCE:dma_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 405 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_dma_0_wrapper.ngc
../system_dma_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/dma_0_wrapper/system_dma_0_wrapper.ngc" ...
Executing edif2ngd -noa "dma_engine.edf" "dma_engine.ngo"
Release 14.6 - edif2ngd P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 14.6 edif2ngd P.68d (lin64)
INFO:NgdBuild - Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.6/ISE_DS/EDK/data/edif2ngd.pfd>
with local file </opt/Xilinx/14.6/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "dma_engine.ngo"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/dma_0_wrapper/dma_engine.ngo"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion: 2 min  36 sec
Total CPU time to NGCBUILD completion:   24 sec

Writing NGCBUILD log file "../system_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_1_wrapper INSTANCE:clock_generator_1 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 441 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_clock_generator_1_wrapper.ngc
../system_clock_generator_1_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/clock_generator_1_wrapper/system_clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mdio_ctrl_0_wrapper INSTANCE:mdio_ctrl_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 453 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_mdio_ctrl_0_wrapper.ngc
../system_mdio_ctrl_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/mdio_ctrl_0_wrapper/system_mdio_ctrl_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mdio_ctrl_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_mdio_ctrl_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 481 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/axi_hwicap_0_wrapper/system_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  37 sec
Total CPU time to NGCBUILD completion:   17 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nf10_identifier_0_wrapper INSTANCE:nf10_identifier_0 -
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/sys
tem.mhs line 492 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7k325tffg676-1 -intstyle silent -i -sd .. system_nf10_identifier_0_wrapper.ngc
../system_nf10_identifier_0_wrapper

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/nf10_identifier_0_wrapper/system_nf10_identifier_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nf10_identifier_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  35 sec
Total CPU time to NGCBUILD completion:   16 sec

Writing NGCBUILD log file "../system_nf10_identifier_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 4516.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7k325tffg676-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7k325tffg676-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
.... Copying flowfile /opt/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/imp
lementation 

Using Flow File:
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/imp
lementation/fpga.flw 
Using Option File(s): 
 /home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg676-1 -nt timestamp -bm system.bmm
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7k325tffg676-1 -nt timestamp -bm system.bmm
/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/imp
lementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system.ngc" ...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_1_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_2_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf1_cml_interface_3_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_clock_generator_1_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_dma_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf10_input_arbiter_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf10_bram_output_queues_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_interconnect_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_nf10_identifier_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_packet_eval_output_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_debug_module_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_timebase_wdt_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_mdio_ctrl_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_gpio_bpi_if_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_hwicap_0_wrapper.ngc"...
Loading design module
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_ilmb_wrapper.ncf" to module
"microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_dlmb_wrapper.ncf" to module
"microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_interconnect_0_wrapper.ncf" to module
"axi_interconnect_0"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_microblaze_0_intc_wrapper.ncf" to module
"microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/im
plementation/system_axi_hwicap_0_wrapper.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_b
   lock/rgmii_interface/bufr_rgmii_rx_clk' of type BUFR has been changed from
   'VIRTEX4' to '7SERIES' to correct post-ngdbuild and timing simulation for
   this primitive.  In order for functional simulation to be correct, the value
   of SIM_DEVICE should be changed in this same manner in the source netlist or
   constraint file. For additional information on retargeting this primitive to
   7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' of type RAMB36E1
   has been changed from 'VIRTEX6' to '7SERIES' to correct post-ngdbuild and
   timing simulation for this primitive.  In order for functional simulation to
   be correct, the value of SIM_DEVICE should be changed in this same manner in
   the source netlist or constraint file. For additional information on
   retargeting this primitive to 7SERIES, please see
   http://www.xilinx.com/support/documentation/sw_manuals/ug429_7Series_Migratio
   n.pdf.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_0/axi_interconnect_0\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_0_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_tx_fifo_rd_to_wr"   =
   FROM "tx_fifo_rd_to_wr" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(282)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_tx_fifo_wr_to_rd"   =
   FROM "tx_fifo_wr_to_rd" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(283)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_rx_fifo_wr_to_rd"   =
   FROM "rx_fifo_wr_to_rd" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(295)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC "TS_rx_fifo_rd_to_wr"   =
   FROM "rx_fifo_rd_to_wr" TO "gtx_clk" 7800 ps DATAPATHONLY;>
   [system.ucf(296)]: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'gtx_clk'.

WARNING:ConstraintSystem - Constraint <NET "*/dma_0/pcie_clk" TNM_NET = "SYSCLK"
   ;> [system.ucf(411)] was not distributed to the output pin QPLLOUTREFCLK of
   block
   dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_c
   ommon_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_commo
   n_i because the signal path to this output pin depends upon block attribute
   settings. Constraint distribution does not support attribute dependent
   distribution.

WARNING:ConstraintSystem - Constraint <NET "*/dma_0/pcie_clk" TNM_NET = "SYSCLK"
   ;> [system.ucf(411)] was not distributed to the output pin TXOUTCLK of block
   dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/g
   tx_channel.gtxe2_channel_i because the signal path to this output pin depends
   upon block attribute settings. Constraint distribution does not support
   attribute dependent distribution.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_0_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_in', used in period specification
   'TS_clk_in', was traced into MMCME2_ADV instance
   clock_generator_1/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0" TS_clk_in HIGH
   50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT3"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 / 0.625 H...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_200_0000MHz = PERIOD "clk_200_0000MHz"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 HIGH 50%>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 / 0.5 HIG...>

INFO:ConstraintSystem:178 - TNM
   'clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', used in period
   specification 'TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0', was
   traced into MMCME2_ADV instance clock_generator_0/MMCM1_INST/MMCM_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   MMCME2_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT2"
   TS_clock_generator_1_clock_generator_1_SIG_MMCM1_CLKOUT0 / 0.625 P...>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_1/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:478 - clock net
   nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/
   I_SLAVE_ATTACHMENT/rst_rstpot_BUFG with clock driver
   nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/
   I_SLAVE_ATTACHMENT/rst_rstpot_BUFG drives no clock pins
WARNING:NgdBuild:478 - clock net
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LI
   TE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG with clock driver
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LI
   TE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  22

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 51 min  27 sec
Total CPU time to NGDBUILD completion:  14 min  4 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7k325tffg676-1".
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_rxn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_rxn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_rxp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_rxp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pcie_clk_n_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pcie_clk_n_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pcie_clk_p_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pcie_clk_p_pin" is not constrained (LOC) to
   a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_0_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_0_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_1_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_1_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_2_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_2_txn_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_txp_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_txp_pin" is not constrained (LOC)
   to a specific location.
WARNING:LIT:701 - PAD symbol "dma_0_pci_exp_3_txn_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "dma_0_pci_exp_3_txn_pin" is not constrained (LOC)
   to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 14 mins 22 secs 
Total CPU  time at the beginning of Placer: 6 mins 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:184c1ab6) REAL time: 16 mins 56 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:184c1ab6) REAL time: 17 mins 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:37108751) REAL time: 17 mins 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

......


There are 14 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 4/4; bufrs - 0/0; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  90  |  0  |  0 |   50   |   50   | 32000 |  9200 | 22800 |  60  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  90  |  0  |  0 |   50   |   50   | 32000 |  9200 | 22800 |  60  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  90  |  0  |  0 |   50   |   50   | 27200 |  9200 | 18000 |  60  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 14  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y18"
INST
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y18" ;
NET "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y17"
INST
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y17" ;
NET "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y19"
INST
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y19" ;
NET "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# Regional-Clock "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
driven by "BUFR_X0Y16"
INST
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC
= "BUFR_X0Y16" ;
NET "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" TNM_NET =
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
TIMEGRP "TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" AREA_GROUP
= "CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int" ;
AREA_GROUP "CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rx_mac_aclk_int"
RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y19"
INST
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y19" ;
NET
"nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y16"
INST
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y16" ;
NET
"nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y17"
INST
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y17" ;
NET
"nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


# IO-Clock
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
driven by "BUFIO_X0Y18"
INST
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufio_rgmii_rx_clk"
LOC = "BUFIO_X0Y18" ;
NET
"nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
TNM_NET =
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
;
TIMEGRP
"TN_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_bufio"
AREA_GROUP =
"CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" ;
AREA_GROUP
"CLKAG_nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/rgmii_rx_clk_buf
io" RANGE = CLOCKREGION_X0Y4;


Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:dd3a7fb) REAL time: 19 mins 7 secs 

......................................
........................................................................................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 14
# Number of Global Clock Networks: 13
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_1/clock_generator_1/MMCM1_CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y29" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" LOC = "BUFGCTRL_X0Y3" ;
INST "nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" LOC = "BUFGCTRL_X0Y26" ;
INST "clock_generator_0/clock_generator_0/MMCM1_CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y28" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst" LOC = "BUFGCTRL_X0Y0" ;
INST "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" LOC = "BUFGCTRL_X0Y5" ;
INST "debug_module/debug_module/BUFG_DRCK" LOC = "BUFGCTRL_X0Y27" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i" LOC = "BUFGCTRL_X0Y1" ;
INST "axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce" LOC = "BUFGCTRL_X0Y30" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" LOC = "BUFGCTRL_X0Y4" ;
INST "clk_in_p" LOC = "AA3" ;
INST "nf1_cml_interface_1/nf1_cml_interface_1/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y18" ;
INST "nf1_cml_interface_0/nf1_cml_interface_0/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y17" ;
INST "nf1_cml_interface_2/nf1_cml_interface_2/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y16" ;
INST "nf1_cml_interface_3/nf1_cml_interface_3/gig_eth_mac_fifo_block/gig_eth_mac_block/rgmii_interface/bufr_rgmii_rx_clk" LOC = "BUFR_X0Y19" ;
INST "dma_0/dma_0/refclk_ibuf" LOC = "IBUFDS_GTE2_X0Y0" ;
INST "clock_generator_1/clock_generator_1/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X1Y2" ;
INST "clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst" LOC = "MMCME2_ADV_X0Y4" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i" LOC = "MMCME2_ADV_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i" LOC = "GTXE2_COMMON_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y2" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y3" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y0" ;
INST "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i" LOC = "GTXE2_CHANNEL_X0Y1" ;

# clk_100_0000MHz driven by BUFGCTRL_X0Y31
NET "clk_100_0000MHz" TNM_NET = "TN_clk_100_0000MHz" ;
TIMEGRP "TN_clk_100_0000MHz" AREA_GROUP = "CLKAG_clk_100_0000MHz" ;
AREA_GROUP "CLKAG_clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# clock_generator_1_CLKOUT0 driven by BUFGCTRL_X0Y2
NET "clock_generator_1_CLKOUT0" TNM_NET = "TN_clock_generator_1_CLKOUT0" ;
TIMEGRP "TN_clock_generator_1_CLKOUT0" AREA_GROUP = "CLKAG_clock_generator_1_CLKOUT0" ;
AREA_GROUP "CLKAG_clock_generator_1_CLKOUT0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# gtx_clk_125_0000MHz_90 driven by BUFGCTRL_X0Y29
NET "gtx_clk_125_0000MHz_90" TNM_NET = "TN_gtx_clk_125_0000MHz_90" ;
TIMEGRP "TN_gtx_clk_125_0000MHz_90" AREA_GROUP = "CLKAG_gtx_clk_125_0000MHz_90" ;
AREA_GROUP "CLKAG_gtx_clk_125_0000MHz_90" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/trn_clk_c driven by BUFGCTRL_X0Y3
NET "dma_0/dma_0/trn_clk_c" TNM_NET = "TN_dma_0/dma_0/trn_clk_c" ;
TIMEGRP "TN_dma_0/dma_0/trn_clk_c" AREA_GROUP = "CLKAG_dma_0/dma_0/trn_clk_c" ;
AREA_GROUP "CLKAG_dma_0/dma_0/trn_clk_c" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG driven by BUFGCTRL_X0Y26
NET "nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" TNM_NET = "TN_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
TIMEGRP "TN_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" AREA_GROUP = "CLKAG_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
AREA_GROUP "CLKAG_nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# gtx_clk_125_0000Mhz driven by BUFGCTRL_X0Y28
NET "gtx_clk_125_0000Mhz" TNM_NET = "TN_gtx_clk_125_0000Mhz" ;
TIMEGRP "TN_gtx_clk_125_0000Mhz" AREA_GROUP = "CLKAG_gtx_clk_125_0000Mhz" ;
AREA_GROUP "CLKAG_gtx_clk_125_0000Mhz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk driven by BUFGCTRL_X0Y0
NET "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG driven by BUFGCTRL_X0Y5
NET "nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" TNM_NET = "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
TIMEGRP "TN_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" AREA_GROUP = "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" ;
AREA_GROUP "CLKAG_nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# microblaze_0_debug_Dbg_Clk driven by BUFGCTRL_X0Y27
NET "microblaze_0_debug_Dbg_Clk" TNM_NET = "TN_microblaze_0_debug_Dbg_Clk" ;
TIMEGRP "TN_microblaze_0_debug_Dbg_Clk" AREA_GROUP = "CLKAG_microblaze_0_debug_Dbg_Clk" ;
AREA_GROUP "CLKAG_microblaze_0_debug_Dbg_Clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk driven by BUFGCTRL_X0Y1
NET "dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk driven by BUFGCTRL_X0Y30
NET "axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" TNM_NET = "TN_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" ;
TIMEGRP "TN_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" AREA_GROUP = "CLKAG_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" ;
AREA_GROUP "CLKAG_axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk driven by BUFGCTRL_X0Y4
NET "dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" TNM_NET = "TN_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" ;
TIMEGRP "TN_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" AREA_GROUP = "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" ;
AREA_GROUP "CLKAG_dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6 ;

# clk_200_0000MHz driven by MMCME2_ADV_X0Y4
NET "clk_200_0000MHz" TNM_NET = "TN_clk_200_0000MHz" ;
TIMEGRP "TN_clk_200_0000MHz" AREA_GROUP = "CLKAG_clk_200_0000MHz" ;
AREA_GROUP "CLKAG_clk_200_0000MHz" RANGE =   CLOCKREGION_X0Y4 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 14
Number of Global Clock Networks: 12

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    306 |    757 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |     98 |microblaze_0_debug_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    152 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    341 |   1007 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    109 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     40 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |    149 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    324 |   2664 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    148 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |     82 |microblaze_0_debug_Dbg_Clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    107 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    346 |   3006 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |   2902 |clk_100_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    228 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     87 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1262 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |   4479 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  27200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    508 |   2357 |clk_100_0000MHz
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    120 |    989 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    628 |   3438 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9600 |  29600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     19 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1532 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   1410 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    601 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     29 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |   3625 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   9200 |  27200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     15 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |   3441 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    372 |   1070 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    217 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    586 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     17 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    554 |   5314 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 6/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     75 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8400 |  25200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    162 |    267 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    223 |dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      2 |dma_0/dma_0/pcie_7x_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    182 |   2799 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     91 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     18 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     13 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    358 |   3400 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |     16 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    328 |   1067 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    117 |dma_0/dma_0/trn_clk_c
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |gtx_clk_125_0000MHz_90
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    203 |gtx_clk_125_0000Mhz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    364 |   1395 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |   1607 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     71 |dma_0/dma_0/pcie_7x_i/inst/inst/ext_ch_gt_drpclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |    435 |dma_0/dma_0/trn_clk_c
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    586 |nf10_bram_output_queues_0/nf10_bram_output_queues_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     14 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |   2771 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    370 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    424 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 3/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     68 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |gtx_clk_125_0000Mhz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     98 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   9200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    154 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    186 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      0 |   8800 |  26400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |nf10_input_arbiter_0/nf10_input_arbiter_0/axi_lite_ipif_inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot_BUFG
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     72 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:dd3a7fb) REAL time: 23 mins 22 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:dd3a7fb) REAL time: 23 mins 25 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:dd3a7fb) REAL time: 23 mins 27 secs 

Phase 8.8  Global Placement
................................
.....................................................................................
..............................................................
....................................................................
Phase 8.8  Global Placement (Checksum:4351ec8f) REAL time: 27 mins 53 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:4351ec8f) REAL time: 27 mins 56 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:4f31301) REAL time: 31 mins 6 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4f31301) REAL time: 31 mins 8 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:4f31301) REAL time: 31 mins 16 secs 

Total REAL time to Placer completion: 31 mins 30 secs 
Total CPU  time to Placer completion: 14 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  304
Slice Logic Utilization:
  Number of Slice Registers:                26,839 out of 407,600    6%
    Number used as Flip Flops:              26,799
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               37
  Number of Slice LUTs:                     25,445 out of 203,800   12%
    Number used as logic:                   22,711 out of 203,800   11%
      Number using O6 output only:          16,745
      Number using O5 output only:           1,851
      Number using O5 and O6:                4,115
      Number used as ROM:                        0
    Number used as Memory:                   1,151 out of  64,000    1%
      Number used as Dual Port RAM:            800
        Number using O6 output only:           192
        Number using O5 output only:            32
        Number using O5 and O6:                576
      Number used as Single Port RAM:           64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Shift Register:           287
        Number using O6 output only:           270
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:  1,583
      Number with same-slice register load:  1,442
      Number with same-slice carry load:       139
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                10,377 out of  50,950   20%
  Number of LUT Flip Flop pairs used:       32,197
    Number with an unused Flip Flop:         9,179 out of  32,197   28%
    Number with an unused LUT:               6,752 out of  32,197   20%
    Number of fully used LUT-FF pairs:      16,266 out of  32,197   50%
    Number of unique control sets:             885
    Number of slice register sites lost
      to control set restrictions:           2,783 out of 407,600    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       105 out of     400   26%
    Number of LOCed IOBs:                      105 out of     105  100%
    IOB Flip Flops:                             49
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 76 out of     445   17%
    Number using RAMB36E1 only:                 76
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 34 out of     890    3%
    Number using RAMB18E1 only:                 34
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    2
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       20 out of     500    4%
    Number used as IDELAYE2s:                   20
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     500    4%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       26 out of     500    5%
    Number used as OLOGICE2s:                   26
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               4 out of      40   10%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         3 out of      10   30%
    Number of LOCed MMCME2_ADVs:                 1 out of       3   33%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:           37
Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  2458 MB
Total REAL time to MAP completion:  33 mins 33 secs 
Total CPU time to MAP completion:   14 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.6/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/:/opt/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                26,839 out of 407,600    6%
    Number used as Flip Flops:              26,799
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               37
  Number of Slice LUTs:                     25,445 out of 203,800   12%
    Number used as logic:                   22,711 out of 203,800   11%
      Number using O6 output only:          16,745
      Number using O5 output only:           1,851
      Number using O5 and O6:                4,115
      Number used as ROM:                        0
    Number used as Memory:                   1,151 out of  64,000    1%
      Number used as Dual Port RAM:            800
        Number using O6 output only:           192
        Number using O5 output only:            32
        Number using O5 and O6:                576
      Number used as Single Port RAM:           64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Shift Register:           287
        Number using O6 output only:           270
        Number using O5 output only:             1
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:  1,583
      Number with same-slice register load:  1,442
      Number with same-slice carry load:       139
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                10,377 out of  50,950   20%
  Number of LUT Flip Flop pairs used:       32,197
    Number with an unused Flip Flop:         9,179 out of  32,197   28%
    Number with an unused LUT:               6,752 out of  32,197   20%
    Number of fully used LUT-FF pairs:      16,266 out of  32,197   50%
    Number of slice register sites lost
      to control set restrictions:               0 out of 407,600    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       105 out of     400   26%
    Number of LOCed IOBs:                      105 out of     105  100%
    IOB Flip Flops:                             49
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 76 out of     445   17%
    Number using RAMB36E1 only:                 76
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 34 out of     890    3%
    Number using RAMB18E1 only:                 34
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    2
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:       20 out of     500    4%
    Number used as IDELAYE2s:                   20
    Number used as IDELAYE2_FINEDELAYs:          0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       22 out of     500    4%
    Number used as ILOGICE2s:                   22
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       26 out of     500    5%
    Number used as OLOGICE2s:                   26
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     168    0%
  Number of BUFRs:                               4 out of      40   10%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     840    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      4 out of      16   25%
    Number of LOCed GTXE2_CHANNELs:              4 out of       4  100%
  Number of GTXE2_COMMONs:                       1 out of       4   25%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      10   10%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         3 out of      10   30%
    Number of LOCed MMCME2_ADVs:                 1 out of       3   33%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 5 mins 23 secs 
Finished initial Timing Analysis.  REAL time: 5 mins 27 secs 

WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_12_17_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_0_5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_18_23_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_6_11_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_24_29_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMB_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMC_D1_DPO has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_96_101_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[103] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[107] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[105] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_31_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[19] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[0].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has no load.
    PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[2].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_94_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_94_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[77] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[75] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[59] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[1].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMC_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_6_7_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_3_5_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0_63_0_2_RAMD_O has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_30_35_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_36_41_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[25] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_12_17_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[109] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[111] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_18_23_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_6_11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_48_53_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[113] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[3].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_42_47_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_54_59_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_60_65_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_72_77_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMB_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMC_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_108_113_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_90_95_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_96_101_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_102_107_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_84_89_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_66_71_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMA_D1_DPO
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_24_29_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dram/mem_reg_0_7_78_83_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue7_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue12_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue8_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue9_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue10_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[3] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/output_queues[4].metadata_fifo/fifo/Mram_queue11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[1] has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMC_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_30_35_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_24_29_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_18_23_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_0_5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_12_17_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/mem_reg_0_3_6_11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 162013 unrouted;      REAL time: 6 mins 27 secs 

Phase  2  : 131307 unrouted;      REAL time: 7 mins 15 secs 

Phase  3  : 44053 unrouted;      REAL time: 12 mins 10 secs 

Phase  4  : 44053 unrouted; (Setup:0, Hold:26993, Component Switching Limit:0)     REAL time: 13 mins 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 17 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 17 mins 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 17 mins 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:24694, Component Switching Limit:0)     REAL time: 17 mins 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 18 mins 53 secs 
Total REAL time to Router completion: 18 mins 53 secs 
Total CPU time to Router completion: 8 mins 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 5172 |  0.892     |  2.250      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/trn_clk_ |              |      |      |            |             |
|                   c | BUFGCTRL_X0Y3| No   | 2362 |  0.367     |  1.728      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y27| No   |   71 |  0.209     |  1.864      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_1/ |              |      |      |            |             |
|nf1_cml_interface_1/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   55 |  0.108     |  0.752      |
+---------------------+--------------+------+------+------------+-------------+
| gtx_clk_125_0000Mhz |BUFGCTRL_X0Y28| No   |  259 |  0.647     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/ext_ch_g |              |      |      |            |             |
|            t_drpclk | BUFGCTRL_X0Y4| No   |   95 |  0.276     |  1.727      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_0/ |              |      |      |            |             |
|nf1_cml_interface_0/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   51 |  0.108     |  0.760      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_3/ |              |      |      |            |             |
|nf1_cml_interface_3/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   55 |  0.110     |  0.754      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_2/ |              |      |      |            |             |
|nf1_cml_interface_2/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|    /rx_mac_aclk_int |  Regional Clk| No   |   57 |  0.172     |  0.826      |
+---------------------+--------------+------+------+------------+-------------+
|gtx_clk_125_0000MHz_ |              |      |      |            |             |
|                  90 |BUFGCTRL_X0Y29| No   |    8 |  0.140     |  1.652      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_3/ |              |      |      |            |             |
|nf1_cml_interface_3/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.011     |  0.386      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_2/ |              |      |      |            |             |
|nf1_cml_interface_2/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.007     |  0.385      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_1/ |              |      |      |            |             |
|nf1_cml_interface_1/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.019     |  0.387      |
+---------------------+--------------+------+------+------------+-------------+
|nf1_cml_interface_0/ |              |      |      |            |             |
|nf1_cml_interface_0/ |              |      |      |            |             |
|gig_eth_mac_fifo_blo |              |      |      |            |             |
|ck/gig_eth_mac_block |              |      |      |            |             |
|/rgmii_interface/rgm |              |      |      |            |             |
|     ii_rx_clk_bufio |        IO Clk| No   |   10 |  0.008     |  0.385      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_1_CL |              |      |      |            |             |
|               KOUT0 | BUFGCTRL_X0Y2| No   |    1 |  0.000     |  1.588      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|            gate_clk |BUFGCTRL_X0Y30| No   |    1 |  0.000     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/gt_top_i |              |      |      |            |             |
|/pipe_wrapper_i/gt_c |              |      |      |            |             |
|         pllpdrefclk | BUFGCTRL_X0Y0| No   |    2 |  0.010     |  1.461      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/gt_top_i |              |      |      |            |             |
|/pipe_wrapper_i/pipe |              |      |      |            |             |
|_clock_int.pipe_cloc |              |      |      |            |             |
|          k_i/refclk | BUFGCTRL_X0Y1| No   |    1 |  0.000     |  2.180      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   20 |  1.298     |  2.712      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_52_o_Mux_47_o |         Local|      |    1 |  0.000     |  0.408      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz |         Local|      |    4 |  0.184     |  2.307      |
+---------------------+--------------+------+------+------------+-------------+
|                 CLK |         Local|      |    1 |  0.000     |  1.230      |
+---------------------+--------------+------+------+------------+-------------+
|     RS232_Interrupt |         Local|      |    1 |  0.000     |  1.169      |
+---------------------+--------------+------+------+------------+-------------+
|axi_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  0.423      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_54_o_Mux_51_o |         Local|      |    1 |  0.000     |  0.363      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  0.001      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/int_qpll |              |      |      |            |             |
|       outclk_out<0> |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/int_qpll |              |      |      |            |             |
|    outrefclk_out<0> |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_1/cl |              |      |      |            |             |
|ock_generator_1/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|dma_0/dma_0/pcie_7x_ |              |      |      |            |             |
|i/inst/inst/gt_top_i |              |      |      |            |             |
|/pipe_wrapper_i/pipe |              |      |      |            |             |
|_clock_int.pipe_cloc |              |      |      |            |             |
|         k_i/mmcm_fb |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_53_o_Mux_49_o |         Local|      |    1 |  0.000     |  0.397      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0"         TS_clock_generator |             |            |            |        |            
  _1_clock_generator_1_SIG_MMCM1_CLKOUT0 /  |             |            |            |        |            
  0.5 HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_200_0000MHz = PERIOD TIMEGRP "clk_ | SETUP       |     3.179ns|     1.821ns|       0|           0
  200_0000MHz"         TS_clock_generator_1 | HOLD        |     0.156ns|            |       0|           0
  _clock_generator_1_SIG_MMCM1_CLKOUT0 HIGH | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
   50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.562ns|     6.438ns|       0|           0
  G_MMCM1_CLKOUT3 = PERIOD TIMEGRP          | HOLD        |     0.112ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT3"         TS_clock_generator |             |            |            |        |            
  _1_clock_generator_1_SIG_MMCM1_CLKOUT0 /  |             |            |            |        |            
  0.625 HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_1" OFFSET = IN 2 ns VAL | SETUP       |     2.160ns|    -0.160ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_1"         | HOLD        |     0.310ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_1" OFFSET = IN 2 ns VAL | SETUP       |     2.160ns|    -0.160ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_1"         | HOLD        |     0.310ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_4" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_4"         | HOLD        |     0.298ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_4" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_4"         | HOLD        |     0.298ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_3" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_3"         | HOLD        |     0.303ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_3" OFFSET = IN 2 ns VAL | SETUP       |     2.172ns|    -0.172ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_3"         | HOLD        |     0.303ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_2" OFFSET = IN 2 ns VAL | SETUP       |     2.177ns|    -0.177ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_2"         | HOLD        |     0.309ns|            |       0|           0
   "FALLING"                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "IN_RGMII_2" OFFSET = IN 2 ns VAL | SETUP       |     2.177ns|    -0.177ns|       0|           0
  ID 4 ns BEFORE COMP "rgmii_rxc_2"         | HOLD        |     0.309ns|            |       0|           0
   "RISING"                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_1_clock_generator_1_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_in HIGH         50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_in = PERIOD TIMEGRP "clk_in" 5 ns  | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rx = PERIOD TIMEGRP "clk_rx" 8 ns  | SETUP       |     2.725ns|     5.275ns|       0|           0
  HIGH 50% | HOLD        |     0.001ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     5.229ns|     2.771ns|       0|           0
  G_MMCM1_CLKOUT2 = PERIOD TIMEGRP          | HOLD        |     0.214ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT2"         TS_clock_generator |             |            |            |        |            
  _1_clock_generator_1_SIG_MMCM1_CLKOUT0 /  |             |            |            |        |            
  0.625 PHASE         2 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP " | SETUP       |     5.871ns|     4.129ns|       0|           0
  tx_addr_rd" TO TIMEGRP "tx_addr_wr"       | HOLD        |     0.204ns|            |       0|           0
     10 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 M | MINPERIOD   |     8.400ns|     1.600ns|       0|           0
  Hz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG1_path" TIG                   | SETUP       |         N/A|    12.526ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG0_path" TIG                   | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "ts_from_tx_cfg_path" TIG            | SETUP       |         N/A|     2.454ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "ts_resync_flops_path" TIG           | MAXDELAY    |         N/A|     9.921ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_PReset_to_UCSD_FFs_path" TIG     | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | N/A         |         N/A|         N/A|     N/A|         N/A
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | N/A         |         N/A|         N/A|     N/A|         N/A
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_0_reset_resync_ | MAXDELAY    |         N/A|     9.583ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | N/A         |         N/A|         N/A|     N/A|         N/A
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.329ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|    -2.457ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|    11.146ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|       521601|
| TS_clock_generator_1_clock_gen|      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|       521601|
| erator_1_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      6.438ns|          N/A|            0|            0|       521572|            0|
|  nerator_0_SIG_MMCM1_CLKOUT3  |             |             |             |             |             |             |             |
|  TS_clk_200_0000MHz           |      5.000ns|      4.761ns|          N/A|            0|            0|           21|            0|
|  TS_clock_generator_0_clock_ge|     10.000ns|     10.000ns|          N/A|            0|            0|            0|            0|
|  nerator_0_SIG_MMCM1_CLKOUT0  |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      8.000ns|      2.771ns|          N/A|            0|            0|            8|            0|
|  nerator_0_SIG_MMCM1_CLKOUT2  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 262 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 19 mins 35 secs 
Total CPU time to PAR completion: 8 mins 40 secs 

Peak Memory Usage:  1941 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 265
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/:/opt/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1
WARNING:Timing:3223 - Timing constraint PATH "TS_PReset_to_UCSD_FFs_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7k325t,-1 (PRODUCTION 1.09 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 1519531 paths, 0 nets, and 93909 connections

Design statistics:
   Minimum period:  10.000ns (Maximum frequency: 100.000MHz)
   Maximum path delay from/to any node:   4.129ns


Analysis completed Fri Jun 12 19:34:52 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 8 mins 36 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.6/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
</opt/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/:/opt/Xilinx/14.6/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7k325t, package ffg676, speed -1
Opened constraints file system.pcf.

Fri Jun 12 19:36:54 2020


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' at 'RAMB36_X2Y17' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' at 'RAMB36_X2Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' at 'RAMB36_X2Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' at 'RAMB36_X1Y15' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_52_o_Mux_47_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_54_o_Mux_51_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_53_o_Mux_49_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_0_5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_12_17
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_12_17
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_0_5_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_18_23
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_18_23
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_6_11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_6_11_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_24_29
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_24_29
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_3/u_dram/mem_reg_0_15_30_31
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/u_ram_vld_2/u_dram/mem_reg_0_15_30_31
   _RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dsc_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dsc_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_96_101_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[103]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[107]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[105]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_30_31_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_rd/u_rd_q/enq_data[19]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_1/afifo/fifo_mem/u_fifo_rram/me
   m_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[3].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[0].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_rd/u_rd_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[0].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[1].u_ram_hi/u_dram/mem_reg_
   0_63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/high_mems[2].u_ram_hi/u_dram/mem_reg_
   0_63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_tx_dne_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[2].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_90_94_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_90_94_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[3].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[2].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[77]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[75]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_pcie_cm_q/u_cm_q/afifo/fifo_mem/u_fifo_dram/mem_
   reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_cm/u_cm_q/enq_data[59]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[1].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMC_DPO> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_6_7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_cm/u_cm_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_3_5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[0].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dsc/low_mems[1].u_ram_lo/u_dram/mem_reg_0
   _63_0_2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_30_35_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_36_41_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[25]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue3_RAMC_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_12_17_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[109]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[111]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_0_5_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_18_23_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_6_11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_48_53_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx_wr/u_wr_q/enq_data[113]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[3].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_42_47_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_54_59_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_60_65_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_72_77_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_108_113_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_90_95_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_96_101_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_102_107_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_84_89_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_66_71_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMA_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_24_29_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_pcie_tx/u_pcie_tx_wr/u_wr_q/u_q/afifo/fifo_mem/u_fifo_dr
   am/mem_reg_0_7_78_83_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue12_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[3]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <nf10_bram_output_queues_0/nf10_bram_output_queues_0/bram_output_queues/outpu
   t_queues[4].metadata_fifo/fifo/Mram_queue11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/mem_vld_rx_dne_wr_addr[1]> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_30_35_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_24_29_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_18_23_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_0_5_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_12_17_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/u_fifo_x/afifo/fifo_mem/u_fifo_rram/m
   em_reg_0_3_6_11_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_tx_ctrl/u_tx_pending_q/afifo/fifo_mem/u_fifo_dram
   /mem_reg, are using the same clock signal (synchronous clocking) with
   WRITE_FIRST mode specified. This configuration may encounter address
   collisions if the same address appears on both ports. It is suggested for
   this configuration to use READ_FIRST mode to avoid any conditions for address
   collision. See the FPGA Memory Resources User Guide for additional
   information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N
   _DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/g
   rf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_me
   m_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_rd_q/u_rd_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_0, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_rd_q/u_rd_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_1, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2
   N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_m
   em_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_wr_q/u_wr_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_0, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   dma_0/dma_0/u_dma/u_iface/u_pcie_wr_q/u_wr_q/afifo/fifo_mem/u_fifo_dram/mem_r
   eg_1, are using the same clock signal (synchronous clocking) with WRITE_FIRST
   mode specified. This configuration may encounter address collisions if the
   same address appears on both ports. It is suggested for this configuration to
   use READ_FIRST mode to avoid any conditions for address collision. See the
   FPGA Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2383 - Issue with pin connections and/or configuration
   on
   block:<axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/STARTUP_INCLUDE.GEN_
   7Series_STARTUP.STARTUPE2_inst>:<STARTUP_STARTUP>.  USRDONEO and/or USRDONETS
   are tied low. This will cause the DONE pin to go low after configuration.  If
   this behavior is not intended, please tie these inputs high.
WARNING:PhysDesignRules:2240 - The MMCME2_ADV block
   <clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 267 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.filters
Done writing Tab View settings to:
	/home/fbachini/NetFPGA-1G-CML-live/contrib-projects/regex_firewall_output/hw/etc/system.gui
