#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri May 27 17:14:03 2022
# Process ID: 14232
# Current directory: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/top.vds
# Journal file: D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1477.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/imports/hdl/top.v:26]
	Parameter RUN bound to: 1'b0 
	Parameter STOP bound to: 1'b1 
	Parameter TOG1 bound to: 1'b0 
	Parameter TOG2 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/.Xil/Vivado-14232-ALIENWARE-M15-UDRC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/.Xil/Vivado-14232-ALIENWARE-M15-UDRC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/.Xil/Vivado-14232-ALIENWARE-M15-UDRC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/.Xil/Vivado-14232-ALIENWARE-M15-UDRC/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'probe_in0' does not match port width (1) of module 'vio_0' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/imports/hdl/top.v:87]
INFO: [Synth 8-6157] synthesizing module 'math_rp' [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/.Xil/Vivado-14232-ALIENWARE-M15-UDRC/realtime/math_rp_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'math_rp' (3#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/.Xil/Vivado-14232-ALIENWARE-M15-UDRC/realtime/math_rp_stub.v:5]
INFO: [Synth 8-226] default block is never used [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/imports/hdl/top.v:145]
INFO: [Synth 8-226] default block is never used [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/imports/hdl/top.v:126]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_inst_0'. This will prevent further optimization [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/imports/hdl/top.v:85]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/imports/hdl/top.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.016 ; gain = 42.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1526.281 ; gain = 49.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1526.281 ; gain = 49.145
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/mult_synth_1/math_rp/math_rp_in_context.xdc] for cell 'my_math'
Finished Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/mult_synth_1/math_rp/math_rp_in_context.xdc] for cell 'my_math'
Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst_0'
Finished Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst_0'
Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_0'
Finished Parsing XDC File [d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_0'
Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/hd_reconfig.xdc]
Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc]
WARNING: [Vivado 12-5460] The attribute CFGBVS is not supported in the xczu7ev-ffvc1156-2-e device [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc:62]
WARNING: [Vivado 12-5460] The attribute CONFIG_VOLTAGE is not supported in the xczu7ev-ffvc1156-2-e device [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc:63]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc:69]
Finished Parsing XDC File [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/constrs_1/imports/xdc/top_io_vcu106.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1659.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.105 ; gain = 181.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.105 ; gain = 181.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  d:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for my_math. (constraint file  D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for my_math. (constraint file  D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property DONT_TOUCH = true for vio_inst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.105 ; gain = 181.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.105 ; gain = 181.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.105 ; gain = 181.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_0/clk_out1' to pin 'clk_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2224.711 ; gain = 747.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2234.586 ; gain = 757.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2244.645 ; gain = 767.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_drck
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_shift
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_tdi
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_update
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_sel
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_tms
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_tck
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_runtest
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_reset
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_capture
CRITICAL WARNING: [Synth 8-4442] BlackBox module my_math has unconnected pin S_BSCAN_bscanid_en
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |vio_0         |         1|
|3     |math_rp       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |math_rp   |     1|
|3     |vio_0     |     1|
|4     |CARRY8    |     4|
|5     |LUT1      |     2|
|6     |LUT2      |     2|
|7     |LUT3      |     7|
|8     |LUT4      |     3|
|9     |FDRE      |    59|
|10    |IBUF      |     3|
|11    |OBUF      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   103|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 11 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2250.461 ; gain = 640.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2250.461 ; gain = 773.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Chipscope 16-361] BSCAN interface pins S_BSCAN_drck,S_BSCAN_shift,S_BSCAN_tdi,S_BSCAN_update,S_BSCAN_sel,S_BSCAN_capture,S_BSCAN_tdo, of Reconfigurable Partition my_math are not connected which may cause failures later in the flow.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2293.266 ; gain = 1888.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.266 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UDRC/workspaces/vivado2019.1/PR_Test02/PR_Test02.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 27 17:14:53 2022...
