{"top":"global.conv2D_fp",
"namespaces":{
  "global":{
    "modules":{
      "PE":{
        "type":["Record",[
          ["inst",["Array",84,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2",["Array",16,"Bit"]],
          ["O3",["Array",16,"Bit"]],
          ["O4",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "aff__U1028":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U1037":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1048":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1049":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1030":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1033":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1036":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1039":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1042":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1041":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1030.in","_U1031.out"],
          ["coeff_U1033.in","_U1034.out"],
          ["coeff_U1036.in","_U1037.out"],
          ["coeff_U1039.in","_U1040.out"],
          ["coeff_U1042.in","_U1043.out"],
          ["mul_d0__U1029.out","add_all__U1045.in0"],
          ["mul_d1__U1032.out","add_all__U1045.in1"],
          ["add_all__U1046.in0","add_all__U1045.out"],
          ["mul_d2__U1035.out","add_all__U1046.in1"],
          ["add_all__U1047.in0","add_all__U1046.out"],
          ["mul_d3__U1038.out","add_all__U1047.in1"],
          ["add_all__U1048.in0","add_all__U1047.out"],
          ["mul_d4__U1041.out","add_all__U1048.in1"],
          ["add_all__U1049.in0","add_all__U1048.out"],
          ["const_term_U1044.out","add_all__U1049.in1"],
          ["self.out","add_all__U1049.out"],
          ["self.clk","coeff_U1030.clk"],
          ["mul_d0__U1029.in0","coeff_U1030.out"],
          ["self.clk","coeff_U1033.clk"],
          ["mul_d1__U1032.in0","coeff_U1033.out"],
          ["self.clk","coeff_U1036.clk"],
          ["mul_d2__U1035.in0","coeff_U1036.out"],
          ["self.clk","coeff_U1039.clk"],
          ["mul_d3__U1038.in0","coeff_U1039.out"],
          ["self.clk","coeff_U1042.clk"],
          ["mul_d4__U1041.in0","coeff_U1042.out"],
          ["self.d.0","mul_d0__U1029.in1"],
          ["self.d.1","mul_d1__U1032.in1"],
          ["self.d.2","mul_d2__U1035.in1"],
          ["self.d.3","mul_d3__U1038.in1"],
          ["self.d.4","mul_d4__U1041.in1"]
        ]
      },
      "aff__U1052":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1055":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U1067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1073":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1075":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1076":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1077":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1079":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1054":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1057":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1060":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1063":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1066":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1069":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1072":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283c"]}
          },
          "mul_d0__U1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1056":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1068":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1071":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1054.in","_U1055.out"],
          ["coeff_U1057.in","_U1058.out"],
          ["coeff_U1060.in","_U1061.out"],
          ["coeff_U1063.in","_U1064.out"],
          ["coeff_U1066.in","_U1067.out"],
          ["coeff_U1069.in","_U1070.out"],
          ["coeff_U1072.in","_U1073.out"],
          ["mul_d0__U1053.out","add_all__U1075.in0"],
          ["mul_d1__U1056.out","add_all__U1075.in1"],
          ["add_all__U1076.in0","add_all__U1075.out"],
          ["mul_d2__U1059.out","add_all__U1076.in1"],
          ["add_all__U1077.in0","add_all__U1076.out"],
          ["mul_d3__U1062.out","add_all__U1077.in1"],
          ["add_all__U1078.in0","add_all__U1077.out"],
          ["mul_d4__U1065.out","add_all__U1078.in1"],
          ["add_all__U1079.in0","add_all__U1078.out"],
          ["mul_d5__U1068.out","add_all__U1079.in1"],
          ["add_all__U1080.in0","add_all__U1079.out"],
          ["mul_d6__U1071.out","add_all__U1080.in1"],
          ["add_all__U1081.in0","add_all__U1080.out"],
          ["const_term_U1074.out","add_all__U1081.in1"],
          ["self.out","add_all__U1081.out"],
          ["self.clk","coeff_U1054.clk"],
          ["mul_d0__U1053.in0","coeff_U1054.out"],
          ["self.clk","coeff_U1057.clk"],
          ["mul_d1__U1056.in0","coeff_U1057.out"],
          ["self.clk","coeff_U1060.clk"],
          ["mul_d2__U1059.in0","coeff_U1060.out"],
          ["self.clk","coeff_U1063.clk"],
          ["mul_d3__U1062.in0","coeff_U1063.out"],
          ["self.clk","coeff_U1066.clk"],
          ["mul_d4__U1065.in0","coeff_U1066.out"],
          ["self.clk","coeff_U1069.clk"],
          ["mul_d5__U1068.in0","coeff_U1069.out"],
          ["self.clk","coeff_U1072.clk"],
          ["mul_d6__U1071.in0","coeff_U1072.out"],
          ["self.d.0","mul_d0__U1053.in1"],
          ["self.d.1","mul_d1__U1056.in1"],
          ["self.d.2","mul_d2__U1059.in1"],
          ["self.d.3","mul_d3__U1062.in1"],
          ["self.d.4","mul_d4__U1065.in1"],
          ["self.d.5","mul_d5__U1068.in1"],
          ["self.d.6","mul_d6__U1071.in1"]
        ]
      },
      "aff__U107":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U112":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U115":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U109.in","_U110.out"],
          ["coeff_U112.in","_U113.out"],
          ["coeff_U115.in","_U116.out"],
          ["mul_d0__U108.out","add_all__U118.in0"],
          ["mul_d1__U111.out","add_all__U118.in1"],
          ["add_all__U119.in0","add_all__U118.out"],
          ["mul_d2__U114.out","add_all__U119.in1"],
          ["add_all__U120.in0","add_all__U119.out"],
          ["const_term_U117.out","add_all__U120.in1"],
          ["self.out","add_all__U120.out"],
          ["self.clk","coeff_U109.clk"],
          ["mul_d0__U108.in0","coeff_U109.out"],
          ["self.clk","coeff_U112.clk"],
          ["mul_d1__U111.in0","coeff_U112.out"],
          ["self.clk","coeff_U115.clk"],
          ["mul_d2__U114.in0","coeff_U115.out"],
          ["self.d.0","mul_d0__U108.in1"],
          ["self.d.1","mul_d1__U111.in1"],
          ["self.d.2","mul_d2__U114.in1"]
        ]
      },
      "aff__U1106":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U1121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1129":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1111":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1125":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1108.in","_U1109.out"],
          ["coeff_U1111.in","_U1112.out"],
          ["coeff_U1114.in","_U1115.out"],
          ["coeff_U1117.in","_U1118.out"],
          ["coeff_U1120.in","_U1121.out"],
          ["coeff_U1123.in","_U1124.out"],
          ["coeff_U1126.in","_U1127.out"],
          ["mul_d0__U1107.out","add_all__U1129.in0"],
          ["mul_d1__U1110.out","add_all__U1129.in1"],
          ["add_all__U1130.in0","add_all__U1129.out"],
          ["mul_d2__U1113.out","add_all__U1130.in1"],
          ["add_all__U1131.in0","add_all__U1130.out"],
          ["mul_d3__U1116.out","add_all__U1131.in1"],
          ["add_all__U1132.in0","add_all__U1131.out"],
          ["mul_d4__U1119.out","add_all__U1132.in1"],
          ["add_all__U1133.in0","add_all__U1132.out"],
          ["mul_d5__U1122.out","add_all__U1133.in1"],
          ["add_all__U1134.in0","add_all__U1133.out"],
          ["mul_d6__U1125.out","add_all__U1134.in1"],
          ["add_all__U1135.in0","add_all__U1134.out"],
          ["const_term_U1128.out","add_all__U1135.in1"],
          ["self.out","add_all__U1135.out"],
          ["self.clk","coeff_U1108.clk"],
          ["mul_d0__U1107.in0","coeff_U1108.out"],
          ["self.clk","coeff_U1111.clk"],
          ["mul_d1__U1110.in0","coeff_U1111.out"],
          ["self.clk","coeff_U1114.clk"],
          ["mul_d2__U1113.in0","coeff_U1114.out"],
          ["self.clk","coeff_U1117.clk"],
          ["mul_d3__U1116.in0","coeff_U1117.out"],
          ["self.clk","coeff_U1120.clk"],
          ["mul_d4__U1119.in0","coeff_U1120.out"],
          ["self.clk","coeff_U1123.clk"],
          ["mul_d5__U1122.in0","coeff_U1123.out"],
          ["self.clk","coeff_U1126.clk"],
          ["mul_d6__U1125.in0","coeff_U1126.out"],
          ["self.d.0","mul_d0__U1107.in1"],
          ["self.d.1","mul_d1__U1110.in1"],
          ["self.d.2","mul_d2__U1113.in1"],
          ["self.d.3","mul_d3__U1116.in1"],
          ["self.d.4","mul_d4__U1119.in1"],
          ["self.d.5","mul_d5__U1122.in1"],
          ["self.d.6","mul_d6__U1125.in1"]
        ]
      },
      "aff__U1155":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U1164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U1167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1175":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1176":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002d6d"]}
          },
          "mul_d0__U1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1157.in","_U1158.out"],
          ["coeff_U1160.in","_U1161.out"],
          ["coeff_U1163.in","_U1164.out"],
          ["coeff_U1166.in","_U1167.out"],
          ["coeff_U1169.in","_U1170.out"],
          ["coeff_U1172.in","_U1173.out"],
          ["mul_d0__U1156.out","add_all__U1175.in0"],
          ["mul_d1__U1159.out","add_all__U1175.in1"],
          ["add_all__U1176.in0","add_all__U1175.out"],
          ["mul_d2__U1162.out","add_all__U1176.in1"],
          ["add_all__U1177.in0","add_all__U1176.out"],
          ["mul_d3__U1165.out","add_all__U1177.in1"],
          ["add_all__U1178.in0","add_all__U1177.out"],
          ["mul_d4__U1168.out","add_all__U1178.in1"],
          ["add_all__U1179.in0","add_all__U1178.out"],
          ["mul_d5__U1171.out","add_all__U1179.in1"],
          ["add_all__U1180.in0","add_all__U1179.out"],
          ["const_term_U1174.out","add_all__U1180.in1"],
          ["self.out","add_all__U1180.out"],
          ["self.clk","coeff_U1157.clk"],
          ["mul_d0__U1156.in0","coeff_U1157.out"],
          ["self.clk","coeff_U1160.clk"],
          ["mul_d1__U1159.in0","coeff_U1160.out"],
          ["self.clk","coeff_U1163.clk"],
          ["mul_d2__U1162.in0","coeff_U1163.out"],
          ["self.clk","coeff_U1166.clk"],
          ["mul_d3__U1165.in0","coeff_U1166.out"],
          ["self.clk","coeff_U1169.clk"],
          ["mul_d4__U1168.in0","coeff_U1169.out"],
          ["self.clk","coeff_U1172.clk"],
          ["mul_d5__U1171.in0","coeff_U1172.out"],
          ["self.d.0","mul_d0__U1156.in1"],
          ["self.d.1","mul_d1__U1159.in1"],
          ["self.d.2","mul_d2__U1162.in1"],
          ["self.d.3","mul_d3__U1165.in1"],
          ["self.d.4","mul_d4__U1168.in1"],
          ["self.d.5","mul_d5__U1171.in1"]
        ]
      },
      "aff__U1199":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001388"]}
          },
          "_U1208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1201.in","_U1202.out"],
          ["coeff_U1204.in","_U1205.out"],
          ["coeff_U1207.in","_U1208.out"],
          ["coeff_U1210.in","_U1211.out"],
          ["coeff_U1213.in","_U1214.out"],
          ["coeff_U1216.in","_U1217.out"],
          ["mul_d0__U1200.out","add_all__U1219.in0"],
          ["mul_d1__U1203.out","add_all__U1219.in1"],
          ["add_all__U1220.in0","add_all__U1219.out"],
          ["mul_d2__U1206.out","add_all__U1220.in1"],
          ["add_all__U1221.in0","add_all__U1220.out"],
          ["mul_d3__U1209.out","add_all__U1221.in1"],
          ["add_all__U1222.in0","add_all__U1221.out"],
          ["mul_d4__U1212.out","add_all__U1222.in1"],
          ["add_all__U1223.in0","add_all__U1222.out"],
          ["mul_d5__U1215.out","add_all__U1223.in1"],
          ["add_all__U1224.in0","add_all__U1223.out"],
          ["const_term_U1218.out","add_all__U1224.in1"],
          ["self.out","add_all__U1224.out"],
          ["self.clk","coeff_U1201.clk"],
          ["mul_d0__U1200.in0","coeff_U1201.out"],
          ["self.clk","coeff_U1204.clk"],
          ["mul_d1__U1203.in0","coeff_U1204.out"],
          ["self.clk","coeff_U1207.clk"],
          ["mul_d2__U1206.in0","coeff_U1207.out"],
          ["self.clk","coeff_U1210.clk"],
          ["mul_d3__U1209.in0","coeff_U1210.out"],
          ["self.clk","coeff_U1213.clk"],
          ["mul_d4__U1212.in0","coeff_U1213.out"],
          ["self.clk","coeff_U1216.clk"],
          ["mul_d5__U1215.in0","coeff_U1216.out"],
          ["self.d.0","mul_d0__U1200.in1"],
          ["self.d.1","mul_d1__U1203.in1"],
          ["self.d.2","mul_d2__U1206.in1"],
          ["self.d.3","mul_d3__U1209.in1"],
          ["self.d.4","mul_d4__U1212.in1"],
          ["self.d.5","mul_d5__U1215.in1"]
        ]
      },
      "aff__U1227":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c7b5"]}
          },
          "mul_d0__U1228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1234":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1229.in","_U1230.out"],
          ["coeff_U1232.in","_U1233.out"],
          ["coeff_U1235.in","_U1236.out"],
          ["coeff_U1238.in","_U1239.out"],
          ["mul_d0__U1228.out","add_all__U1241.in0"],
          ["mul_d1__U1231.out","add_all__U1241.in1"],
          ["add_all__U1242.in0","add_all__U1241.out"],
          ["mul_d2__U1234.out","add_all__U1242.in1"],
          ["add_all__U1243.in0","add_all__U1242.out"],
          ["mul_d3__U1237.out","add_all__U1243.in1"],
          ["add_all__U1244.in0","add_all__U1243.out"],
          ["const_term_U1240.out","add_all__U1244.in1"],
          ["self.out","add_all__U1244.out"],
          ["self.clk","coeff_U1229.clk"],
          ["mul_d0__U1228.in0","coeff_U1229.out"],
          ["self.clk","coeff_U1232.clk"],
          ["mul_d1__U1231.in0","coeff_U1232.out"],
          ["self.clk","coeff_U1235.clk"],
          ["mul_d2__U1234.in0","coeff_U1235.out"],
          ["self.clk","coeff_U1238.clk"],
          ["mul_d3__U1237.in0","coeff_U1238.out"],
          ["self.d.0","mul_d0__U1228.in1"],
          ["self.d.1","mul_d1__U1231.in1"],
          ["self.d.2","mul_d2__U1234.in1"],
          ["self.d.3","mul_d3__U1237.in1"]
        ]
      },
      "aff__U1254":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1260":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1262":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1256.in","_U1257.out"],
          ["coeff_U1259.in","_U1260.out"],
          ["coeff_U1262.in","_U1263.out"],
          ["coeff_U1265.in","_U1266.out"],
          ["mul_d0__U1255.out","add_all__U1268.in0"],
          ["mul_d1__U1258.out","add_all__U1268.in1"],
          ["add_all__U1269.in0","add_all__U1268.out"],
          ["mul_d2__U1261.out","add_all__U1269.in1"],
          ["add_all__U1270.in0","add_all__U1269.out"],
          ["mul_d3__U1264.out","add_all__U1270.in1"],
          ["add_all__U1271.in0","add_all__U1270.out"],
          ["const_term_U1267.out","add_all__U1271.in1"],
          ["self.out","add_all__U1271.out"],
          ["self.clk","coeff_U1256.clk"],
          ["mul_d0__U1255.in0","coeff_U1256.out"],
          ["self.clk","coeff_U1259.clk"],
          ["mul_d1__U1258.in0","coeff_U1259.out"],
          ["self.clk","coeff_U1262.clk"],
          ["mul_d2__U1261.in0","coeff_U1262.out"],
          ["self.clk","coeff_U1265.clk"],
          ["mul_d3__U1264.in0","coeff_U1265.out"],
          ["self.d.0","mul_d0__U1255.in1"],
          ["self.d.1","mul_d1__U1258.in1"],
          ["self.d.2","mul_d2__U1261.in1"],
          ["self.d.3","mul_d3__U1264.in1"]
        ]
      },
      "aff__U127":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U138":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U129.in","_U130.out"],
          ["coeff_U132.in","_U133.out"],
          ["coeff_U135.in","_U136.out"],
          ["mul_d0__U128.out","add_all__U138.in0"],
          ["mul_d1__U131.out","add_all__U138.in1"],
          ["add_all__U139.in0","add_all__U138.out"],
          ["mul_d2__U134.out","add_all__U139.in1"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["const_term_U137.out","add_all__U140.in1"],
          ["self.out","add_all__U140.out"],
          ["self.clk","coeff_U129.clk"],
          ["mul_d0__U128.in0","coeff_U129.out"],
          ["self.clk","coeff_U132.clk"],
          ["mul_d1__U131.in0","coeff_U132.out"],
          ["self.clk","coeff_U135.clk"],
          ["mul_d2__U134.in0","coeff_U135.out"],
          ["self.d.0","mul_d0__U128.in1"],
          ["self.d.1","mul_d1__U131.in1"],
          ["self.d.2","mul_d2__U134.in1"]
        ]
      },
      "aff__U1275":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U1284":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U1287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1280":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002d6d"]}
          },
          "mul_d0__U1276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1279":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1277.in","_U1278.out"],
          ["coeff_U1280.in","_U1281.out"],
          ["coeff_U1283.in","_U1284.out"],
          ["coeff_U1286.in","_U1287.out"],
          ["coeff_U1289.in","_U1290.out"],
          ["coeff_U1292.in","_U1293.out"],
          ["mul_d0__U1276.out","add_all__U1295.in0"],
          ["mul_d1__U1279.out","add_all__U1295.in1"],
          ["add_all__U1296.in0","add_all__U1295.out"],
          ["mul_d2__U1282.out","add_all__U1296.in1"],
          ["add_all__U1297.in0","add_all__U1296.out"],
          ["mul_d3__U1285.out","add_all__U1297.in1"],
          ["add_all__U1298.in0","add_all__U1297.out"],
          ["mul_d4__U1288.out","add_all__U1298.in1"],
          ["add_all__U1299.in0","add_all__U1298.out"],
          ["mul_d5__U1291.out","add_all__U1299.in1"],
          ["add_all__U1300.in0","add_all__U1299.out"],
          ["const_term_U1294.out","add_all__U1300.in1"],
          ["self.out","add_all__U1300.out"],
          ["self.clk","coeff_U1277.clk"],
          ["mul_d0__U1276.in0","coeff_U1277.out"],
          ["self.clk","coeff_U1280.clk"],
          ["mul_d1__U1279.in0","coeff_U1280.out"],
          ["self.clk","coeff_U1283.clk"],
          ["mul_d2__U1282.in0","coeff_U1283.out"],
          ["self.clk","coeff_U1286.clk"],
          ["mul_d3__U1285.in0","coeff_U1286.out"],
          ["self.clk","coeff_U1289.clk"],
          ["mul_d4__U1288.in0","coeff_U1289.out"],
          ["self.clk","coeff_U1292.clk"],
          ["mul_d5__U1291.in0","coeff_U1292.out"],
          ["self.d.0","mul_d0__U1276.in1"],
          ["self.d.1","mul_d1__U1279.in1"],
          ["self.d.2","mul_d2__U1282.in1"],
          ["self.d.3","mul_d3__U1285.in1"],
          ["self.d.4","mul_d4__U1288.in1"],
          ["self.d.5","mul_d5__U1291.in1"]
        ]
      },
      "aff__U1319":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001388"]}
          },
          "_U1328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1336":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1321.in","_U1322.out"],
          ["coeff_U1324.in","_U1325.out"],
          ["coeff_U1327.in","_U1328.out"],
          ["coeff_U1330.in","_U1331.out"],
          ["coeff_U1333.in","_U1334.out"],
          ["coeff_U1336.in","_U1337.out"],
          ["mul_d0__U1320.out","add_all__U1339.in0"],
          ["mul_d1__U1323.out","add_all__U1339.in1"],
          ["add_all__U1340.in0","add_all__U1339.out"],
          ["mul_d2__U1326.out","add_all__U1340.in1"],
          ["add_all__U1341.in0","add_all__U1340.out"],
          ["mul_d3__U1329.out","add_all__U1341.in1"],
          ["add_all__U1342.in0","add_all__U1341.out"],
          ["mul_d4__U1332.out","add_all__U1342.in1"],
          ["add_all__U1343.in0","add_all__U1342.out"],
          ["mul_d5__U1335.out","add_all__U1343.in1"],
          ["add_all__U1344.in0","add_all__U1343.out"],
          ["const_term_U1338.out","add_all__U1344.in1"],
          ["self.out","add_all__U1344.out"],
          ["self.clk","coeff_U1321.clk"],
          ["mul_d0__U1320.in0","coeff_U1321.out"],
          ["self.clk","coeff_U1324.clk"],
          ["mul_d1__U1323.in0","coeff_U1324.out"],
          ["self.clk","coeff_U1327.clk"],
          ["mul_d2__U1326.in0","coeff_U1327.out"],
          ["self.clk","coeff_U1330.clk"],
          ["mul_d3__U1329.in0","coeff_U1330.out"],
          ["self.clk","coeff_U1333.clk"],
          ["mul_d4__U1332.in0","coeff_U1333.out"],
          ["self.clk","coeff_U1336.clk"],
          ["mul_d5__U1335.in0","coeff_U1336.out"],
          ["self.d.0","mul_d0__U1320.in1"],
          ["self.d.1","mul_d1__U1323.in1"],
          ["self.d.2","mul_d2__U1326.in1"],
          ["self.d.3","mul_d3__U1329.in1"],
          ["self.d.4","mul_d4__U1332.in1"],
          ["self.d.5","mul_d5__U1335.in1"]
        ]
      },
      "aff__U1347":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c7b5"]}
          },
          "mul_d0__U1348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1354":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1349.in","_U1350.out"],
          ["coeff_U1352.in","_U1353.out"],
          ["coeff_U1355.in","_U1356.out"],
          ["coeff_U1358.in","_U1359.out"],
          ["mul_d0__U1348.out","add_all__U1361.in0"],
          ["mul_d1__U1351.out","add_all__U1361.in1"],
          ["add_all__U1362.in0","add_all__U1361.out"],
          ["mul_d2__U1354.out","add_all__U1362.in1"],
          ["add_all__U1363.in0","add_all__U1362.out"],
          ["mul_d3__U1357.out","add_all__U1363.in1"],
          ["add_all__U1364.in0","add_all__U1363.out"],
          ["const_term_U1360.out","add_all__U1364.in1"],
          ["self.out","add_all__U1364.out"],
          ["self.clk","coeff_U1349.clk"],
          ["mul_d0__U1348.in0","coeff_U1349.out"],
          ["self.clk","coeff_U1352.clk"],
          ["mul_d1__U1351.in0","coeff_U1352.out"],
          ["self.clk","coeff_U1355.clk"],
          ["mul_d2__U1354.in0","coeff_U1355.out"],
          ["self.clk","coeff_U1358.clk"],
          ["mul_d3__U1357.in0","coeff_U1358.out"],
          ["self.d.0","mul_d0__U1348.in1"],
          ["self.d.1","mul_d1__U1351.in1"],
          ["self.d.2","mul_d2__U1354.in1"],
          ["self.d.3","mul_d3__U1357.in1"]
        ]
      },
      "aff__U1374":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1377":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1379":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1382":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1376.in","_U1377.out"],
          ["coeff_U1379.in","_U1380.out"],
          ["coeff_U1382.in","_U1383.out"],
          ["coeff_U1385.in","_U1386.out"],
          ["mul_d0__U1375.out","add_all__U1388.in0"],
          ["mul_d1__U1378.out","add_all__U1388.in1"],
          ["add_all__U1389.in0","add_all__U1388.out"],
          ["mul_d2__U1381.out","add_all__U1389.in1"],
          ["add_all__U1390.in0","add_all__U1389.out"],
          ["mul_d3__U1384.out","add_all__U1390.in1"],
          ["add_all__U1391.in0","add_all__U1390.out"],
          ["const_term_U1387.out","add_all__U1391.in1"],
          ["self.out","add_all__U1391.out"],
          ["self.clk","coeff_U1376.clk"],
          ["mul_d0__U1375.in0","coeff_U1376.out"],
          ["self.clk","coeff_U1379.clk"],
          ["mul_d1__U1378.in0","coeff_U1379.out"],
          ["self.clk","coeff_U1382.clk"],
          ["mul_d2__U1381.in0","coeff_U1382.out"],
          ["self.clk","coeff_U1385.clk"],
          ["mul_d3__U1384.in0","coeff_U1385.out"],
          ["self.d.0","mul_d0__U1375.in1"],
          ["self.d.1","mul_d1__U1378.in1"],
          ["self.d.2","mul_d2__U1381.in1"],
          ["self.d.3","mul_d3__U1384.in1"]
        ]
      },
      "aff__U1395":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U1404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U1407":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1415":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1416":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1406":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1412":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002d6d"]}
          },
          "mul_d0__U1396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1397.in","_U1398.out"],
          ["coeff_U1400.in","_U1401.out"],
          ["coeff_U1403.in","_U1404.out"],
          ["coeff_U1406.in","_U1407.out"],
          ["coeff_U1409.in","_U1410.out"],
          ["coeff_U1412.in","_U1413.out"],
          ["mul_d0__U1396.out","add_all__U1415.in0"],
          ["mul_d1__U1399.out","add_all__U1415.in1"],
          ["add_all__U1416.in0","add_all__U1415.out"],
          ["mul_d2__U1402.out","add_all__U1416.in1"],
          ["add_all__U1417.in0","add_all__U1416.out"],
          ["mul_d3__U1405.out","add_all__U1417.in1"],
          ["add_all__U1418.in0","add_all__U1417.out"],
          ["mul_d4__U1408.out","add_all__U1418.in1"],
          ["add_all__U1419.in0","add_all__U1418.out"],
          ["mul_d5__U1411.out","add_all__U1419.in1"],
          ["add_all__U1420.in0","add_all__U1419.out"],
          ["const_term_U1414.out","add_all__U1420.in1"],
          ["self.out","add_all__U1420.out"],
          ["self.clk","coeff_U1397.clk"],
          ["mul_d0__U1396.in0","coeff_U1397.out"],
          ["self.clk","coeff_U1400.clk"],
          ["mul_d1__U1399.in0","coeff_U1400.out"],
          ["self.clk","coeff_U1403.clk"],
          ["mul_d2__U1402.in0","coeff_U1403.out"],
          ["self.clk","coeff_U1406.clk"],
          ["mul_d3__U1405.in0","coeff_U1406.out"],
          ["self.clk","coeff_U1409.clk"],
          ["mul_d4__U1408.in0","coeff_U1409.out"],
          ["self.clk","coeff_U1412.clk"],
          ["mul_d5__U1411.in0","coeff_U1412.out"],
          ["self.d.0","mul_d0__U1396.in1"],
          ["self.d.1","mul_d1__U1399.in1"],
          ["self.d.2","mul_d2__U1402.in1"],
          ["self.d.3","mul_d3__U1405.in1"],
          ["self.d.4","mul_d4__U1408.in1"],
          ["self.d.5","mul_d5__U1411.in1"]
        ]
      },
      "aff__U143":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283d"]}
          },
          "mul_d0__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U145.in","_U146.out"],
          ["coeff_U148.in","_U149.out"],
          ["coeff_U151.in","_U152.out"],
          ["coeff_U154.in","_U155.out"],
          ["coeff_U157.in","_U158.out"],
          ["mul_d0__U144.out","add_all__U160.in0"],
          ["mul_d1__U147.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["mul_d2__U150.out","add_all__U161.in1"],
          ["add_all__U162.in0","add_all__U161.out"],
          ["mul_d3__U153.out","add_all__U162.in1"],
          ["add_all__U163.in0","add_all__U162.out"],
          ["mul_d4__U156.out","add_all__U163.in1"],
          ["add_all__U164.in0","add_all__U163.out"],
          ["const_term_U159.out","add_all__U164.in1"],
          ["self.out","add_all__U164.out"],
          ["self.clk","coeff_U145.clk"],
          ["mul_d0__U144.in0","coeff_U145.out"],
          ["self.clk","coeff_U148.clk"],
          ["mul_d1__U147.in0","coeff_U148.out"],
          ["self.clk","coeff_U151.clk"],
          ["mul_d2__U150.in0","coeff_U151.out"],
          ["self.clk","coeff_U154.clk"],
          ["mul_d3__U153.in0","coeff_U154.out"],
          ["self.clk","coeff_U157.clk"],
          ["mul_d4__U156.in0","coeff_U157.out"],
          ["self.d.0","mul_d0__U144.in1"],
          ["self.d.1","mul_d1__U147.in1"],
          ["self.d.2","mul_d2__U150.in1"],
          ["self.d.3","mul_d3__U153.in1"],
          ["self.d.4","mul_d4__U156.in1"]
        ]
      },
      "aff__U1439":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1445":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001388"]}
          },
          "_U1448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1457":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1444":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1450":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1441.in","_U1442.out"],
          ["coeff_U1444.in","_U1445.out"],
          ["coeff_U1447.in","_U1448.out"],
          ["coeff_U1450.in","_U1451.out"],
          ["coeff_U1453.in","_U1454.out"],
          ["coeff_U1456.in","_U1457.out"],
          ["mul_d0__U1440.out","add_all__U1459.in0"],
          ["mul_d1__U1443.out","add_all__U1459.in1"],
          ["add_all__U1460.in0","add_all__U1459.out"],
          ["mul_d2__U1446.out","add_all__U1460.in1"],
          ["add_all__U1461.in0","add_all__U1460.out"],
          ["mul_d3__U1449.out","add_all__U1461.in1"],
          ["add_all__U1462.in0","add_all__U1461.out"],
          ["mul_d4__U1452.out","add_all__U1462.in1"],
          ["add_all__U1463.in0","add_all__U1462.out"],
          ["mul_d5__U1455.out","add_all__U1463.in1"],
          ["add_all__U1464.in0","add_all__U1463.out"],
          ["const_term_U1458.out","add_all__U1464.in1"],
          ["self.out","add_all__U1464.out"],
          ["self.clk","coeff_U1441.clk"],
          ["mul_d0__U1440.in0","coeff_U1441.out"],
          ["self.clk","coeff_U1444.clk"],
          ["mul_d1__U1443.in0","coeff_U1444.out"],
          ["self.clk","coeff_U1447.clk"],
          ["mul_d2__U1446.in0","coeff_U1447.out"],
          ["self.clk","coeff_U1450.clk"],
          ["mul_d3__U1449.in0","coeff_U1450.out"],
          ["self.clk","coeff_U1453.clk"],
          ["mul_d4__U1452.in0","coeff_U1453.out"],
          ["self.clk","coeff_U1456.clk"],
          ["mul_d5__U1455.in0","coeff_U1456.out"],
          ["self.d.0","mul_d0__U1440.in1"],
          ["self.d.1","mul_d1__U1443.in1"],
          ["self.d.2","mul_d2__U1446.in1"],
          ["self.d.3","mul_d3__U1449.in1"],
          ["self.d.4","mul_d4__U1452.in1"],
          ["self.d.5","mul_d5__U1455.in1"]
        ]
      },
      "aff__U1467":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1479":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1472":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c7b5"]}
          },
          "mul_d0__U1468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1469.in","_U1470.out"],
          ["coeff_U1472.in","_U1473.out"],
          ["coeff_U1475.in","_U1476.out"],
          ["coeff_U1478.in","_U1479.out"],
          ["mul_d0__U1468.out","add_all__U1481.in0"],
          ["mul_d1__U1471.out","add_all__U1481.in1"],
          ["add_all__U1482.in0","add_all__U1481.out"],
          ["mul_d2__U1474.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d3__U1477.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["const_term_U1480.out","add_all__U1484.in1"],
          ["self.out","add_all__U1484.out"],
          ["self.clk","coeff_U1469.clk"],
          ["mul_d0__U1468.in0","coeff_U1469.out"],
          ["self.clk","coeff_U1472.clk"],
          ["mul_d1__U1471.in0","coeff_U1472.out"],
          ["self.clk","coeff_U1475.clk"],
          ["mul_d2__U1474.in0","coeff_U1475.out"],
          ["self.clk","coeff_U1478.clk"],
          ["mul_d3__U1477.in0","coeff_U1478.out"],
          ["self.d.0","mul_d0__U1468.in1"],
          ["self.d.1","mul_d1__U1471.in1"],
          ["self.d.2","mul_d2__U1474.in1"],
          ["self.d.3","mul_d3__U1477.in1"]
        ]
      },
      "aff__U1494":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1497":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1503":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1499":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1496.in","_U1497.out"],
          ["coeff_U1499.in","_U1500.out"],
          ["coeff_U1502.in","_U1503.out"],
          ["coeff_U1505.in","_U1506.out"],
          ["mul_d0__U1495.out","add_all__U1508.in0"],
          ["mul_d1__U1498.out","add_all__U1508.in1"],
          ["add_all__U1509.in0","add_all__U1508.out"],
          ["mul_d2__U1501.out","add_all__U1509.in1"],
          ["add_all__U1510.in0","add_all__U1509.out"],
          ["mul_d3__U1504.out","add_all__U1510.in1"],
          ["add_all__U1511.in0","add_all__U1510.out"],
          ["const_term_U1507.out","add_all__U1511.in1"],
          ["self.out","add_all__U1511.out"],
          ["self.clk","coeff_U1496.clk"],
          ["mul_d0__U1495.in0","coeff_U1496.out"],
          ["self.clk","coeff_U1499.clk"],
          ["mul_d1__U1498.in0","coeff_U1499.out"],
          ["self.clk","coeff_U1502.clk"],
          ["mul_d2__U1501.in0","coeff_U1502.out"],
          ["self.clk","coeff_U1505.clk"],
          ["mul_d3__U1504.in0","coeff_U1505.out"],
          ["self.d.0","mul_d0__U1495.in1"],
          ["self.d.1","mul_d1__U1498.in1"],
          ["self.d.2","mul_d2__U1501.in1"],
          ["self.d.3","mul_d3__U1504.in1"]
        ]
      },
      "aff__U1515":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U1524":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U1527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1533":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1520":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002d6d"]}
          },
          "mul_d0__U1516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1517.in","_U1518.out"],
          ["coeff_U1520.in","_U1521.out"],
          ["coeff_U1523.in","_U1524.out"],
          ["coeff_U1526.in","_U1527.out"],
          ["coeff_U1529.in","_U1530.out"],
          ["coeff_U1532.in","_U1533.out"],
          ["mul_d0__U1516.out","add_all__U1535.in0"],
          ["mul_d1__U1519.out","add_all__U1535.in1"],
          ["add_all__U1536.in0","add_all__U1535.out"],
          ["mul_d2__U1522.out","add_all__U1536.in1"],
          ["add_all__U1537.in0","add_all__U1536.out"],
          ["mul_d3__U1525.out","add_all__U1537.in1"],
          ["add_all__U1538.in0","add_all__U1537.out"],
          ["mul_d4__U1528.out","add_all__U1538.in1"],
          ["add_all__U1539.in0","add_all__U1538.out"],
          ["mul_d5__U1531.out","add_all__U1539.in1"],
          ["add_all__U1540.in0","add_all__U1539.out"],
          ["const_term_U1534.out","add_all__U1540.in1"],
          ["self.out","add_all__U1540.out"],
          ["self.clk","coeff_U1517.clk"],
          ["mul_d0__U1516.in0","coeff_U1517.out"],
          ["self.clk","coeff_U1520.clk"],
          ["mul_d1__U1519.in0","coeff_U1520.out"],
          ["self.clk","coeff_U1523.clk"],
          ["mul_d2__U1522.in0","coeff_U1523.out"],
          ["self.clk","coeff_U1526.clk"],
          ["mul_d3__U1525.in0","coeff_U1526.out"],
          ["self.clk","coeff_U1529.clk"],
          ["mul_d4__U1528.in0","coeff_U1529.out"],
          ["self.clk","coeff_U1532.clk"],
          ["mul_d5__U1531.in0","coeff_U1532.out"],
          ["self.d.0","mul_d0__U1516.in1"],
          ["self.d.1","mul_d1__U1519.in1"],
          ["self.d.2","mul_d2__U1522.in1"],
          ["self.d.3","mul_d3__U1525.in1"],
          ["self.d.4","mul_d4__U1528.in1"],
          ["self.d.5","mul_d5__U1531.in1"]
        ]
      },
      "aff__U1559":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",6,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1565":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001388"]}
          },
          "_U1568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "_U1574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1581":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1582":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1583":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1570":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1576":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1566":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1572":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1561.in","_U1562.out"],
          ["coeff_U1564.in","_U1565.out"],
          ["coeff_U1567.in","_U1568.out"],
          ["coeff_U1570.in","_U1571.out"],
          ["coeff_U1573.in","_U1574.out"],
          ["coeff_U1576.in","_U1577.out"],
          ["mul_d0__U1560.out","add_all__U1579.in0"],
          ["mul_d1__U1563.out","add_all__U1579.in1"],
          ["add_all__U1580.in0","add_all__U1579.out"],
          ["mul_d2__U1566.out","add_all__U1580.in1"],
          ["add_all__U1581.in0","add_all__U1580.out"],
          ["mul_d3__U1569.out","add_all__U1581.in1"],
          ["add_all__U1582.in0","add_all__U1581.out"],
          ["mul_d4__U1572.out","add_all__U1582.in1"],
          ["add_all__U1583.in0","add_all__U1582.out"],
          ["mul_d5__U1575.out","add_all__U1583.in1"],
          ["add_all__U1584.in0","add_all__U1583.out"],
          ["const_term_U1578.out","add_all__U1584.in1"],
          ["self.out","add_all__U1584.out"],
          ["self.clk","coeff_U1561.clk"],
          ["mul_d0__U1560.in0","coeff_U1561.out"],
          ["self.clk","coeff_U1564.clk"],
          ["mul_d1__U1563.in0","coeff_U1564.out"],
          ["self.clk","coeff_U1567.clk"],
          ["mul_d2__U1566.in0","coeff_U1567.out"],
          ["self.clk","coeff_U1570.clk"],
          ["mul_d3__U1569.in0","coeff_U1570.out"],
          ["self.clk","coeff_U1573.clk"],
          ["mul_d4__U1572.in0","coeff_U1573.out"],
          ["self.clk","coeff_U1576.clk"],
          ["mul_d5__U1575.in0","coeff_U1576.out"],
          ["self.d.0","mul_d0__U1560.in1"],
          ["self.d.1","mul_d1__U1563.in1"],
          ["self.d.2","mul_d2__U1566.in1"],
          ["self.d.3","mul_d3__U1569.in1"],
          ["self.d.4","mul_d4__U1572.in1"],
          ["self.d.5","mul_d5__U1575.in1"]
        ]
      },
      "aff__U1587":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1589":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000c7b5"]}
          },
          "mul_d0__U1588":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1589.in","_U1590.out"],
          ["coeff_U1592.in","_U1593.out"],
          ["coeff_U1595.in","_U1596.out"],
          ["coeff_U1598.in","_U1599.out"],
          ["mul_d0__U1588.out","add_all__U1601.in0"],
          ["mul_d1__U1591.out","add_all__U1601.in1"],
          ["add_all__U1602.in0","add_all__U1601.out"],
          ["mul_d2__U1594.out","add_all__U1602.in1"],
          ["add_all__U1603.in0","add_all__U1602.out"],
          ["mul_d3__U1597.out","add_all__U1603.in1"],
          ["add_all__U1604.in0","add_all__U1603.out"],
          ["const_term_U1600.out","add_all__U1604.in1"],
          ["self.out","add_all__U1604.out"],
          ["self.clk","coeff_U1589.clk"],
          ["mul_d0__U1588.in0","coeff_U1589.out"],
          ["self.clk","coeff_U1592.clk"],
          ["mul_d1__U1591.in0","coeff_U1592.out"],
          ["self.clk","coeff_U1595.clk"],
          ["mul_d2__U1594.in0","coeff_U1595.out"],
          ["self.clk","coeff_U1598.clk"],
          ["mul_d3__U1597.in0","coeff_U1598.out"],
          ["self.d.0","mul_d0__U1588.in1"],
          ["self.d.1","mul_d1__U1591.in1"],
          ["self.d.2","mul_d2__U1594.in1"],
          ["self.d.3","mul_d3__U1597.in1"]
        ]
      },
      "aff__U1614":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U1620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000c8"]}
          },
          "_U1623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U1628":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1630":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1616":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1616.in","_U1617.out"],
          ["coeff_U1619.in","_U1620.out"],
          ["coeff_U1622.in","_U1623.out"],
          ["coeff_U1625.in","_U1626.out"],
          ["mul_d0__U1615.out","add_all__U1628.in0"],
          ["mul_d1__U1618.out","add_all__U1628.in1"],
          ["add_all__U1629.in0","add_all__U1628.out"],
          ["mul_d2__U1621.out","add_all__U1629.in1"],
          ["add_all__U1630.in0","add_all__U1629.out"],
          ["mul_d3__U1624.out","add_all__U1630.in1"],
          ["add_all__U1631.in0","add_all__U1630.out"],
          ["const_term_U1627.out","add_all__U1631.in1"],
          ["self.out","add_all__U1631.out"],
          ["self.clk","coeff_U1616.clk"],
          ["mul_d0__U1615.in0","coeff_U1616.out"],
          ["self.clk","coeff_U1619.clk"],
          ["mul_d1__U1618.in0","coeff_U1619.out"],
          ["self.clk","coeff_U1622.clk"],
          ["mul_d2__U1621.in0","coeff_U1622.out"],
          ["self.clk","coeff_U1625.clk"],
          ["mul_d3__U1624.in0","coeff_U1625.out"],
          ["self.d.0","mul_d0__U1615.in1"],
          ["self.d.1","mul_d1__U1618.in1"],
          ["self.d.2","mul_d2__U1621.in1"],
          ["self.d.3","mul_d3__U1624.in1"]
        ]
      },
      "aff__U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U18":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U21":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U19.in","_U20.out"],
          ["coeff_U22.in","_U23.out"],
          ["mul_d0__U18.out","add_all__U25.in0"],
          ["mul_d1__U21.out","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["const_term_U24.out","add_all__U26.in1"],
          ["self.out","add_all__U26.out"],
          ["self.clk","coeff_U19.clk"],
          ["mul_d0__U18.in0","coeff_U19.out"],
          ["self.clk","coeff_U22.clk"],
          ["mul_d1__U21.in0","coeff_U22.out"],
          ["self.d.0","mul_d0__U18.in1"],
          ["self.d.1","mul_d1__U21.in1"]
        ]
      },
      "aff__U178":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000013ba"]}
          },
          "_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000ca"]}
          },
          "_U190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U179":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U180.in","_U181.out"],
          ["coeff_U183.in","_U184.out"],
          ["coeff_U186.in","_U187.out"],
          ["coeff_U189.in","_U190.out"],
          ["coeff_U192.in","_U193.out"],
          ["mul_d0__U179.out","add_all__U195.in0"],
          ["mul_d1__U182.out","add_all__U195.in1"],
          ["add_all__U196.in0","add_all__U195.out"],
          ["mul_d2__U185.out","add_all__U196.in1"],
          ["add_all__U197.in0","add_all__U196.out"],
          ["mul_d3__U188.out","add_all__U197.in1"],
          ["add_all__U198.in0","add_all__U197.out"],
          ["mul_d4__U191.out","add_all__U198.in1"],
          ["add_all__U199.in0","add_all__U198.out"],
          ["const_term_U194.out","add_all__U199.in1"],
          ["self.out","add_all__U199.out"],
          ["self.clk","coeff_U180.clk"],
          ["mul_d0__U179.in0","coeff_U180.out"],
          ["self.clk","coeff_U183.clk"],
          ["mul_d1__U182.in0","coeff_U183.out"],
          ["self.clk","coeff_U186.clk"],
          ["mul_d2__U185.in0","coeff_U186.out"],
          ["self.clk","coeff_U189.clk"],
          ["mul_d3__U188.in0","coeff_U189.out"],
          ["self.clk","coeff_U192.clk"],
          ["mul_d4__U191.in0","coeff_U192.out"],
          ["self.d.0","mul_d0__U179.in1"],
          ["self.d.1","mul_d1__U182.in1"],
          ["self.d.2","mul_d2__U185.in1"],
          ["self.d.3","mul_d3__U188.in1"],
          ["self.d.4","mul_d4__U191.in1"]
        ]
      },
      "aff__U203":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U205.in","_U206.out"],
          ["coeff_U208.in","_U209.out"],
          ["coeff_U211.in","_U212.out"],
          ["mul_d0__U204.out","add_all__U214.in0"],
          ["mul_d1__U207.out","add_all__U214.in1"],
          ["add_all__U215.in0","add_all__U214.out"],
          ["mul_d2__U210.out","add_all__U215.in1"],
          ["add_all__U216.in0","add_all__U215.out"],
          ["const_term_U213.out","add_all__U216.in1"],
          ["self.out","add_all__U216.out"],
          ["self.clk","coeff_U205.clk"],
          ["mul_d0__U204.in0","coeff_U205.out"],
          ["self.clk","coeff_U208.clk"],
          ["mul_d1__U207.in0","coeff_U208.out"],
          ["self.clk","coeff_U211.clk"],
          ["mul_d2__U210.in0","coeff_U211.out"],
          ["self.d.0","mul_d0__U204.in1"],
          ["self.d.1","mul_d1__U207.in1"],
          ["self.d.2","mul_d2__U210.in1"]
        ]
      },
      "aff__U223":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U228":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U231":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U225.in","_U226.out"],
          ["coeff_U228.in","_U229.out"],
          ["coeff_U231.in","_U232.out"],
          ["mul_d0__U224.out","add_all__U234.in0"],
          ["mul_d1__U227.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["mul_d2__U230.out","add_all__U235.in1"],
          ["add_all__U236.in0","add_all__U235.out"],
          ["const_term_U233.out","add_all__U236.in1"],
          ["self.out","add_all__U236.out"],
          ["self.clk","coeff_U225.clk"],
          ["mul_d0__U224.in0","coeff_U225.out"],
          ["self.clk","coeff_U228.clk"],
          ["mul_d1__U227.in0","coeff_U228.out"],
          ["self.clk","coeff_U231.clk"],
          ["mul_d2__U230.in0","coeff_U231.out"],
          ["self.d.0","mul_d0__U224.in1"],
          ["self.d.1","mul_d1__U227.in1"],
          ["self.d.2","mul_d2__U230.in1"]
        ]
      },
      "aff__U239":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U258":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283d"]}
          },
          "mul_d0__U240":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U241.in","_U242.out"],
          ["coeff_U244.in","_U245.out"],
          ["coeff_U247.in","_U248.out"],
          ["coeff_U250.in","_U251.out"],
          ["coeff_U253.in","_U254.out"],
          ["mul_d0__U240.out","add_all__U256.in0"],
          ["mul_d1__U243.out","add_all__U256.in1"],
          ["add_all__U257.in0","add_all__U256.out"],
          ["mul_d2__U246.out","add_all__U257.in1"],
          ["add_all__U258.in0","add_all__U257.out"],
          ["mul_d3__U249.out","add_all__U258.in1"],
          ["add_all__U259.in0","add_all__U258.out"],
          ["mul_d4__U252.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["const_term_U255.out","add_all__U260.in1"],
          ["self.out","add_all__U260.out"],
          ["self.clk","coeff_U241.clk"],
          ["mul_d0__U240.in0","coeff_U241.out"],
          ["self.clk","coeff_U244.clk"],
          ["mul_d1__U243.in0","coeff_U244.out"],
          ["self.clk","coeff_U247.clk"],
          ["mul_d2__U246.in0","coeff_U247.out"],
          ["self.clk","coeff_U250.clk"],
          ["mul_d3__U249.in0","coeff_U250.out"],
          ["self.clk","coeff_U253.clk"],
          ["mul_d4__U252.in0","coeff_U253.out"],
          ["self.d.0","mul_d0__U240.in1"],
          ["self.d.1","mul_d1__U243.in1"],
          ["self.d.2","mul_d2__U246.in1"],
          ["self.d.3","mul_d3__U249.in1"],
          ["self.d.4","mul_d4__U252.in1"]
        ]
      },
      "aff__U274":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000013ba"]}
          },
          "_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000ca"]}
          },
          "_U286":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U287":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U276.in","_U277.out"],
          ["coeff_U279.in","_U280.out"],
          ["coeff_U282.in","_U283.out"],
          ["coeff_U285.in","_U286.out"],
          ["coeff_U288.in","_U289.out"],
          ["mul_d0__U275.out","add_all__U291.in0"],
          ["mul_d1__U278.out","add_all__U291.in1"],
          ["add_all__U292.in0","add_all__U291.out"],
          ["mul_d2__U281.out","add_all__U292.in1"],
          ["add_all__U293.in0","add_all__U292.out"],
          ["mul_d3__U284.out","add_all__U293.in1"],
          ["add_all__U294.in0","add_all__U293.out"],
          ["mul_d4__U287.out","add_all__U294.in1"],
          ["add_all__U295.in0","add_all__U294.out"],
          ["const_term_U290.out","add_all__U295.in1"],
          ["self.out","add_all__U295.out"],
          ["self.clk","coeff_U276.clk"],
          ["mul_d0__U275.in0","coeff_U276.out"],
          ["self.clk","coeff_U279.clk"],
          ["mul_d1__U278.in0","coeff_U279.out"],
          ["self.clk","coeff_U282.clk"],
          ["mul_d2__U281.in0","coeff_U282.out"],
          ["self.clk","coeff_U285.clk"],
          ["mul_d3__U284.in0","coeff_U285.out"],
          ["self.clk","coeff_U288.clk"],
          ["mul_d4__U287.in0","coeff_U288.out"],
          ["self.d.0","mul_d0__U275.in1"],
          ["self.d.1","mul_d1__U278.in1"],
          ["self.d.2","mul_d2__U281.in1"],
          ["self.d.3","mul_d3__U284.in1"],
          ["self.d.4","mul_d4__U287.in1"]
        ]
      },
      "aff__U299":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U305":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U301":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U309":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U306":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U301.in","_U302.out"],
          ["coeff_U304.in","_U305.out"],
          ["coeff_U307.in","_U308.out"],
          ["mul_d0__U300.out","add_all__U310.in0"],
          ["mul_d1__U303.out","add_all__U310.in1"],
          ["add_all__U311.in0","add_all__U310.out"],
          ["mul_d2__U306.out","add_all__U311.in1"],
          ["add_all__U312.in0","add_all__U311.out"],
          ["const_term_U309.out","add_all__U312.in1"],
          ["self.out","add_all__U312.out"],
          ["self.clk","coeff_U301.clk"],
          ["mul_d0__U300.in0","coeff_U301.out"],
          ["self.clk","coeff_U304.clk"],
          ["mul_d1__U303.in0","coeff_U304.out"],
          ["self.clk","coeff_U307.clk"],
          ["mul_d2__U306.in0","coeff_U307.out"],
          ["self.d.0","mul_d0__U300.in1"],
          ["self.d.1","mul_d1__U303.in1"],
          ["self.d.2","mul_d2__U306.in1"]
        ]
      },
      "aff__U31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",2,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U35":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U33.in","_U34.out"],
          ["coeff_U36.in","_U37.out"],
          ["mul_d0__U32.out","add_all__U39.in0"],
          ["mul_d1__U35.out","add_all__U39.in1"],
          ["add_all__U40.in0","add_all__U39.out"],
          ["const_term_U38.out","add_all__U40.in1"],
          ["self.out","add_all__U40.out"],
          ["self.clk","coeff_U33.clk"],
          ["mul_d0__U32.in0","coeff_U33.out"],
          ["self.clk","coeff_U36.clk"],
          ["mul_d1__U35.in0","coeff_U36.out"],
          ["self.d.0","mul_d0__U32.in1"],
          ["self.d.1","mul_d1__U35.in1"]
        ]
      },
      "aff__U319":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U321.in","_U322.out"],
          ["coeff_U324.in","_U325.out"],
          ["coeff_U327.in","_U328.out"],
          ["mul_d0__U320.out","add_all__U330.in0"],
          ["mul_d1__U323.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d2__U326.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["const_term_U329.out","add_all__U332.in1"],
          ["self.out","add_all__U332.out"],
          ["self.clk","coeff_U321.clk"],
          ["mul_d0__U320.in0","coeff_U321.out"],
          ["self.clk","coeff_U324.clk"],
          ["mul_d1__U323.in0","coeff_U324.out"],
          ["self.clk","coeff_U327.clk"],
          ["mul_d2__U326.in0","coeff_U327.out"],
          ["self.d.0","mul_d0__U320.in1"],
          ["self.d.1","mul_d1__U323.in1"],
          ["self.d.2","mul_d2__U326.in1"]
        ]
      },
      "aff__U335":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U337":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U340":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U346":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283d"]}
          },
          "mul_d0__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U337.in","_U338.out"],
          ["coeff_U340.in","_U341.out"],
          ["coeff_U343.in","_U344.out"],
          ["coeff_U346.in","_U347.out"],
          ["coeff_U349.in","_U350.out"],
          ["mul_d0__U336.out","add_all__U352.in0"],
          ["mul_d1__U339.out","add_all__U352.in1"],
          ["add_all__U353.in0","add_all__U352.out"],
          ["mul_d2__U342.out","add_all__U353.in1"],
          ["add_all__U354.in0","add_all__U353.out"],
          ["mul_d3__U345.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["mul_d4__U348.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["const_term_U351.out","add_all__U356.in1"],
          ["self.out","add_all__U356.out"],
          ["self.clk","coeff_U337.clk"],
          ["mul_d0__U336.in0","coeff_U337.out"],
          ["self.clk","coeff_U340.clk"],
          ["mul_d1__U339.in0","coeff_U340.out"],
          ["self.clk","coeff_U343.clk"],
          ["mul_d2__U342.in0","coeff_U343.out"],
          ["self.clk","coeff_U346.clk"],
          ["mul_d3__U345.in0","coeff_U346.out"],
          ["self.clk","coeff_U349.clk"],
          ["mul_d4__U348.in0","coeff_U349.out"],
          ["self.d.0","mul_d0__U336.in1"],
          ["self.d.1","mul_d1__U339.in1"],
          ["self.d.2","mul_d2__U342.in1"],
          ["self.d.3","mul_d3__U345.in1"],
          ["self.d.4","mul_d4__U348.in1"]
        ]
      },
      "aff__U370":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000013ba"]}
          },
          "_U379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000ca"]}
          },
          "_U382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U385":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U372.in","_U373.out"],
          ["coeff_U375.in","_U376.out"],
          ["coeff_U378.in","_U379.out"],
          ["coeff_U381.in","_U382.out"],
          ["coeff_U384.in","_U385.out"],
          ["mul_d0__U371.out","add_all__U387.in0"],
          ["mul_d1__U374.out","add_all__U387.in1"],
          ["add_all__U388.in0","add_all__U387.out"],
          ["mul_d2__U377.out","add_all__U388.in1"],
          ["add_all__U389.in0","add_all__U388.out"],
          ["mul_d3__U380.out","add_all__U389.in1"],
          ["add_all__U390.in0","add_all__U389.out"],
          ["mul_d4__U383.out","add_all__U390.in1"],
          ["add_all__U391.in0","add_all__U390.out"],
          ["const_term_U386.out","add_all__U391.in1"],
          ["self.out","add_all__U391.out"],
          ["self.clk","coeff_U372.clk"],
          ["mul_d0__U371.in0","coeff_U372.out"],
          ["self.clk","coeff_U375.clk"],
          ["mul_d1__U374.in0","coeff_U375.out"],
          ["self.clk","coeff_U378.clk"],
          ["mul_d2__U377.in0","coeff_U378.out"],
          ["self.clk","coeff_U381.clk"],
          ["mul_d3__U380.in0","coeff_U381.out"],
          ["self.clk","coeff_U384.clk"],
          ["mul_d4__U383.in0","coeff_U384.out"],
          ["self.d.0","mul_d0__U371.in1"],
          ["self.d.1","mul_d1__U374.in1"],
          ["self.d.2","mul_d2__U377.in1"],
          ["self.d.3","mul_d3__U380.in1"],
          ["self.d.4","mul_d4__U383.in1"]
        ]
      },
      "aff__U395":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U404":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U403":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U397.in","_U398.out"],
          ["coeff_U400.in","_U401.out"],
          ["coeff_U403.in","_U404.out"],
          ["mul_d0__U396.out","add_all__U406.in0"],
          ["mul_d1__U399.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["mul_d2__U402.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["const_term_U405.out","add_all__U408.in1"],
          ["self.out","add_all__U408.out"],
          ["self.clk","coeff_U397.clk"],
          ["mul_d0__U396.in0","coeff_U397.out"],
          ["self.clk","coeff_U400.clk"],
          ["mul_d1__U399.in0","coeff_U400.out"],
          ["self.clk","coeff_U403.clk"],
          ["mul_d2__U402.in0","coeff_U403.out"],
          ["self.d.0","mul_d0__U396.in1"],
          ["self.d.1","mul_d1__U399.in1"],
          ["self.d.2","mul_d2__U402.in1"]
        ]
      },
      "aff__U415":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",3,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U428":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U417":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U420":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U417.in","_U418.out"],
          ["coeff_U420.in","_U421.out"],
          ["coeff_U423.in","_U424.out"],
          ["mul_d0__U416.out","add_all__U426.in0"],
          ["mul_d1__U419.out","add_all__U426.in1"],
          ["add_all__U427.in0","add_all__U426.out"],
          ["mul_d2__U422.out","add_all__U427.in1"],
          ["add_all__U428.in0","add_all__U427.out"],
          ["const_term_U425.out","add_all__U428.in1"],
          ["self.out","add_all__U428.out"],
          ["self.clk","coeff_U417.clk"],
          ["mul_d0__U416.in0","coeff_U417.out"],
          ["self.clk","coeff_U420.clk"],
          ["mul_d1__U419.in0","coeff_U420.out"],
          ["self.clk","coeff_U423.clk"],
          ["mul_d2__U422.in0","coeff_U423.out"],
          ["self.d.0","mul_d0__U416.in1"],
          ["self.d.1","mul_d1__U419.in1"],
          ["self.d.2","mul_d2__U422.in1"]
        ]
      },
      "aff__U43":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U63":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U64":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U51":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U59":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283c"]}
          },
          "mul_d0__U44":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U47":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U45.in","_U46.out"],
          ["coeff_U48.in","_U49.out"],
          ["coeff_U51.in","_U52.out"],
          ["coeff_U54.in","_U55.out"],
          ["coeff_U57.in","_U58.out"],
          ["mul_d0__U44.out","add_all__U60.in0"],
          ["mul_d1__U47.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["mul_d2__U50.out","add_all__U61.in1"],
          ["add_all__U62.in0","add_all__U61.out"],
          ["mul_d3__U53.out","add_all__U62.in1"],
          ["add_all__U63.in0","add_all__U62.out"],
          ["mul_d4__U56.out","add_all__U63.in1"],
          ["add_all__U64.in0","add_all__U63.out"],
          ["const_term_U59.out","add_all__U64.in1"],
          ["self.out","add_all__U64.out"],
          ["self.clk","coeff_U45.clk"],
          ["mul_d0__U44.in0","coeff_U45.out"],
          ["self.clk","coeff_U48.clk"],
          ["mul_d1__U47.in0","coeff_U48.out"],
          ["self.clk","coeff_U51.clk"],
          ["mul_d2__U50.in0","coeff_U51.out"],
          ["self.clk","coeff_U54.clk"],
          ["mul_d3__U53.in0","coeff_U54.out"],
          ["self.clk","coeff_U57.clk"],
          ["mul_d4__U56.in0","coeff_U57.out"],
          ["self.d.0","mul_d0__U44.in1"],
          ["self.d.1","mul_d1__U47.in1"],
          ["self.d.2","mul_d2__U50.in1"],
          ["self.d.3","mul_d3__U53.in1"],
          ["self.d.4","mul_d4__U56.in1"]
        ]
      },
      "aff__U431":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000066"]}
          },
          "_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U448":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U449":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U450":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U433":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U439":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U445":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283d"]}
          },
          "mul_d0__U432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U433.in","_U434.out"],
          ["coeff_U436.in","_U437.out"],
          ["coeff_U439.in","_U440.out"],
          ["coeff_U442.in","_U443.out"],
          ["coeff_U445.in","_U446.out"],
          ["mul_d0__U432.out","add_all__U448.in0"],
          ["mul_d1__U435.out","add_all__U448.in1"],
          ["add_all__U449.in0","add_all__U448.out"],
          ["mul_d2__U438.out","add_all__U449.in1"],
          ["add_all__U450.in0","add_all__U449.out"],
          ["mul_d3__U441.out","add_all__U450.in1"],
          ["add_all__U451.in0","add_all__U450.out"],
          ["mul_d4__U444.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["const_term_U447.out","add_all__U452.in1"],
          ["self.out","add_all__U452.out"],
          ["self.clk","coeff_U433.clk"],
          ["mul_d0__U432.in0","coeff_U433.out"],
          ["self.clk","coeff_U436.clk"],
          ["mul_d1__U435.in0","coeff_U436.out"],
          ["self.clk","coeff_U439.clk"],
          ["mul_d2__U438.in0","coeff_U439.out"],
          ["self.clk","coeff_U442.clk"],
          ["mul_d3__U441.in0","coeff_U442.out"],
          ["self.clk","coeff_U445.clk"],
          ["mul_d4__U444.in0","coeff_U445.out"],
          ["self.d.0","mul_d0__U432.in1"],
          ["self.d.1","mul_d1__U435.in1"],
          ["self.d.2","mul_d2__U438.in1"],
          ["self.d.3","mul_d3__U441.in1"],
          ["self.d.4","mul_d4__U444.in1"]
        ]
      },
      "aff__U466":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000013ba"]}
          },
          "_U475":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000000ca"]}
          },
          "_U478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000065"]}
          },
          "_U481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U477":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U480":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U476":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U468.in","_U469.out"],
          ["coeff_U471.in","_U472.out"],
          ["coeff_U474.in","_U475.out"],
          ["coeff_U477.in","_U478.out"],
          ["coeff_U480.in","_U481.out"],
          ["mul_d0__U467.out","add_all__U483.in0"],
          ["mul_d1__U470.out","add_all__U483.in1"],
          ["add_all__U484.in0","add_all__U483.out"],
          ["mul_d2__U473.out","add_all__U484.in1"],
          ["add_all__U485.in0","add_all__U484.out"],
          ["mul_d3__U476.out","add_all__U485.in1"],
          ["add_all__U486.in0","add_all__U485.out"],
          ["mul_d4__U479.out","add_all__U486.in1"],
          ["add_all__U487.in0","add_all__U486.out"],
          ["const_term_U482.out","add_all__U487.in1"],
          ["self.out","add_all__U487.out"],
          ["self.clk","coeff_U468.clk"],
          ["mul_d0__U467.in0","coeff_U468.out"],
          ["self.clk","coeff_U471.clk"],
          ["mul_d1__U470.in0","coeff_U471.out"],
          ["self.clk","coeff_U474.clk"],
          ["mul_d2__U473.in0","coeff_U474.out"],
          ["self.clk","coeff_U477.clk"],
          ["mul_d3__U476.in0","coeff_U477.out"],
          ["self.clk","coeff_U480.clk"],
          ["mul_d4__U479.in0","coeff_U480.out"],
          ["self.d.0","mul_d0__U467.in1"],
          ["self.d.1","mul_d1__U470.in1"],
          ["self.d.2","mul_d2__U473.in1"],
          ["self.d.3","mul_d3__U476.in1"],
          ["self.d.4","mul_d4__U479.in1"]
        ]
      },
      "aff__U555":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U561":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U567":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U566":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U569":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U571":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U557.in","_U558.out"],
          ["coeff_U560.in","_U561.out"],
          ["coeff_U563.in","_U564.out"],
          ["coeff_U566.in","_U567.out"],
          ["coeff_U569.in","_U570.out"],
          ["mul_d0__U556.out","add_all__U572.in0"],
          ["mul_d1__U559.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d2__U562.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d3__U565.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d4__U568.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["const_term_U571.out","add_all__U576.in1"],
          ["self.out","add_all__U576.out"],
          ["self.clk","coeff_U557.clk"],
          ["mul_d0__U556.in0","coeff_U557.out"],
          ["self.clk","coeff_U560.clk"],
          ["mul_d1__U559.in0","coeff_U560.out"],
          ["self.clk","coeff_U563.clk"],
          ["mul_d2__U562.in0","coeff_U563.out"],
          ["self.clk","coeff_U566.clk"],
          ["mul_d3__U565.in0","coeff_U566.out"],
          ["self.clk","coeff_U569.clk"],
          ["mul_d4__U568.in0","coeff_U569.out"],
          ["self.d.0","mul_d0__U556.in1"],
          ["self.d.1","mul_d1__U559.in1"],
          ["self.d.2","mul_d2__U562.in1"],
          ["self.d.3","mul_d3__U565.in1"],
          ["self.d.4","mul_d4__U568.in1"]
        ]
      },
      "aff__U590":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U610":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U611":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U592":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U595":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U594":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U592.in","_U593.out"],
          ["coeff_U595.in","_U596.out"],
          ["coeff_U598.in","_U599.out"],
          ["coeff_U601.in","_U602.out"],
          ["coeff_U604.in","_U605.out"],
          ["mul_d0__U591.out","add_all__U607.in0"],
          ["mul_d1__U594.out","add_all__U607.in1"],
          ["add_all__U608.in0","add_all__U607.out"],
          ["mul_d2__U597.out","add_all__U608.in1"],
          ["add_all__U609.in0","add_all__U608.out"],
          ["mul_d3__U600.out","add_all__U609.in1"],
          ["add_all__U610.in0","add_all__U609.out"],
          ["mul_d4__U603.out","add_all__U610.in1"],
          ["add_all__U611.in0","add_all__U610.out"],
          ["const_term_U606.out","add_all__U611.in1"],
          ["self.out","add_all__U611.out"],
          ["self.clk","coeff_U592.clk"],
          ["mul_d0__U591.in0","coeff_U592.out"],
          ["self.clk","coeff_U595.clk"],
          ["mul_d1__U594.in0","coeff_U595.out"],
          ["self.clk","coeff_U598.clk"],
          ["mul_d2__U597.in0","coeff_U598.out"],
          ["self.clk","coeff_U601.clk"],
          ["mul_d3__U600.in0","coeff_U601.out"],
          ["self.clk","coeff_U604.clk"],
          ["mul_d4__U603.in0","coeff_U604.out"],
          ["self.d.0","mul_d0__U591.in1"],
          ["self.d.1","mul_d1__U594.in1"],
          ["self.d.2","mul_d2__U597.in1"],
          ["self.d.3","mul_d3__U600.in1"],
          ["self.d.4","mul_d4__U603.in1"]
        ]
      },
      "aff__U614":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U617":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U623":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U629":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U635":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U637":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U616":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U619":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U622":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U628":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U631":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U634":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283c"]}
          },
          "mul_d0__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U630":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U616.in","_U617.out"],
          ["coeff_U619.in","_U620.out"],
          ["coeff_U622.in","_U623.out"],
          ["coeff_U625.in","_U626.out"],
          ["coeff_U628.in","_U629.out"],
          ["coeff_U631.in","_U632.out"],
          ["coeff_U634.in","_U635.out"],
          ["mul_d0__U615.out","add_all__U637.in0"],
          ["mul_d1__U618.out","add_all__U637.in1"],
          ["add_all__U638.in0","add_all__U637.out"],
          ["mul_d2__U621.out","add_all__U638.in1"],
          ["add_all__U639.in0","add_all__U638.out"],
          ["mul_d3__U624.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d4__U627.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["mul_d5__U630.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["mul_d6__U633.out","add_all__U642.in1"],
          ["add_all__U643.in0","add_all__U642.out"],
          ["const_term_U636.out","add_all__U643.in1"],
          ["self.out","add_all__U643.out"],
          ["self.clk","coeff_U616.clk"],
          ["mul_d0__U615.in0","coeff_U616.out"],
          ["self.clk","coeff_U619.clk"],
          ["mul_d1__U618.in0","coeff_U619.out"],
          ["self.clk","coeff_U622.clk"],
          ["mul_d2__U621.in0","coeff_U622.out"],
          ["self.clk","coeff_U625.clk"],
          ["mul_d3__U624.in0","coeff_U625.out"],
          ["self.clk","coeff_U628.clk"],
          ["mul_d4__U627.in0","coeff_U628.out"],
          ["self.clk","coeff_U631.clk"],
          ["mul_d5__U630.in0","coeff_U631.out"],
          ["self.clk","coeff_U634.clk"],
          ["mul_d6__U633.in0","coeff_U634.out"],
          ["self.d.0","mul_d0__U615.in1"],
          ["self.d.1","mul_d1__U618.in1"],
          ["self.d.2","mul_d2__U621.in1"],
          ["self.d.3","mul_d3__U624.in1"],
          ["self.d.4","mul_d4__U627.in1"],
          ["self.d.5","mul_d5__U630.in1"],
          ["self.d.6","mul_d6__U633.in1"]
        ]
      },
      "aff__U668":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U683":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U689":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U691":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U692":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U670":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U673":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U676":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U679":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U682":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U685":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U688":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U669":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U672":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U678":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U684":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U670.in","_U671.out"],
          ["coeff_U673.in","_U674.out"],
          ["coeff_U676.in","_U677.out"],
          ["coeff_U679.in","_U680.out"],
          ["coeff_U682.in","_U683.out"],
          ["coeff_U685.in","_U686.out"],
          ["coeff_U688.in","_U689.out"],
          ["mul_d0__U669.out","add_all__U691.in0"],
          ["mul_d1__U672.out","add_all__U691.in1"],
          ["add_all__U692.in0","add_all__U691.out"],
          ["mul_d2__U675.out","add_all__U692.in1"],
          ["add_all__U693.in0","add_all__U692.out"],
          ["mul_d3__U678.out","add_all__U693.in1"],
          ["add_all__U694.in0","add_all__U693.out"],
          ["mul_d4__U681.out","add_all__U694.in1"],
          ["add_all__U695.in0","add_all__U694.out"],
          ["mul_d5__U684.out","add_all__U695.in1"],
          ["add_all__U696.in0","add_all__U695.out"],
          ["mul_d6__U687.out","add_all__U696.in1"],
          ["add_all__U697.in0","add_all__U696.out"],
          ["const_term_U690.out","add_all__U697.in1"],
          ["self.out","add_all__U697.out"],
          ["self.clk","coeff_U670.clk"],
          ["mul_d0__U669.in0","coeff_U670.out"],
          ["self.clk","coeff_U673.clk"],
          ["mul_d1__U672.in0","coeff_U673.out"],
          ["self.clk","coeff_U676.clk"],
          ["mul_d2__U675.in0","coeff_U676.out"],
          ["self.clk","coeff_U679.clk"],
          ["mul_d3__U678.in0","coeff_U679.out"],
          ["self.clk","coeff_U682.clk"],
          ["mul_d4__U681.in0","coeff_U682.out"],
          ["self.clk","coeff_U685.clk"],
          ["mul_d5__U684.in0","coeff_U685.out"],
          ["self.clk","coeff_U688.clk"],
          ["mul_d6__U687.in0","coeff_U688.out"],
          ["self.d.0","mul_d0__U669.in1"],
          ["self.d.1","mul_d1__U672.in1"],
          ["self.d.2","mul_d2__U675.in1"],
          ["self.d.3","mul_d3__U678.in1"],
          ["self.d.4","mul_d4__U681.in1"],
          ["self.d.5","mul_d5__U684.in1"],
          ["self.d.6","mul_d6__U687.in1"]
        ]
      },
      "aff__U701":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U713":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U703":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U706":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U709":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U712":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U715":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U717":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U708":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U703.in","_U704.out"],
          ["coeff_U706.in","_U707.out"],
          ["coeff_U709.in","_U710.out"],
          ["coeff_U712.in","_U713.out"],
          ["coeff_U715.in","_U716.out"],
          ["mul_d0__U702.out","add_all__U718.in0"],
          ["mul_d1__U705.out","add_all__U718.in1"],
          ["add_all__U719.in0","add_all__U718.out"],
          ["mul_d2__U708.out","add_all__U719.in1"],
          ["add_all__U720.in0","add_all__U719.out"],
          ["mul_d3__U711.out","add_all__U720.in1"],
          ["add_all__U721.in0","add_all__U720.out"],
          ["mul_d4__U714.out","add_all__U721.in1"],
          ["add_all__U722.in0","add_all__U721.out"],
          ["const_term_U717.out","add_all__U722.in1"],
          ["self.out","add_all__U722.out"],
          ["self.clk","coeff_U703.clk"],
          ["mul_d0__U702.in0","coeff_U703.out"],
          ["self.clk","coeff_U706.clk"],
          ["mul_d1__U705.in0","coeff_U706.out"],
          ["self.clk","coeff_U709.clk"],
          ["mul_d2__U708.in0","coeff_U709.out"],
          ["self.clk","coeff_U712.clk"],
          ["mul_d3__U711.in0","coeff_U712.out"],
          ["self.clk","coeff_U715.clk"],
          ["mul_d4__U714.in0","coeff_U715.out"],
          ["self.d.0","mul_d0__U702.in1"],
          ["self.d.1","mul_d1__U705.in1"],
          ["self.d.2","mul_d2__U708.in1"],
          ["self.d.3","mul_d3__U711.in1"],
          ["self.d.4","mul_d4__U714.in1"]
        ]
      },
      "aff__U736":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U757":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U738":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U741":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U744":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U747":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U750":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U738.in","_U739.out"],
          ["coeff_U741.in","_U742.out"],
          ["coeff_U744.in","_U745.out"],
          ["coeff_U747.in","_U748.out"],
          ["coeff_U750.in","_U751.out"],
          ["mul_d0__U737.out","add_all__U753.in0"],
          ["mul_d1__U740.out","add_all__U753.in1"],
          ["add_all__U754.in0","add_all__U753.out"],
          ["mul_d2__U743.out","add_all__U754.in1"],
          ["add_all__U755.in0","add_all__U754.out"],
          ["mul_d3__U746.out","add_all__U755.in1"],
          ["add_all__U756.in0","add_all__U755.out"],
          ["mul_d4__U749.out","add_all__U756.in1"],
          ["add_all__U757.in0","add_all__U756.out"],
          ["const_term_U752.out","add_all__U757.in1"],
          ["self.out","add_all__U757.out"],
          ["self.clk","coeff_U738.clk"],
          ["mul_d0__U737.in0","coeff_U738.out"],
          ["self.clk","coeff_U741.clk"],
          ["mul_d1__U740.in0","coeff_U741.out"],
          ["self.clk","coeff_U744.clk"],
          ["mul_d2__U743.in0","coeff_U744.out"],
          ["self.clk","coeff_U747.clk"],
          ["mul_d3__U746.in0","coeff_U747.out"],
          ["self.clk","coeff_U750.clk"],
          ["mul_d4__U749.in0","coeff_U750.out"],
          ["self.d.0","mul_d0__U737.in1"],
          ["self.d.1","mul_d1__U740.in1"],
          ["self.d.2","mul_d2__U743.in1"],
          ["self.d.3","mul_d3__U746.in1"],
          ["self.d.4","mul_d4__U749.in1"]
        ]
      },
      "aff__U760":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U786":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U762":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U765":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U768":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U771":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U774":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U777":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U780":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283c"]}
          },
          "mul_d0__U761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U762.in","_U763.out"],
          ["coeff_U765.in","_U766.out"],
          ["coeff_U768.in","_U769.out"],
          ["coeff_U771.in","_U772.out"],
          ["coeff_U774.in","_U775.out"],
          ["coeff_U777.in","_U778.out"],
          ["coeff_U780.in","_U781.out"],
          ["mul_d0__U761.out","add_all__U783.in0"],
          ["mul_d1__U764.out","add_all__U783.in1"],
          ["add_all__U784.in0","add_all__U783.out"],
          ["mul_d2__U767.out","add_all__U784.in1"],
          ["add_all__U785.in0","add_all__U784.out"],
          ["mul_d3__U770.out","add_all__U785.in1"],
          ["add_all__U786.in0","add_all__U785.out"],
          ["mul_d4__U773.out","add_all__U786.in1"],
          ["add_all__U787.in0","add_all__U786.out"],
          ["mul_d5__U776.out","add_all__U787.in1"],
          ["add_all__U788.in0","add_all__U787.out"],
          ["mul_d6__U779.out","add_all__U788.in1"],
          ["add_all__U789.in0","add_all__U788.out"],
          ["const_term_U782.out","add_all__U789.in1"],
          ["self.out","add_all__U789.out"],
          ["self.clk","coeff_U762.clk"],
          ["mul_d0__U761.in0","coeff_U762.out"],
          ["self.clk","coeff_U765.clk"],
          ["mul_d1__U764.in0","coeff_U765.out"],
          ["self.clk","coeff_U768.clk"],
          ["mul_d2__U767.in0","coeff_U768.out"],
          ["self.clk","coeff_U771.clk"],
          ["mul_d3__U770.in0","coeff_U771.out"],
          ["self.clk","coeff_U774.clk"],
          ["mul_d4__U773.in0","coeff_U774.out"],
          ["self.clk","coeff_U777.clk"],
          ["mul_d5__U776.in0","coeff_U777.out"],
          ["self.clk","coeff_U780.clk"],
          ["mul_d6__U779.in0","coeff_U780.out"],
          ["self.d.0","mul_d0__U761.in1"],
          ["self.d.1","mul_d1__U764.in1"],
          ["self.d.2","mul_d2__U767.in1"],
          ["self.d.3","mul_d3__U770.in1"],
          ["self.d.4","mul_d4__U773.in1"],
          ["self.d.5","mul_d5__U776.in1"],
          ["self.d.6","mul_d6__U779.in1"]
        ]
      },
      "aff__U78":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U96":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U97":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U98":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U99":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U92":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U94":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U82":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U85":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U88":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U91":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U80.in","_U81.out"],
          ["coeff_U83.in","_U84.out"],
          ["coeff_U86.in","_U87.out"],
          ["coeff_U89.in","_U90.out"],
          ["coeff_U92.in","_U93.out"],
          ["mul_d0__U79.out","add_all__U95.in0"],
          ["mul_d1__U82.out","add_all__U95.in1"],
          ["add_all__U96.in0","add_all__U95.out"],
          ["mul_d2__U85.out","add_all__U96.in1"],
          ["add_all__U97.in0","add_all__U96.out"],
          ["mul_d3__U88.out","add_all__U97.in1"],
          ["add_all__U98.in0","add_all__U97.out"],
          ["mul_d4__U91.out","add_all__U98.in1"],
          ["add_all__U99.in0","add_all__U98.out"],
          ["const_term_U94.out","add_all__U99.in1"],
          ["self.out","add_all__U99.out"],
          ["self.clk","coeff_U80.clk"],
          ["mul_d0__U79.in0","coeff_U80.out"],
          ["self.clk","coeff_U83.clk"],
          ["mul_d1__U82.in0","coeff_U83.out"],
          ["self.clk","coeff_U86.clk"],
          ["mul_d2__U85.in0","coeff_U86.out"],
          ["self.clk","coeff_U89.clk"],
          ["mul_d3__U88.in0","coeff_U89.out"],
          ["self.clk","coeff_U92.clk"],
          ["mul_d4__U91.in0","coeff_U92.out"],
          ["self.d.0","mul_d0__U79.in1"],
          ["self.d.1","mul_d1__U82.in1"],
          ["self.d.2","mul_d2__U85.in1"],
          ["self.d.3","mul_d3__U88.in1"],
          ["self.d.4","mul_d4__U91.in1"]
        ]
      },
      "aff__U814":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U820":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U835":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U816":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U819":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U822":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U825":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U828":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U831":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U834":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U818":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U821":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U824":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U816.in","_U817.out"],
          ["coeff_U819.in","_U820.out"],
          ["coeff_U822.in","_U823.out"],
          ["coeff_U825.in","_U826.out"],
          ["coeff_U828.in","_U829.out"],
          ["coeff_U831.in","_U832.out"],
          ["coeff_U834.in","_U835.out"],
          ["mul_d0__U815.out","add_all__U837.in0"],
          ["mul_d1__U818.out","add_all__U837.in1"],
          ["add_all__U838.in0","add_all__U837.out"],
          ["mul_d2__U821.out","add_all__U838.in1"],
          ["add_all__U839.in0","add_all__U838.out"],
          ["mul_d3__U824.out","add_all__U839.in1"],
          ["add_all__U840.in0","add_all__U839.out"],
          ["mul_d4__U827.out","add_all__U840.in1"],
          ["add_all__U841.in0","add_all__U840.out"],
          ["mul_d5__U830.out","add_all__U841.in1"],
          ["add_all__U842.in0","add_all__U841.out"],
          ["mul_d6__U833.out","add_all__U842.in1"],
          ["add_all__U843.in0","add_all__U842.out"],
          ["const_term_U836.out","add_all__U843.in1"],
          ["self.out","add_all__U843.out"],
          ["self.clk","coeff_U816.clk"],
          ["mul_d0__U815.in0","coeff_U816.out"],
          ["self.clk","coeff_U819.clk"],
          ["mul_d1__U818.in0","coeff_U819.out"],
          ["self.clk","coeff_U822.clk"],
          ["mul_d2__U821.in0","coeff_U822.out"],
          ["self.clk","coeff_U825.clk"],
          ["mul_d3__U824.in0","coeff_U825.out"],
          ["self.clk","coeff_U828.clk"],
          ["mul_d4__U827.in0","coeff_U828.out"],
          ["self.clk","coeff_U831.clk"],
          ["mul_d5__U830.in0","coeff_U831.out"],
          ["self.clk","coeff_U834.clk"],
          ["mul_d6__U833.in0","coeff_U834.out"],
          ["self.d.0","mul_d0__U815.in1"],
          ["self.d.1","mul_d1__U818.in1"],
          ["self.d.2","mul_d2__U821.in1"],
          ["self.d.3","mul_d3__U824.in1"],
          ["self.d.4","mul_d4__U827.in1"],
          ["self.d.5","mul_d5__U830.in1"],
          ["self.d.6","mul_d6__U833.in1"]
        ]
      },
      "aff__U847":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U864":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U849":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U852":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U855":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U858":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U861":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U863":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U860":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U849.in","_U850.out"],
          ["coeff_U852.in","_U853.out"],
          ["coeff_U855.in","_U856.out"],
          ["coeff_U858.in","_U859.out"],
          ["coeff_U861.in","_U862.out"],
          ["mul_d0__U848.out","add_all__U864.in0"],
          ["mul_d1__U851.out","add_all__U864.in1"],
          ["add_all__U865.in0","add_all__U864.out"],
          ["mul_d2__U854.out","add_all__U865.in1"],
          ["add_all__U866.in0","add_all__U865.out"],
          ["mul_d3__U857.out","add_all__U866.in1"],
          ["add_all__U867.in0","add_all__U866.out"],
          ["mul_d4__U860.out","add_all__U867.in1"],
          ["add_all__U868.in0","add_all__U867.out"],
          ["const_term_U863.out","add_all__U868.in1"],
          ["self.out","add_all__U868.out"],
          ["self.clk","coeff_U849.clk"],
          ["mul_d0__U848.in0","coeff_U849.out"],
          ["self.clk","coeff_U852.clk"],
          ["mul_d1__U851.in0","coeff_U852.out"],
          ["self.clk","coeff_U855.clk"],
          ["mul_d2__U854.in0","coeff_U855.out"],
          ["self.clk","coeff_U858.clk"],
          ["mul_d3__U857.in0","coeff_U858.out"],
          ["self.clk","coeff_U861.clk"],
          ["mul_d4__U860.in0","coeff_U861.out"],
          ["self.d.0","mul_d0__U848.in1"],
          ["self.d.1","mul_d1__U851.in1"],
          ["self.d.2","mul_d2__U854.in1"],
          ["self.d.3","mul_d3__U857.in1"],
          ["self.d.4","mul_d4__U860.in1"]
        ]
      },
      "aff__U882":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U884":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U887":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U890":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U893":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U896":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U884.in","_U885.out"],
          ["coeff_U887.in","_U888.out"],
          ["coeff_U890.in","_U891.out"],
          ["coeff_U893.in","_U894.out"],
          ["coeff_U896.in","_U897.out"],
          ["mul_d0__U883.out","add_all__U899.in0"],
          ["mul_d1__U886.out","add_all__U899.in1"],
          ["add_all__U900.in0","add_all__U899.out"],
          ["mul_d2__U889.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["mul_d3__U892.out","add_all__U901.in1"],
          ["add_all__U902.in0","add_all__U901.out"],
          ["mul_d4__U895.out","add_all__U902.in1"],
          ["add_all__U903.in0","add_all__U902.out"],
          ["const_term_U898.out","add_all__U903.in1"],
          ["self.out","add_all__U903.out"],
          ["self.clk","coeff_U884.clk"],
          ["mul_d0__U883.in0","coeff_U884.out"],
          ["self.clk","coeff_U887.clk"],
          ["mul_d1__U886.in0","coeff_U887.out"],
          ["self.clk","coeff_U890.clk"],
          ["mul_d2__U889.in0","coeff_U890.out"],
          ["self.clk","coeff_U893.clk"],
          ["mul_d3__U892.in0","coeff_U893.out"],
          ["self.clk","coeff_U896.clk"],
          ["mul_d4__U895.in0","coeff_U896.out"],
          ["self.d.0","mul_d0__U883.in1"],
          ["self.d.1","mul_d1__U886.in1"],
          ["self.d.2","mul_d2__U889.in1"],
          ["self.d.3","mul_d3__U892.in1"],
          ["self.d.4","mul_d4__U895.in1"]
        ]
      },
      "aff__U906":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U909":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004e52"]}
          },
          "_U915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000322"]}
          },
          "_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U921":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U927":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U929":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U930":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U908":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U911":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U914":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U917":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U920":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U923":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U926":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000283c"]}
          },
          "mul_d0__U907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U916":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U908.in","_U909.out"],
          ["coeff_U911.in","_U912.out"],
          ["coeff_U914.in","_U915.out"],
          ["coeff_U917.in","_U918.out"],
          ["coeff_U920.in","_U921.out"],
          ["coeff_U923.in","_U924.out"],
          ["coeff_U926.in","_U927.out"],
          ["mul_d0__U907.out","add_all__U929.in0"],
          ["mul_d1__U910.out","add_all__U929.in1"],
          ["add_all__U930.in0","add_all__U929.out"],
          ["mul_d2__U913.out","add_all__U930.in1"],
          ["add_all__U931.in0","add_all__U930.out"],
          ["mul_d3__U916.out","add_all__U931.in1"],
          ["add_all__U932.in0","add_all__U931.out"],
          ["mul_d4__U919.out","add_all__U932.in1"],
          ["add_all__U933.in0","add_all__U932.out"],
          ["mul_d5__U922.out","add_all__U933.in1"],
          ["add_all__U934.in0","add_all__U933.out"],
          ["mul_d6__U925.out","add_all__U934.in1"],
          ["add_all__U935.in0","add_all__U934.out"],
          ["const_term_U928.out","add_all__U935.in1"],
          ["self.out","add_all__U935.out"],
          ["self.clk","coeff_U908.clk"],
          ["mul_d0__U907.in0","coeff_U908.out"],
          ["self.clk","coeff_U911.clk"],
          ["mul_d1__U910.in0","coeff_U911.out"],
          ["self.clk","coeff_U914.clk"],
          ["mul_d2__U913.in0","coeff_U914.out"],
          ["self.clk","coeff_U917.clk"],
          ["mul_d3__U916.in0","coeff_U917.out"],
          ["self.clk","coeff_U920.clk"],
          ["mul_d4__U919.in0","coeff_U920.out"],
          ["self.clk","coeff_U923.clk"],
          ["mul_d5__U922.in0","coeff_U923.out"],
          ["self.clk","coeff_U926.clk"],
          ["mul_d6__U925.in0","coeff_U926.out"],
          ["self.d.0","mul_d0__U907.in1"],
          ["self.d.1","mul_d1__U910.in1"],
          ["self.d.2","mul_d2__U913.in1"],
          ["self.d.3","mul_d3__U916.in1"],
          ["self.d.4","mul_d4__U919.in1"],
          ["self.d.5","mul_d5__U922.in1"],
          ["self.d.6","mul_d6__U925.in1"]
        ]
      },
      "aff__U960":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",7,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U969":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "_U975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U981":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "add_all__U983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U984":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U962":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U965":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U968":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U971":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U974":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U977":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U980":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U982":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U962.in","_U963.out"],
          ["coeff_U965.in","_U966.out"],
          ["coeff_U968.in","_U969.out"],
          ["coeff_U971.in","_U972.out"],
          ["coeff_U974.in","_U975.out"],
          ["coeff_U977.in","_U978.out"],
          ["coeff_U980.in","_U981.out"],
          ["mul_d0__U961.out","add_all__U983.in0"],
          ["mul_d1__U964.out","add_all__U983.in1"],
          ["add_all__U984.in0","add_all__U983.out"],
          ["mul_d2__U967.out","add_all__U984.in1"],
          ["add_all__U985.in0","add_all__U984.out"],
          ["mul_d3__U970.out","add_all__U985.in1"],
          ["add_all__U986.in0","add_all__U985.out"],
          ["mul_d4__U973.out","add_all__U986.in1"],
          ["add_all__U987.in0","add_all__U986.out"],
          ["mul_d5__U976.out","add_all__U987.in1"],
          ["add_all__U988.in0","add_all__U987.out"],
          ["mul_d6__U979.out","add_all__U988.in1"],
          ["add_all__U989.in0","add_all__U988.out"],
          ["const_term_U982.out","add_all__U989.in1"],
          ["self.out","add_all__U989.out"],
          ["self.clk","coeff_U962.clk"],
          ["mul_d0__U961.in0","coeff_U962.out"],
          ["self.clk","coeff_U965.clk"],
          ["mul_d1__U964.in0","coeff_U965.out"],
          ["self.clk","coeff_U968.clk"],
          ["mul_d2__U967.in0","coeff_U968.out"],
          ["self.clk","coeff_U971.clk"],
          ["mul_d3__U970.in0","coeff_U971.out"],
          ["self.clk","coeff_U974.clk"],
          ["mul_d4__U973.in0","coeff_U974.out"],
          ["self.clk","coeff_U977.clk"],
          ["mul_d5__U976.in0","coeff_U977.out"],
          ["self.clk","coeff_U980.clk"],
          ["mul_d6__U979.in0","coeff_U980.out"],
          ["self.d.0","mul_d0__U961.in1"],
          ["self.d.1","mul_d1__U964.in1"],
          ["self.d.2","mul_d2__U967.in1"],
          ["self.d.3","mul_d3__U970.in1"],
          ["self.d.4","mul_d4__U973.in1"],
          ["self.d.5","mul_d5__U976.in1"],
          ["self.d.6","mul_d6__U979.in1"]
        ]
      },
      "aff__U993":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["d",["Array",5,["Array",32,"BitIn"]]],
          ["out",["Array",32,"Bit"]]
        ]],
        "instances":{
          "_U1002":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000010"]}
          },
          "_U1005":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000004"]}
          },
          "_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "_U999":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000030"]}
          },
          "add_all__U1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_U1001":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1004":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U1007":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U995":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_U998":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U994":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["coeff_U1001.in","_U1002.out"],
          ["coeff_U1004.in","_U1005.out"],
          ["coeff_U1007.in","_U1008.out"],
          ["coeff_U995.in","_U996.out"],
          ["coeff_U998.in","_U999.out"],
          ["mul_d0__U994.out","add_all__U1010.in0"],
          ["mul_d1__U997.out","add_all__U1010.in1"],
          ["add_all__U1011.in0","add_all__U1010.out"],
          ["mul_d2__U1000.out","add_all__U1011.in1"],
          ["add_all__U1012.in0","add_all__U1011.out"],
          ["mul_d3__U1003.out","add_all__U1012.in1"],
          ["add_all__U1013.in0","add_all__U1012.out"],
          ["mul_d4__U1006.out","add_all__U1013.in1"],
          ["add_all__U1014.in0","add_all__U1013.out"],
          ["const_term_U1009.out","add_all__U1014.in1"],
          ["self.out","add_all__U1014.out"],
          ["self.clk","coeff_U1001.clk"],
          ["mul_d2__U1000.in0","coeff_U1001.out"],
          ["self.clk","coeff_U1004.clk"],
          ["mul_d3__U1003.in0","coeff_U1004.out"],
          ["self.clk","coeff_U1007.clk"],
          ["mul_d4__U1006.in0","coeff_U1007.out"],
          ["self.clk","coeff_U995.clk"],
          ["mul_d0__U994.in0","coeff_U995.out"],
          ["self.clk","coeff_U998.clk"],
          ["mul_d1__U997.in0","coeff_U998.out"],
          ["self.d.0","mul_d0__U994.in1"],
          ["self.d.1","mul_d1__U997.in1"],
          ["self.d.2","mul_d2__U1000.in1"],
          ["self.d.3","mul_d3__U1003.in1"],
          ["self.d.4","mul_d4__U1006.in1"]
        ]
      },
      "affine_controller__U1051":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1052"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1084":{
            "modref":"corebit.and"
          },
          "d_0_am__U1085":{
            "modref":"corebit.and"
          },
          "d_0_am__U1086":{
            "modref":"corebit.and"
          },
          "d_0_am__U1087":{
            "modref":"corebit.and"
          },
          "d_0_am__U1088":{
            "modref":"corebit.and"
          },
          "d_0_am__U1089":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1090":{
            "modref":"corebit.and"
          },
          "d_1_am__U1091":{
            "modref":"corebit.and"
          },
          "d_1_am__U1092":{
            "modref":"corebit.and"
          },
          "d_1_am__U1093":{
            "modref":"corebit.and"
          },
          "d_1_am__U1094":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1095":{
            "modref":"corebit.and"
          },
          "d_2_am__U1096":{
            "modref":"corebit.and"
          },
          "d_2_am__U1097":{
            "modref":"corebit.and"
          },
          "d_2_am__U1098":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1099":{
            "modref":"corebit.and"
          },
          "d_3_am__U1100":{
            "modref":"corebit.and"
          },
          "d_3_am__U1101":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1102":{
            "modref":"corebit.and"
          },
          "d_4_am__U1103":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1104":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1082.out"],
          ["d_1_inc.in1","_U1082.out"],
          ["d_2_inc.in1","_U1082.out"],
          ["d_3_inc.in1","_U1082.out"],
          ["d_4_inc.in1","_U1082.out"],
          ["d_5_inc.in1","_U1082.out"],
          ["d_6_inc.in1","_U1082.out"],
          ["cmp_time.in1","_U1083.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1084.in0"],
          ["d_1_at_max.out","d_0_am__U1084.in1"],
          ["d_0_am__U1085.in0","d_0_am__U1084.out"],
          ["d_2_at_max.out","d_0_am__U1085.in1"],
          ["d_0_am__U1086.in0","d_0_am__U1085.out"],
          ["d_3_at_max.out","d_0_am__U1086.in1"],
          ["d_0_am__U1087.in0","d_0_am__U1086.out"],
          ["d_4_at_max.out","d_0_am__U1087.in1"],
          ["d_0_am__U1088.in0","d_0_am__U1087.out"],
          ["d_5_at_max.out","d_0_am__U1088.in1"],
          ["d_0_am__U1089.in0","d_0_am__U1088.out"],
          ["d_6_at_max.out","d_0_am__U1089.in1"],
          ["d_0_next_value.sel","d_0_am__U1089.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1090.in0"],
          ["d_2_at_max.out","d_1_am__U1090.in1"],
          ["d_1_am__U1091.in0","d_1_am__U1090.out"],
          ["d_3_at_max.out","d_1_am__U1091.in1"],
          ["d_1_am__U1092.in0","d_1_am__U1091.out"],
          ["d_4_at_max.out","d_1_am__U1092.in1"],
          ["d_1_am__U1093.in0","d_1_am__U1092.out"],
          ["d_5_at_max.out","d_1_am__U1093.in1"],
          ["d_1_am__U1094.in0","d_1_am__U1093.out"],
          ["d_6_at_max.out","d_1_am__U1094.in1"],
          ["d_1_next_value.sel","d_1_am__U1094.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1095.in0"],
          ["d_3_at_max.out","d_2_am__U1095.in1"],
          ["d_2_am__U1096.in0","d_2_am__U1095.out"],
          ["d_4_at_max.out","d_2_am__U1096.in1"],
          ["d_2_am__U1097.in0","d_2_am__U1096.out"],
          ["d_5_at_max.out","d_2_am__U1097.in1"],
          ["d_2_am__U1098.in0","d_2_am__U1097.out"],
          ["d_6_at_max.out","d_2_am__U1098.in1"],
          ["d_2_next_value.sel","d_2_am__U1098.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1099.in0"],
          ["d_4_at_max.out","d_3_am__U1099.in1"],
          ["d_3_am__U1100.in0","d_3_am__U1099.out"],
          ["d_5_at_max.out","d_3_am__U1100.in1"],
          ["d_3_am__U1101.in0","d_3_am__U1100.out"],
          ["d_6_at_max.out","d_3_am__U1101.in1"],
          ["d_3_next_value.sel","d_3_am__U1101.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1102.in0"],
          ["d_5_at_max.out","d_4_am__U1102.in1"],
          ["d_4_am__U1103.in0","d_4_am__U1102.out"],
          ["d_6_at_max.out","d_4_am__U1103.in1"],
          ["d_4_next_value.sel","d_4_am__U1103.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1104.in0"],
          ["d_6_at_max.out","d_5_am__U1104.in1"],
          ["d_5_next_value.sel","d_5_am__U1104.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U106":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U107"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U123":{
            "modref":"corebit.and"
          },
          "d_0_am__U124":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U125":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U121.out"],
          ["d_1_inc.in1","_U121.out"],
          ["d_2_inc.in1","_U121.out"],
          ["cmp_time.in1","_U122.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U123.in0"],
          ["d_1_at_max.out","d_0_am__U123.in1"],
          ["d_0_am__U124.in0","d_0_am__U123.out"],
          ["d_2_at_max.out","d_0_am__U124.in1"],
          ["d_0_next_value.sel","d_0_am__U124.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U125.in0"],
          ["d_2_at_max.out","d_1_am__U125.in1"],
          ["d_1_next_value.sel","d_1_am__U125.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U1154":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1155"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1183":{
            "modref":"corebit.and"
          },
          "d_0_am__U1184":{
            "modref":"corebit.and"
          },
          "d_0_am__U1185":{
            "modref":"corebit.and"
          },
          "d_0_am__U1186":{
            "modref":"corebit.and"
          },
          "d_0_am__U1187":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1188":{
            "modref":"corebit.and"
          },
          "d_1_am__U1189":{
            "modref":"corebit.and"
          },
          "d_1_am__U1190":{
            "modref":"corebit.and"
          },
          "d_1_am__U1191":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1192":{
            "modref":"corebit.and"
          },
          "d_2_am__U1193":{
            "modref":"corebit.and"
          },
          "d_2_am__U1194":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1195":{
            "modref":"corebit.and"
          },
          "d_3_am__U1196":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1197":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1181.out"],
          ["d_1_inc.in1","_U1181.out"],
          ["d_2_inc.in1","_U1181.out"],
          ["d_3_inc.in1","_U1181.out"],
          ["d_4_inc.in1","_U1181.out"],
          ["d_5_inc.in1","_U1181.out"],
          ["cmp_time.in1","_U1182.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1183.in0"],
          ["d_1_at_max.out","d_0_am__U1183.in1"],
          ["d_0_am__U1184.in0","d_0_am__U1183.out"],
          ["d_2_at_max.out","d_0_am__U1184.in1"],
          ["d_0_am__U1185.in0","d_0_am__U1184.out"],
          ["d_3_at_max.out","d_0_am__U1185.in1"],
          ["d_0_am__U1186.in0","d_0_am__U1185.out"],
          ["d_4_at_max.out","d_0_am__U1186.in1"],
          ["d_0_am__U1187.in0","d_0_am__U1186.out"],
          ["d_5_at_max.out","d_0_am__U1187.in1"],
          ["d_0_next_value.sel","d_0_am__U1187.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1188.in0"],
          ["d_2_at_max.out","d_1_am__U1188.in1"],
          ["d_1_am__U1189.in0","d_1_am__U1188.out"],
          ["d_3_at_max.out","d_1_am__U1189.in1"],
          ["d_1_am__U1190.in0","d_1_am__U1189.out"],
          ["d_4_at_max.out","d_1_am__U1190.in1"],
          ["d_1_am__U1191.in0","d_1_am__U1190.out"],
          ["d_5_at_max.out","d_1_am__U1191.in1"],
          ["d_1_next_value.sel","d_1_am__U1191.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1192.in0"],
          ["d_3_at_max.out","d_2_am__U1192.in1"],
          ["d_2_am__U1193.in0","d_2_am__U1192.out"],
          ["d_4_at_max.out","d_2_am__U1193.in1"],
          ["d_2_am__U1194.in0","d_2_am__U1193.out"],
          ["d_5_at_max.out","d_2_am__U1194.in1"],
          ["d_2_next_value.sel","d_2_am__U1194.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1195.in0"],
          ["d_4_at_max.out","d_3_am__U1195.in1"],
          ["d_3_am__U1196.in0","d_3_am__U1195.out"],
          ["d_5_at_max.out","d_3_am__U1196.in1"],
          ["d_3_next_value.sel","d_3_am__U1196.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1197.in0"],
          ["d_5_at_max.out","d_4_am__U1197.in1"],
          ["d_4_next_value.sel","d_4_am__U1197.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1226":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1246":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1227"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1247":{
            "modref":"corebit.and"
          },
          "d_0_am__U1248":{
            "modref":"corebit.and"
          },
          "d_0_am__U1249":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1250":{
            "modref":"corebit.and"
          },
          "d_1_am__U1251":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1252":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1245.out"],
          ["d_1_inc.in1","_U1245.out"],
          ["d_2_inc.in1","_U1245.out"],
          ["d_3_inc.in1","_U1245.out"],
          ["cmp_time.in1","_U1246.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1247.in0"],
          ["d_1_at_max.out","d_0_am__U1247.in1"],
          ["d_0_am__U1248.in0","d_0_am__U1247.out"],
          ["d_2_at_max.out","d_0_am__U1248.in1"],
          ["d_0_am__U1249.in0","d_0_am__U1248.out"],
          ["d_3_at_max.out","d_0_am__U1249.in1"],
          ["d_0_next_value.sel","d_0_am__U1249.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1250.in0"],
          ["d_2_at_max.out","d_1_am__U1250.in1"],
          ["d_1_am__U1251.in0","d_1_am__U1250.out"],
          ["d_3_at_max.out","d_1_am__U1251.in1"],
          ["d_1_next_value.sel","d_1_am__U1251.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1252.in0"],
          ["d_3_at_max.out","d_2_am__U1252.in1"],
          ["d_2_next_value.sel","d_2_am__U1252.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1274":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1302":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1275"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1303":{
            "modref":"corebit.and"
          },
          "d_0_am__U1304":{
            "modref":"corebit.and"
          },
          "d_0_am__U1305":{
            "modref":"corebit.and"
          },
          "d_0_am__U1306":{
            "modref":"corebit.and"
          },
          "d_0_am__U1307":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1308":{
            "modref":"corebit.and"
          },
          "d_1_am__U1309":{
            "modref":"corebit.and"
          },
          "d_1_am__U1310":{
            "modref":"corebit.and"
          },
          "d_1_am__U1311":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1312":{
            "modref":"corebit.and"
          },
          "d_2_am__U1313":{
            "modref":"corebit.and"
          },
          "d_2_am__U1314":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1315":{
            "modref":"corebit.and"
          },
          "d_3_am__U1316":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1317":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1301.out"],
          ["d_1_inc.in1","_U1301.out"],
          ["d_2_inc.in1","_U1301.out"],
          ["d_3_inc.in1","_U1301.out"],
          ["d_4_inc.in1","_U1301.out"],
          ["d_5_inc.in1","_U1301.out"],
          ["cmp_time.in1","_U1302.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1303.in0"],
          ["d_1_at_max.out","d_0_am__U1303.in1"],
          ["d_0_am__U1304.in0","d_0_am__U1303.out"],
          ["d_2_at_max.out","d_0_am__U1304.in1"],
          ["d_0_am__U1305.in0","d_0_am__U1304.out"],
          ["d_3_at_max.out","d_0_am__U1305.in1"],
          ["d_0_am__U1306.in0","d_0_am__U1305.out"],
          ["d_4_at_max.out","d_0_am__U1306.in1"],
          ["d_0_am__U1307.in0","d_0_am__U1306.out"],
          ["d_5_at_max.out","d_0_am__U1307.in1"],
          ["d_0_next_value.sel","d_0_am__U1307.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1308.in0"],
          ["d_2_at_max.out","d_1_am__U1308.in1"],
          ["d_1_am__U1309.in0","d_1_am__U1308.out"],
          ["d_3_at_max.out","d_1_am__U1309.in1"],
          ["d_1_am__U1310.in0","d_1_am__U1309.out"],
          ["d_4_at_max.out","d_1_am__U1310.in1"],
          ["d_1_am__U1311.in0","d_1_am__U1310.out"],
          ["d_5_at_max.out","d_1_am__U1311.in1"],
          ["d_1_next_value.sel","d_1_am__U1311.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1312.in0"],
          ["d_3_at_max.out","d_2_am__U1312.in1"],
          ["d_2_am__U1313.in0","d_2_am__U1312.out"],
          ["d_4_at_max.out","d_2_am__U1313.in1"],
          ["d_2_am__U1314.in0","d_2_am__U1313.out"],
          ["d_5_at_max.out","d_2_am__U1314.in1"],
          ["d_2_next_value.sel","d_2_am__U1314.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1315.in0"],
          ["d_4_at_max.out","d_3_am__U1315.in1"],
          ["d_3_am__U1316.in0","d_3_am__U1315.out"],
          ["d_5_at_max.out","d_3_am__U1316.in1"],
          ["d_3_next_value.sel","d_3_am__U1316.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1317.in0"],
          ["d_5_at_max.out","d_4_am__U1317.in1"],
          ["d_4_next_value.sel","d_4_am__U1317.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1346":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1347"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1367":{
            "modref":"corebit.and"
          },
          "d_0_am__U1368":{
            "modref":"corebit.and"
          },
          "d_0_am__U1369":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1370":{
            "modref":"corebit.and"
          },
          "d_1_am__U1371":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1372":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1365.out"],
          ["d_1_inc.in1","_U1365.out"],
          ["d_2_inc.in1","_U1365.out"],
          ["d_3_inc.in1","_U1365.out"],
          ["cmp_time.in1","_U1366.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1367.in0"],
          ["d_1_at_max.out","d_0_am__U1367.in1"],
          ["d_0_am__U1368.in0","d_0_am__U1367.out"],
          ["d_2_at_max.out","d_0_am__U1368.in1"],
          ["d_0_am__U1369.in0","d_0_am__U1368.out"],
          ["d_3_at_max.out","d_0_am__U1369.in1"],
          ["d_0_next_value.sel","d_0_am__U1369.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1370.in0"],
          ["d_2_at_max.out","d_1_am__U1370.in1"],
          ["d_1_am__U1371.in0","d_1_am__U1370.out"],
          ["d_3_at_max.out","d_1_am__U1371.in1"],
          ["d_1_next_value.sel","d_1_am__U1371.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1372.in0"],
          ["d_3_at_max.out","d_2_am__U1372.in1"],
          ["d_2_next_value.sel","d_2_am__U1372.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1394":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1395"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1423":{
            "modref":"corebit.and"
          },
          "d_0_am__U1424":{
            "modref":"corebit.and"
          },
          "d_0_am__U1425":{
            "modref":"corebit.and"
          },
          "d_0_am__U1426":{
            "modref":"corebit.and"
          },
          "d_0_am__U1427":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1428":{
            "modref":"corebit.and"
          },
          "d_1_am__U1429":{
            "modref":"corebit.and"
          },
          "d_1_am__U1430":{
            "modref":"corebit.and"
          },
          "d_1_am__U1431":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1432":{
            "modref":"corebit.and"
          },
          "d_2_am__U1433":{
            "modref":"corebit.and"
          },
          "d_2_am__U1434":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1435":{
            "modref":"corebit.and"
          },
          "d_3_am__U1436":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1437":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1421.out"],
          ["d_1_inc.in1","_U1421.out"],
          ["d_2_inc.in1","_U1421.out"],
          ["d_3_inc.in1","_U1421.out"],
          ["d_4_inc.in1","_U1421.out"],
          ["d_5_inc.in1","_U1421.out"],
          ["cmp_time.in1","_U1422.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1423.in0"],
          ["d_1_at_max.out","d_0_am__U1423.in1"],
          ["d_0_am__U1424.in0","d_0_am__U1423.out"],
          ["d_2_at_max.out","d_0_am__U1424.in1"],
          ["d_0_am__U1425.in0","d_0_am__U1424.out"],
          ["d_3_at_max.out","d_0_am__U1425.in1"],
          ["d_0_am__U1426.in0","d_0_am__U1425.out"],
          ["d_4_at_max.out","d_0_am__U1426.in1"],
          ["d_0_am__U1427.in0","d_0_am__U1426.out"],
          ["d_5_at_max.out","d_0_am__U1427.in1"],
          ["d_0_next_value.sel","d_0_am__U1427.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1428.in0"],
          ["d_2_at_max.out","d_1_am__U1428.in1"],
          ["d_1_am__U1429.in0","d_1_am__U1428.out"],
          ["d_3_at_max.out","d_1_am__U1429.in1"],
          ["d_1_am__U1430.in0","d_1_am__U1429.out"],
          ["d_4_at_max.out","d_1_am__U1430.in1"],
          ["d_1_am__U1431.in0","d_1_am__U1430.out"],
          ["d_5_at_max.out","d_1_am__U1431.in1"],
          ["d_1_next_value.sel","d_1_am__U1431.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1432.in0"],
          ["d_3_at_max.out","d_2_am__U1432.in1"],
          ["d_2_am__U1433.in0","d_2_am__U1432.out"],
          ["d_4_at_max.out","d_2_am__U1433.in1"],
          ["d_2_am__U1434.in0","d_2_am__U1433.out"],
          ["d_5_at_max.out","d_2_am__U1434.in1"],
          ["d_2_next_value.sel","d_2_am__U1434.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1435.in0"],
          ["d_4_at_max.out","d_3_am__U1435.in1"],
          ["d_3_am__U1436.in0","d_3_am__U1435.out"],
          ["d_5_at_max.out","d_3_am__U1436.in1"],
          ["d_3_next_value.sel","d_3_am__U1436.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1437.in0"],
          ["d_5_at_max.out","d_4_am__U1437.in1"],
          ["d_4_next_value.sel","d_4_am__U1437.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U142":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U143"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U167":{
            "modref":"corebit.and"
          },
          "d_0_am__U168":{
            "modref":"corebit.and"
          },
          "d_0_am__U169":{
            "modref":"corebit.and"
          },
          "d_0_am__U170":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U171":{
            "modref":"corebit.and"
          },
          "d_1_am__U172":{
            "modref":"corebit.and"
          },
          "d_1_am__U173":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U174":{
            "modref":"corebit.and"
          },
          "d_2_am__U175":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U176":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U165.out"],
          ["d_1_inc.in1","_U165.out"],
          ["d_2_inc.in1","_U165.out"],
          ["d_3_inc.in1","_U165.out"],
          ["d_4_inc.in1","_U165.out"],
          ["cmp_time.in1","_U166.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U167.in0"],
          ["d_1_at_max.out","d_0_am__U167.in1"],
          ["d_0_am__U168.in0","d_0_am__U167.out"],
          ["d_2_at_max.out","d_0_am__U168.in1"],
          ["d_0_am__U169.in0","d_0_am__U168.out"],
          ["d_3_at_max.out","d_0_am__U169.in1"],
          ["d_0_am__U170.in0","d_0_am__U169.out"],
          ["d_4_at_max.out","d_0_am__U170.in1"],
          ["d_0_next_value.sel","d_0_am__U170.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U171.in0"],
          ["d_2_at_max.out","d_1_am__U171.in1"],
          ["d_1_am__U172.in0","d_1_am__U171.out"],
          ["d_3_at_max.out","d_1_am__U172.in1"],
          ["d_1_am__U173.in0","d_1_am__U172.out"],
          ["d_4_at_max.out","d_1_am__U173.in1"],
          ["d_1_next_value.sel","d_1_am__U173.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U174.in0"],
          ["d_3_at_max.out","d_2_am__U174.in1"],
          ["d_2_am__U175.in0","d_2_am__U174.out"],
          ["d_4_at_max.out","d_2_am__U175.in1"],
          ["d_2_next_value.sel","d_2_am__U175.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U176.in0"],
          ["d_4_at_max.out","d_3_am__U176.in1"],
          ["d_3_next_value.sel","d_3_am__U176.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U1466":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1467"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1487":{
            "modref":"corebit.and"
          },
          "d_0_am__U1488":{
            "modref":"corebit.and"
          },
          "d_0_am__U1489":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1490":{
            "modref":"corebit.and"
          },
          "d_1_am__U1491":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1492":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1485.out"],
          ["d_1_inc.in1","_U1485.out"],
          ["d_2_inc.in1","_U1485.out"],
          ["d_3_inc.in1","_U1485.out"],
          ["cmp_time.in1","_U1486.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1487.in0"],
          ["d_1_at_max.out","d_0_am__U1487.in1"],
          ["d_0_am__U1488.in0","d_0_am__U1487.out"],
          ["d_2_at_max.out","d_0_am__U1488.in1"],
          ["d_0_am__U1489.in0","d_0_am__U1488.out"],
          ["d_3_at_max.out","d_0_am__U1489.in1"],
          ["d_0_next_value.sel","d_0_am__U1489.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1490.in0"],
          ["d_2_at_max.out","d_1_am__U1490.in1"],
          ["d_1_am__U1491.in0","d_1_am__U1490.out"],
          ["d_3_at_max.out","d_1_am__U1491.in1"],
          ["d_1_next_value.sel","d_1_am__U1491.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1492.in0"],
          ["d_3_at_max.out","d_2_am__U1492.in1"],
          ["d_2_next_value.sel","d_2_am__U1492.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1514":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1515"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1543":{
            "modref":"corebit.and"
          },
          "d_0_am__U1544":{
            "modref":"corebit.and"
          },
          "d_0_am__U1545":{
            "modref":"corebit.and"
          },
          "d_0_am__U1546":{
            "modref":"corebit.and"
          },
          "d_0_am__U1547":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1548":{
            "modref":"corebit.and"
          },
          "d_1_am__U1549":{
            "modref":"corebit.and"
          },
          "d_1_am__U1550":{
            "modref":"corebit.and"
          },
          "d_1_am__U1551":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1552":{
            "modref":"corebit.and"
          },
          "d_2_am__U1553":{
            "modref":"corebit.and"
          },
          "d_2_am__U1554":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1555":{
            "modref":"corebit.and"
          },
          "d_3_am__U1556":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1557":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1541.out"],
          ["d_1_inc.in1","_U1541.out"],
          ["d_2_inc.in1","_U1541.out"],
          ["d_3_inc.in1","_U1541.out"],
          ["d_4_inc.in1","_U1541.out"],
          ["d_5_inc.in1","_U1541.out"],
          ["cmp_time.in1","_U1542.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1543.in0"],
          ["d_1_at_max.out","d_0_am__U1543.in1"],
          ["d_0_am__U1544.in0","d_0_am__U1543.out"],
          ["d_2_at_max.out","d_0_am__U1544.in1"],
          ["d_0_am__U1545.in0","d_0_am__U1544.out"],
          ["d_3_at_max.out","d_0_am__U1545.in1"],
          ["d_0_am__U1546.in0","d_0_am__U1545.out"],
          ["d_4_at_max.out","d_0_am__U1546.in1"],
          ["d_0_am__U1547.in0","d_0_am__U1546.out"],
          ["d_5_at_max.out","d_0_am__U1547.in1"],
          ["d_0_next_value.sel","d_0_am__U1547.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1548.in0"],
          ["d_2_at_max.out","d_1_am__U1548.in1"],
          ["d_1_am__U1549.in0","d_1_am__U1548.out"],
          ["d_3_at_max.out","d_1_am__U1549.in1"],
          ["d_1_am__U1550.in0","d_1_am__U1549.out"],
          ["d_4_at_max.out","d_1_am__U1550.in1"],
          ["d_1_am__U1551.in0","d_1_am__U1550.out"],
          ["d_5_at_max.out","d_1_am__U1551.in1"],
          ["d_1_next_value.sel","d_1_am__U1551.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1552.in0"],
          ["d_3_at_max.out","d_2_am__U1552.in1"],
          ["d_2_am__U1553.in0","d_2_am__U1552.out"],
          ["d_4_at_max.out","d_2_am__U1553.in1"],
          ["d_2_am__U1554.in0","d_2_am__U1553.out"],
          ["d_5_at_max.out","d_2_am__U1554.in1"],
          ["d_2_next_value.sel","d_2_am__U1554.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1555.in0"],
          ["d_4_at_max.out","d_3_am__U1555.in1"],
          ["d_3_am__U1556.in0","d_3_am__U1555.out"],
          ["d_5_at_max.out","d_3_am__U1556.in1"],
          ["d_3_next_value.sel","d_3_am__U1556.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1557.in0"],
          ["d_5_at_max.out","d_4_am__U1557.in1"],
          ["d_4_next_value.sel","d_4_am__U1557.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1586":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1605":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1587"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1607":{
            "modref":"corebit.and"
          },
          "d_0_am__U1608":{
            "modref":"corebit.and"
          },
          "d_0_am__U1609":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1610":{
            "modref":"corebit.and"
          },
          "d_1_am__U1611":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1612":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1605.out"],
          ["d_1_inc.in1","_U1605.out"],
          ["d_2_inc.in1","_U1605.out"],
          ["d_3_inc.in1","_U1605.out"],
          ["cmp_time.in1","_U1606.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1607.in0"],
          ["d_1_at_max.out","d_0_am__U1607.in1"],
          ["d_0_am__U1608.in0","d_0_am__U1607.out"],
          ["d_2_at_max.out","d_0_am__U1608.in1"],
          ["d_0_am__U1609.in0","d_0_am__U1608.out"],
          ["d_3_at_max.out","d_0_am__U1609.in1"],
          ["d_0_next_value.sel","d_0_am__U1609.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1610.in0"],
          ["d_2_at_max.out","d_1_am__U1610.in1"],
          ["d_1_am__U1611.in0","d_1_am__U1610.out"],
          ["d_3_at_max.out","d_1_am__U1611.in1"],
          ["d_1_next_value.sel","d_1_am__U1611.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1612.in0"],
          ["d_3_at_max.out","d_2_am__U1612.in1"],
          ["d_2_next_value.sel","d_2_am__U1612.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U17"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U29":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U27.out"],
          ["d_1_inc.in1","_U27.out"],
          ["cmp_time.in1","_U28.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U29.in0"],
          ["d_1_at_max.out","d_0_am__U29.in1"],
          ["d_0_next_value.sel","d_0_am__U29.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U202":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U203"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U219":{
            "modref":"corebit.and"
          },
          "d_0_am__U220":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U221":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U217.out"],
          ["d_1_inc.in1","_U217.out"],
          ["d_2_inc.in1","_U217.out"],
          ["cmp_time.in1","_U218.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U219.in0"],
          ["d_1_at_max.out","d_0_am__U219.in1"],
          ["d_0_am__U220.in0","d_0_am__U219.out"],
          ["d_2_at_max.out","d_0_am__U220.in1"],
          ["d_0_next_value.sel","d_0_am__U220.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U221.in0"],
          ["d_2_at_max.out","d_1_am__U221.in1"],
          ["d_1_next_value.sel","d_1_am__U221.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U238":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U262":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U239"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U263":{
            "modref":"corebit.and"
          },
          "d_0_am__U264":{
            "modref":"corebit.and"
          },
          "d_0_am__U265":{
            "modref":"corebit.and"
          },
          "d_0_am__U266":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U267":{
            "modref":"corebit.and"
          },
          "d_1_am__U268":{
            "modref":"corebit.and"
          },
          "d_1_am__U269":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U270":{
            "modref":"corebit.and"
          },
          "d_2_am__U271":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U272":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U261.out"],
          ["d_1_inc.in1","_U261.out"],
          ["d_2_inc.in1","_U261.out"],
          ["d_3_inc.in1","_U261.out"],
          ["d_4_inc.in1","_U261.out"],
          ["cmp_time.in1","_U262.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U263.in0"],
          ["d_1_at_max.out","d_0_am__U263.in1"],
          ["d_0_am__U264.in0","d_0_am__U263.out"],
          ["d_2_at_max.out","d_0_am__U264.in1"],
          ["d_0_am__U265.in0","d_0_am__U264.out"],
          ["d_3_at_max.out","d_0_am__U265.in1"],
          ["d_0_am__U266.in0","d_0_am__U265.out"],
          ["d_4_at_max.out","d_0_am__U266.in1"],
          ["d_0_next_value.sel","d_0_am__U266.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U267.in0"],
          ["d_2_at_max.out","d_1_am__U267.in1"],
          ["d_1_am__U268.in0","d_1_am__U267.out"],
          ["d_3_at_max.out","d_1_am__U268.in1"],
          ["d_1_am__U269.in0","d_1_am__U268.out"],
          ["d_4_at_max.out","d_1_am__U269.in1"],
          ["d_1_next_value.sel","d_1_am__U269.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U270.in0"],
          ["d_3_at_max.out","d_2_am__U270.in1"],
          ["d_2_am__U271.in0","d_2_am__U270.out"],
          ["d_4_at_max.out","d_2_am__U271.in1"],
          ["d_2_next_value.sel","d_2_am__U271.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U272.in0"],
          ["d_4_at_max.out","d_3_am__U272.in1"],
          ["d_3_next_value.sel","d_3_am__U272.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U298":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U299"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U315":{
            "modref":"corebit.and"
          },
          "d_0_am__U316":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U317":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U313.out"],
          ["d_1_inc.in1","_U313.out"],
          ["d_2_inc.in1","_U313.out"],
          ["cmp_time.in1","_U314.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U315.in0"],
          ["d_1_at_max.out","d_0_am__U315.in1"],
          ["d_0_am__U316.in0","d_0_am__U315.out"],
          ["d_2_at_max.out","d_0_am__U316.in1"],
          ["d_0_next_value.sel","d_0_am__U316.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U317.in0"],
          ["d_2_at_max.out","d_1_am__U317.in1"],
          ["d_1_next_value.sel","d_1_am__U317.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U334":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U335"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U359":{
            "modref":"corebit.and"
          },
          "d_0_am__U360":{
            "modref":"corebit.and"
          },
          "d_0_am__U361":{
            "modref":"corebit.and"
          },
          "d_0_am__U362":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U363":{
            "modref":"corebit.and"
          },
          "d_1_am__U364":{
            "modref":"corebit.and"
          },
          "d_1_am__U365":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U366":{
            "modref":"corebit.and"
          },
          "d_2_am__U367":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U368":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U357.out"],
          ["d_1_inc.in1","_U357.out"],
          ["d_2_inc.in1","_U357.out"],
          ["d_3_inc.in1","_U357.out"],
          ["d_4_inc.in1","_U357.out"],
          ["cmp_time.in1","_U358.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U359.in0"],
          ["d_1_at_max.out","d_0_am__U359.in1"],
          ["d_0_am__U360.in0","d_0_am__U359.out"],
          ["d_2_at_max.out","d_0_am__U360.in1"],
          ["d_0_am__U361.in0","d_0_am__U360.out"],
          ["d_3_at_max.out","d_0_am__U361.in1"],
          ["d_0_am__U362.in0","d_0_am__U361.out"],
          ["d_4_at_max.out","d_0_am__U362.in1"],
          ["d_0_next_value.sel","d_0_am__U362.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U363.in0"],
          ["d_2_at_max.out","d_1_am__U363.in1"],
          ["d_1_am__U364.in0","d_1_am__U363.out"],
          ["d_3_at_max.out","d_1_am__U364.in1"],
          ["d_1_am__U365.in0","d_1_am__U364.out"],
          ["d_4_at_max.out","d_1_am__U365.in1"],
          ["d_1_next_value.sel","d_1_am__U365.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U366.in0"],
          ["d_3_at_max.out","d_2_am__U366.in1"],
          ["d_2_am__U367.in0","d_2_am__U366.out"],
          ["d_4_at_max.out","d_2_am__U367.in1"],
          ["d_2_next_value.sel","d_2_am__U367.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U368.in0"],
          ["d_4_at_max.out","d_3_am__U368.in1"],
          ["d_3_next_value.sel","d_3_am__U368.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U394":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U395"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U411":{
            "modref":"corebit.and"
          },
          "d_0_am__U412":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U413":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U409.out"],
          ["d_1_inc.in1","_U409.out"],
          ["d_2_inc.in1","_U409.out"],
          ["cmp_time.in1","_U410.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U411.in0"],
          ["d_1_at_max.out","d_0_am__U411.in1"],
          ["d_0_am__U412.in0","d_0_am__U411.out"],
          ["d_2_at_max.out","d_0_am__U412.in1"],
          ["d_0_next_value.sel","d_0_am__U412.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U413.in0"],
          ["d_2_at_max.out","d_1_am__U413.in1"],
          ["d_1_next_value.sel","d_1_am__U413.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U66":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U43"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U67":{
            "modref":"corebit.and"
          },
          "d_0_am__U68":{
            "modref":"corebit.and"
          },
          "d_0_am__U69":{
            "modref":"corebit.and"
          },
          "d_0_am__U70":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U71":{
            "modref":"corebit.and"
          },
          "d_1_am__U72":{
            "modref":"corebit.and"
          },
          "d_1_am__U73":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U74":{
            "modref":"corebit.and"
          },
          "d_2_am__U75":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U76":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000000f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U65.out"],
          ["d_1_inc.in1","_U65.out"],
          ["d_2_inc.in1","_U65.out"],
          ["d_3_inc.in1","_U65.out"],
          ["d_4_inc.in1","_U65.out"],
          ["cmp_time.in1","_U66.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U67.in0"],
          ["d_1_at_max.out","d_0_am__U67.in1"],
          ["d_0_am__U68.in0","d_0_am__U67.out"],
          ["d_2_at_max.out","d_0_am__U68.in1"],
          ["d_0_am__U69.in0","d_0_am__U68.out"],
          ["d_3_at_max.out","d_0_am__U69.in1"],
          ["d_0_am__U70.in0","d_0_am__U69.out"],
          ["d_4_at_max.out","d_0_am__U70.in1"],
          ["d_0_next_value.sel","d_0_am__U70.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U71.in0"],
          ["d_2_at_max.out","d_1_am__U71.in1"],
          ["d_1_am__U72.in0","d_1_am__U71.out"],
          ["d_3_at_max.out","d_1_am__U72.in1"],
          ["d_1_am__U73.in0","d_1_am__U72.out"],
          ["d_4_at_max.out","d_1_am__U73.in1"],
          ["d_1_next_value.sel","d_1_am__U73.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U74.in0"],
          ["d_3_at_max.out","d_2_am__U74.in1"],
          ["d_2_am__U75.in0","d_2_am__U74.out"],
          ["d_4_at_max.out","d_2_am__U75.in1"],
          ["d_2_next_value.sel","d_2_am__U75.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U76.in0"],
          ["d_4_at_max.out","d_3_am__U76.in1"],
          ["d_3_next_value.sel","d_3_am__U76.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U430":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U431"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U455":{
            "modref":"corebit.and"
          },
          "d_0_am__U456":{
            "modref":"corebit.and"
          },
          "d_0_am__U457":{
            "modref":"corebit.and"
          },
          "d_0_am__U458":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U459":{
            "modref":"corebit.and"
          },
          "d_1_am__U460":{
            "modref":"corebit.and"
          },
          "d_1_am__U461":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U462":{
            "modref":"corebit.and"
          },
          "d_2_am__U463":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U464":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000064"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U453.out"],
          ["d_1_inc.in1","_U453.out"],
          ["d_2_inc.in1","_U453.out"],
          ["d_3_inc.in1","_U453.out"],
          ["d_4_inc.in1","_U453.out"],
          ["cmp_time.in1","_U454.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U455.in0"],
          ["d_1_at_max.out","d_0_am__U455.in1"],
          ["d_0_am__U456.in0","d_0_am__U455.out"],
          ["d_2_at_max.out","d_0_am__U456.in1"],
          ["d_0_am__U457.in0","d_0_am__U456.out"],
          ["d_3_at_max.out","d_0_am__U457.in1"],
          ["d_0_am__U458.in0","d_0_am__U457.out"],
          ["d_4_at_max.out","d_0_am__U458.in1"],
          ["d_0_next_value.sel","d_0_am__U458.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U459.in0"],
          ["d_2_at_max.out","d_1_am__U459.in1"],
          ["d_1_am__U460.in0","d_1_am__U459.out"],
          ["d_3_at_max.out","d_1_am__U460.in1"],
          ["d_1_am__U461.in0","d_1_am__U460.out"],
          ["d_4_at_max.out","d_1_am__U461.in1"],
          ["d_1_next_value.sel","d_1_am__U461.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U462.in0"],
          ["d_3_at_max.out","d_2_am__U462.in1"],
          ["d_2_am__U463.in0","d_2_am__U462.out"],
          ["d_4_at_max.out","d_2_am__U463.in1"],
          ["d_2_next_value.sel","d_2_am__U463.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U464.in0"],
          ["d_4_at_max.out","d_3_am__U464.in1"],
          ["d_3_next_value.sel","d_3_am__U464.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U554":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U555"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U579":{
            "modref":"corebit.and"
          },
          "d_0_am__U580":{
            "modref":"corebit.and"
          },
          "d_0_am__U581":{
            "modref":"corebit.and"
          },
          "d_0_am__U582":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U583":{
            "modref":"corebit.and"
          },
          "d_1_am__U584":{
            "modref":"corebit.and"
          },
          "d_1_am__U585":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U586":{
            "modref":"corebit.and"
          },
          "d_2_am__U587":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U588":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U577.out"],
          ["d_1_inc.in1","_U577.out"],
          ["d_2_inc.in1","_U577.out"],
          ["d_3_inc.in1","_U577.out"],
          ["d_4_inc.in1","_U577.out"],
          ["cmp_time.in1","_U578.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U579.in0"],
          ["d_1_at_max.out","d_0_am__U579.in1"],
          ["d_0_am__U580.in0","d_0_am__U579.out"],
          ["d_2_at_max.out","d_0_am__U580.in1"],
          ["d_0_am__U581.in0","d_0_am__U580.out"],
          ["d_3_at_max.out","d_0_am__U581.in1"],
          ["d_0_am__U582.in0","d_0_am__U581.out"],
          ["d_4_at_max.out","d_0_am__U582.in1"],
          ["d_0_next_value.sel","d_0_am__U582.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U583.in0"],
          ["d_2_at_max.out","d_1_am__U583.in1"],
          ["d_1_am__U584.in0","d_1_am__U583.out"],
          ["d_3_at_max.out","d_1_am__U584.in1"],
          ["d_1_am__U585.in0","d_1_am__U584.out"],
          ["d_4_at_max.out","d_1_am__U585.in1"],
          ["d_1_next_value.sel","d_1_am__U585.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U586.in0"],
          ["d_3_at_max.out","d_2_am__U586.in1"],
          ["d_2_am__U587.in0","d_2_am__U586.out"],
          ["d_4_at_max.out","d_2_am__U587.in1"],
          ["d_2_next_value.sel","d_2_am__U587.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U588.in0"],
          ["d_4_at_max.out","d_3_am__U588.in1"],
          ["d_3_next_value.sel","d_3_am__U588.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U613":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U614"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U646":{
            "modref":"corebit.and"
          },
          "d_0_am__U647":{
            "modref":"corebit.and"
          },
          "d_0_am__U648":{
            "modref":"corebit.and"
          },
          "d_0_am__U649":{
            "modref":"corebit.and"
          },
          "d_0_am__U650":{
            "modref":"corebit.and"
          },
          "d_0_am__U651":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U652":{
            "modref":"corebit.and"
          },
          "d_1_am__U653":{
            "modref":"corebit.and"
          },
          "d_1_am__U654":{
            "modref":"corebit.and"
          },
          "d_1_am__U655":{
            "modref":"corebit.and"
          },
          "d_1_am__U656":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U657":{
            "modref":"corebit.and"
          },
          "d_2_am__U658":{
            "modref":"corebit.and"
          },
          "d_2_am__U659":{
            "modref":"corebit.and"
          },
          "d_2_am__U660":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U661":{
            "modref":"corebit.and"
          },
          "d_3_am__U662":{
            "modref":"corebit.and"
          },
          "d_3_am__U663":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U664":{
            "modref":"corebit.and"
          },
          "d_4_am__U665":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U666":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U644.out"],
          ["d_1_inc.in1","_U644.out"],
          ["d_2_inc.in1","_U644.out"],
          ["d_3_inc.in1","_U644.out"],
          ["d_4_inc.in1","_U644.out"],
          ["d_5_inc.in1","_U644.out"],
          ["d_6_inc.in1","_U644.out"],
          ["cmp_time.in1","_U645.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U646.in0"],
          ["d_1_at_max.out","d_0_am__U646.in1"],
          ["d_0_am__U647.in0","d_0_am__U646.out"],
          ["d_2_at_max.out","d_0_am__U647.in1"],
          ["d_0_am__U648.in0","d_0_am__U647.out"],
          ["d_3_at_max.out","d_0_am__U648.in1"],
          ["d_0_am__U649.in0","d_0_am__U648.out"],
          ["d_4_at_max.out","d_0_am__U649.in1"],
          ["d_0_am__U650.in0","d_0_am__U649.out"],
          ["d_5_at_max.out","d_0_am__U650.in1"],
          ["d_0_am__U651.in0","d_0_am__U650.out"],
          ["d_6_at_max.out","d_0_am__U651.in1"],
          ["d_0_next_value.sel","d_0_am__U651.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U652.in0"],
          ["d_2_at_max.out","d_1_am__U652.in1"],
          ["d_1_am__U653.in0","d_1_am__U652.out"],
          ["d_3_at_max.out","d_1_am__U653.in1"],
          ["d_1_am__U654.in0","d_1_am__U653.out"],
          ["d_4_at_max.out","d_1_am__U654.in1"],
          ["d_1_am__U655.in0","d_1_am__U654.out"],
          ["d_5_at_max.out","d_1_am__U655.in1"],
          ["d_1_am__U656.in0","d_1_am__U655.out"],
          ["d_6_at_max.out","d_1_am__U656.in1"],
          ["d_1_next_value.sel","d_1_am__U656.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U657.in0"],
          ["d_3_at_max.out","d_2_am__U657.in1"],
          ["d_2_am__U658.in0","d_2_am__U657.out"],
          ["d_4_at_max.out","d_2_am__U658.in1"],
          ["d_2_am__U659.in0","d_2_am__U658.out"],
          ["d_5_at_max.out","d_2_am__U659.in1"],
          ["d_2_am__U660.in0","d_2_am__U659.out"],
          ["d_6_at_max.out","d_2_am__U660.in1"],
          ["d_2_next_value.sel","d_2_am__U660.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U661.in0"],
          ["d_4_at_max.out","d_3_am__U661.in1"],
          ["d_3_am__U662.in0","d_3_am__U661.out"],
          ["d_5_at_max.out","d_3_am__U662.in1"],
          ["d_3_am__U663.in0","d_3_am__U662.out"],
          ["d_6_at_max.out","d_3_am__U663.in1"],
          ["d_3_next_value.sel","d_3_am__U663.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U664.in0"],
          ["d_5_at_max.out","d_4_am__U664.in1"],
          ["d_4_am__U665.in0","d_4_am__U664.out"],
          ["d_6_at_max.out","d_4_am__U665.in1"],
          ["d_4_next_value.sel","d_4_am__U665.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U666.in0"],
          ["d_6_at_max.out","d_5_am__U666.in1"],
          ["d_5_next_value.sel","d_5_am__U666.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U700":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U701"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U725":{
            "modref":"corebit.and"
          },
          "d_0_am__U726":{
            "modref":"corebit.and"
          },
          "d_0_am__U727":{
            "modref":"corebit.and"
          },
          "d_0_am__U728":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U729":{
            "modref":"corebit.and"
          },
          "d_1_am__U730":{
            "modref":"corebit.and"
          },
          "d_1_am__U731":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U732":{
            "modref":"corebit.and"
          },
          "d_2_am__U733":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U734":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U723.out"],
          ["d_1_inc.in1","_U723.out"],
          ["d_2_inc.in1","_U723.out"],
          ["d_3_inc.in1","_U723.out"],
          ["d_4_inc.in1","_U723.out"],
          ["cmp_time.in1","_U724.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U725.in0"],
          ["d_1_at_max.out","d_0_am__U725.in1"],
          ["d_0_am__U726.in0","d_0_am__U725.out"],
          ["d_2_at_max.out","d_0_am__U726.in1"],
          ["d_0_am__U727.in0","d_0_am__U726.out"],
          ["d_3_at_max.out","d_0_am__U727.in1"],
          ["d_0_am__U728.in0","d_0_am__U727.out"],
          ["d_4_at_max.out","d_0_am__U728.in1"],
          ["d_0_next_value.sel","d_0_am__U728.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U729.in0"],
          ["d_2_at_max.out","d_1_am__U729.in1"],
          ["d_1_am__U730.in0","d_1_am__U729.out"],
          ["d_3_at_max.out","d_1_am__U730.in1"],
          ["d_1_am__U731.in0","d_1_am__U730.out"],
          ["d_4_at_max.out","d_1_am__U731.in1"],
          ["d_1_next_value.sel","d_1_am__U731.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U732.in0"],
          ["d_3_at_max.out","d_2_am__U732.in1"],
          ["d_2_am__U733.in0","d_2_am__U732.out"],
          ["d_4_at_max.out","d_2_am__U733.in1"],
          ["d_2_next_value.sel","d_2_am__U733.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U734.in0"],
          ["d_4_at_max.out","d_3_am__U734.in1"],
          ["d_3_next_value.sel","d_3_am__U734.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U759":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U760"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U792":{
            "modref":"corebit.and"
          },
          "d_0_am__U793":{
            "modref":"corebit.and"
          },
          "d_0_am__U794":{
            "modref":"corebit.and"
          },
          "d_0_am__U795":{
            "modref":"corebit.and"
          },
          "d_0_am__U796":{
            "modref":"corebit.and"
          },
          "d_0_am__U797":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U798":{
            "modref":"corebit.and"
          },
          "d_1_am__U799":{
            "modref":"corebit.and"
          },
          "d_1_am__U800":{
            "modref":"corebit.and"
          },
          "d_1_am__U801":{
            "modref":"corebit.and"
          },
          "d_1_am__U802":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U803":{
            "modref":"corebit.and"
          },
          "d_2_am__U804":{
            "modref":"corebit.and"
          },
          "d_2_am__U805":{
            "modref":"corebit.and"
          },
          "d_2_am__U806":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U807":{
            "modref":"corebit.and"
          },
          "d_3_am__U808":{
            "modref":"corebit.and"
          },
          "d_3_am__U809":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U810":{
            "modref":"corebit.and"
          },
          "d_4_am__U811":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U812":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U790.out"],
          ["d_1_inc.in1","_U790.out"],
          ["d_2_inc.in1","_U790.out"],
          ["d_3_inc.in1","_U790.out"],
          ["d_4_inc.in1","_U790.out"],
          ["d_5_inc.in1","_U790.out"],
          ["d_6_inc.in1","_U790.out"],
          ["cmp_time.in1","_U791.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U792.in0"],
          ["d_1_at_max.out","d_0_am__U792.in1"],
          ["d_0_am__U793.in0","d_0_am__U792.out"],
          ["d_2_at_max.out","d_0_am__U793.in1"],
          ["d_0_am__U794.in0","d_0_am__U793.out"],
          ["d_3_at_max.out","d_0_am__U794.in1"],
          ["d_0_am__U795.in0","d_0_am__U794.out"],
          ["d_4_at_max.out","d_0_am__U795.in1"],
          ["d_0_am__U796.in0","d_0_am__U795.out"],
          ["d_5_at_max.out","d_0_am__U796.in1"],
          ["d_0_am__U797.in0","d_0_am__U796.out"],
          ["d_6_at_max.out","d_0_am__U797.in1"],
          ["d_0_next_value.sel","d_0_am__U797.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U798.in0"],
          ["d_2_at_max.out","d_1_am__U798.in1"],
          ["d_1_am__U799.in0","d_1_am__U798.out"],
          ["d_3_at_max.out","d_1_am__U799.in1"],
          ["d_1_am__U800.in0","d_1_am__U799.out"],
          ["d_4_at_max.out","d_1_am__U800.in1"],
          ["d_1_am__U801.in0","d_1_am__U800.out"],
          ["d_5_at_max.out","d_1_am__U801.in1"],
          ["d_1_am__U802.in0","d_1_am__U801.out"],
          ["d_6_at_max.out","d_1_am__U802.in1"],
          ["d_1_next_value.sel","d_1_am__U802.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U803.in0"],
          ["d_3_at_max.out","d_2_am__U803.in1"],
          ["d_2_am__U804.in0","d_2_am__U803.out"],
          ["d_4_at_max.out","d_2_am__U804.in1"],
          ["d_2_am__U805.in0","d_2_am__U804.out"],
          ["d_5_at_max.out","d_2_am__U805.in1"],
          ["d_2_am__U806.in0","d_2_am__U805.out"],
          ["d_6_at_max.out","d_2_am__U806.in1"],
          ["d_2_next_value.sel","d_2_am__U806.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U807.in0"],
          ["d_4_at_max.out","d_3_am__U807.in1"],
          ["d_3_am__U808.in0","d_3_am__U807.out"],
          ["d_5_at_max.out","d_3_am__U808.in1"],
          ["d_3_am__U809.in0","d_3_am__U808.out"],
          ["d_6_at_max.out","d_3_am__U809.in1"],
          ["d_3_next_value.sel","d_3_am__U809.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U810.in0"],
          ["d_5_at_max.out","d_4_am__U810.in1"],
          ["d_4_am__U811.in0","d_4_am__U810.out"],
          ["d_6_at_max.out","d_4_am__U811.in1"],
          ["d_4_next_value.sel","d_4_am__U811.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U812.in0"],
          ["d_6_at_max.out","d_5_am__U812.in1"],
          ["d_5_next_value.sel","d_5_am__U812.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U846":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U869":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U847"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U871":{
            "modref":"corebit.and"
          },
          "d_0_am__U872":{
            "modref":"corebit.and"
          },
          "d_0_am__U873":{
            "modref":"corebit.and"
          },
          "d_0_am__U874":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U875":{
            "modref":"corebit.and"
          },
          "d_1_am__U876":{
            "modref":"corebit.and"
          },
          "d_1_am__U877":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U878":{
            "modref":"corebit.and"
          },
          "d_2_am__U879":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U880":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U869.out"],
          ["d_1_inc.in1","_U869.out"],
          ["d_2_inc.in1","_U869.out"],
          ["d_3_inc.in1","_U869.out"],
          ["d_4_inc.in1","_U869.out"],
          ["cmp_time.in1","_U870.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U871.in0"],
          ["d_1_at_max.out","d_0_am__U871.in1"],
          ["d_0_am__U872.in0","d_0_am__U871.out"],
          ["d_2_at_max.out","d_0_am__U872.in1"],
          ["d_0_am__U873.in0","d_0_am__U872.out"],
          ["d_3_at_max.out","d_0_am__U873.in1"],
          ["d_0_am__U874.in0","d_0_am__U873.out"],
          ["d_4_at_max.out","d_0_am__U874.in1"],
          ["d_0_next_value.sel","d_0_am__U874.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U875.in0"],
          ["d_2_at_max.out","d_1_am__U875.in1"],
          ["d_1_am__U876.in0","d_1_am__U875.out"],
          ["d_3_at_max.out","d_1_am__U876.in1"],
          ["d_1_am__U877.in0","d_1_am__U876.out"],
          ["d_4_at_max.out","d_1_am__U877.in1"],
          ["d_1_next_value.sel","d_1_am__U877.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U878.in0"],
          ["d_3_at_max.out","d_2_am__U878.in1"],
          ["d_2_am__U879.in0","d_2_am__U878.out"],
          ["d_4_at_max.out","d_2_am__U879.in1"],
          ["d_2_next_value.sel","d_2_am__U879.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U880.in0"],
          ["d_4_at_max.out","d_3_am__U880.in1"],
          ["d_3_next_value.sel","d_3_am__U880.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U905":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U937":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U906"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U938":{
            "modref":"corebit.and"
          },
          "d_0_am__U939":{
            "modref":"corebit.and"
          },
          "d_0_am__U940":{
            "modref":"corebit.and"
          },
          "d_0_am__U941":{
            "modref":"corebit.and"
          },
          "d_0_am__U942":{
            "modref":"corebit.and"
          },
          "d_0_am__U943":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U944":{
            "modref":"corebit.and"
          },
          "d_1_am__U945":{
            "modref":"corebit.and"
          },
          "d_1_am__U946":{
            "modref":"corebit.and"
          },
          "d_1_am__U947":{
            "modref":"corebit.and"
          },
          "d_1_am__U948":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U949":{
            "modref":"corebit.and"
          },
          "d_2_am__U950":{
            "modref":"corebit.and"
          },
          "d_2_am__U951":{
            "modref":"corebit.and"
          },
          "d_2_am__U952":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000018"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U953":{
            "modref":"corebit.and"
          },
          "d_3_am__U954":{
            "modref":"corebit.and"
          },
          "d_3_am__U955":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U956":{
            "modref":"corebit.and"
          },
          "d_4_am__U957":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U958":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U936.out"],
          ["d_1_inc.in1","_U936.out"],
          ["d_2_inc.in1","_U936.out"],
          ["d_3_inc.in1","_U936.out"],
          ["d_4_inc.in1","_U936.out"],
          ["d_5_inc.in1","_U936.out"],
          ["d_6_inc.in1","_U936.out"],
          ["cmp_time.in1","_U937.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U938.in0"],
          ["d_1_at_max.out","d_0_am__U938.in1"],
          ["d_0_am__U939.in0","d_0_am__U938.out"],
          ["d_2_at_max.out","d_0_am__U939.in1"],
          ["d_0_am__U940.in0","d_0_am__U939.out"],
          ["d_3_at_max.out","d_0_am__U940.in1"],
          ["d_0_am__U941.in0","d_0_am__U940.out"],
          ["d_4_at_max.out","d_0_am__U941.in1"],
          ["d_0_am__U942.in0","d_0_am__U941.out"],
          ["d_5_at_max.out","d_0_am__U942.in1"],
          ["d_0_am__U943.in0","d_0_am__U942.out"],
          ["d_6_at_max.out","d_0_am__U943.in1"],
          ["d_0_next_value.sel","d_0_am__U943.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U944.in0"],
          ["d_2_at_max.out","d_1_am__U944.in1"],
          ["d_1_am__U945.in0","d_1_am__U944.out"],
          ["d_3_at_max.out","d_1_am__U945.in1"],
          ["d_1_am__U946.in0","d_1_am__U945.out"],
          ["d_4_at_max.out","d_1_am__U946.in1"],
          ["d_1_am__U947.in0","d_1_am__U946.out"],
          ["d_5_at_max.out","d_1_am__U947.in1"],
          ["d_1_am__U948.in0","d_1_am__U947.out"],
          ["d_6_at_max.out","d_1_am__U948.in1"],
          ["d_1_next_value.sel","d_1_am__U948.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U949.in0"],
          ["d_3_at_max.out","d_2_am__U949.in1"],
          ["d_2_am__U950.in0","d_2_am__U949.out"],
          ["d_4_at_max.out","d_2_am__U950.in1"],
          ["d_2_am__U951.in0","d_2_am__U950.out"],
          ["d_5_at_max.out","d_2_am__U951.in1"],
          ["d_2_am__U952.in0","d_2_am__U951.out"],
          ["d_6_at_max.out","d_2_am__U952.in1"],
          ["d_2_next_value.sel","d_2_am__U952.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U953.in0"],
          ["d_4_at_max.out","d_3_am__U953.in1"],
          ["d_3_am__U954.in0","d_3_am__U953.out"],
          ["d_5_at_max.out","d_3_am__U954.in1"],
          ["d_3_am__U955.in0","d_3_am__U954.out"],
          ["d_6_at_max.out","d_3_am__U955.in1"],
          ["d_3_next_value.sel","d_3_am__U955.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U956.in0"],
          ["d_5_at_max.out","d_4_am__U956.in1"],
          ["d_4_am__U957.in0","d_4_am__U956.out"],
          ["d_6_at_max.out","d_4_am__U957.in1"],
          ["d_4_next_value.sel","d_4_am__U957.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U958.in0"],
          ["d_6_at_max.out","d_5_am__U958.in1"],
          ["d_5_next_value.sel","d_5_am__U958.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U992":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1015":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U993"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1017":{
            "modref":"corebit.and"
          },
          "d_0_am__U1018":{
            "modref":"corebit.and"
          },
          "d_0_am__U1019":{
            "modref":"corebit.and"
          },
          "d_0_am__U1020":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1021":{
            "modref":"corebit.and"
          },
          "d_1_am__U1022":{
            "modref":"corebit.and"
          },
          "d_1_am__U1023":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1024":{
            "modref":"corebit.and"
          },
          "d_2_am__U1025":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1026":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1015.out"],
          ["d_1_inc.in1","_U1015.out"],
          ["d_2_inc.in1","_U1015.out"],
          ["d_3_inc.in1","_U1015.out"],
          ["d_4_inc.in1","_U1015.out"],
          ["cmp_time.in1","_U1016.out"],
          ["self.clk","affine_func.clk"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1017.in0"],
          ["d_1_at_max.out","d_0_am__U1017.in1"],
          ["d_0_am__U1018.in0","d_0_am__U1017.out"],
          ["d_2_at_max.out","d_0_am__U1018.in1"],
          ["d_0_am__U1019.in0","d_0_am__U1018.out"],
          ["d_3_at_max.out","d_0_am__U1019.in1"],
          ["d_0_am__U1020.in0","d_0_am__U1019.out"],
          ["d_4_at_max.out","d_0_am__U1020.in1"],
          ["d_0_next_value.sel","d_0_am__U1020.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1021.in0"],
          ["d_2_at_max.out","d_1_am__U1021.in1"],
          ["d_1_am__U1022.in0","d_1_am__U1021.out"],
          ["d_3_at_max.out","d_1_am__U1022.in1"],
          ["d_1_am__U1023.in0","d_1_am__U1022.out"],
          ["d_4_at_max.out","d_1_am__U1023.in1"],
          ["d_1_next_value.sel","d_1_am__U1023.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1024.in0"],
          ["d_3_at_max.out","d_2_am__U1024.in1"],
          ["d_2_am__U1025.in0","d_2_am__U1024.out"],
          ["d_4_at_max.out","d_2_am__U1025.in1"],
          ["d_2_next_value.sel","d_2_am__U1025.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1026.in0"],
          ["d_4_at_max.out","d_3_am__U1026.in1"],
          ["d_3_next_value.sel","d_3_am__U1026.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "bias_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_bias_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_bias_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_bias_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10353],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10304],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11100],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10354],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10305],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10363],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10314],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10364],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10315],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10365],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10316],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11100],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10366],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10317],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10367],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10318],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10368],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10319],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10355],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10306],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10356],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10307],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10357],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10308],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11100],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10358],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10309],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10359],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10310],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10360],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10311],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10361],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10312],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11100],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_bias_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[33],"cycle_starting_addr":[10362],"cycle_stride":[64,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"in2agg_0":{"cycle_starting_addr":[10313],"cycle_stride":[16,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"sram2tb_0":{"cycle_starting_addr":[11101],"cycle_stride":[4,802],"dimensionality":2,"extent":[13,50],"read_data_starting_addr":[0],"read_data_stride":[1,13],"write_data_starting_addr":[0],"write_data_stride":[1,1]},"tb2out_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"read_data_starting_addr":[0],"read_data_stride":[1,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_bias_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_bias_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_bias_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_bias_cgra_stencil_write.0"],
          ["ub_bias_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_bias_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_bias_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_bias_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_bias_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_bias_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_bias_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_1_read.0"],
          ["ub_bias_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_2_read.0"],
          ["ub_bias_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_3_read.0"],
          ["ub_bias_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_4_read.0"],
          ["ub_bias_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_5_read.0"],
          ["ub_bias_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_6_read.0"],
          ["ub_bias_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_7_read.0"],
          ["ub_bias_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_bias_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_bias_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_read.0"],
          ["ub_bias_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_bias_cgra_stencil_BANK_0_clk_en_const.out","ub_bias_cgra_stencil_BANK_0.clk_en"],
          ["ub_bias_cgra_stencil_BANK_0_clk_en_const.out","ub_bias_cgra_stencil_BANK_0.rst_n"],
          ["ub_bias_cgra_stencil_BANK_1_clk_en_const.out","ub_bias_cgra_stencil_BANK_1.clk_en"],
          ["ub_bias_cgra_stencil_BANK_1_clk_en_const.out","ub_bias_cgra_stencil_BANK_1.rst_n"],
          ["ub_bias_cgra_stencil_BANK_10_clk_en_const.out","ub_bias_cgra_stencil_BANK_10.clk_en"],
          ["ub_bias_cgra_stencil_BANK_10_clk_en_const.out","ub_bias_cgra_stencil_BANK_10.rst_n"],
          ["ub_bias_cgra_stencil_BANK_11_clk_en_const.out","ub_bias_cgra_stencil_BANK_11.clk_en"],
          ["ub_bias_cgra_stencil_BANK_11_clk_en_const.out","ub_bias_cgra_stencil_BANK_11.rst_n"],
          ["ub_bias_cgra_stencil_BANK_12_clk_en_const.out","ub_bias_cgra_stencil_BANK_12.clk_en"],
          ["ub_bias_cgra_stencil_BANK_12_clk_en_const.out","ub_bias_cgra_stencil_BANK_12.rst_n"],
          ["ub_bias_cgra_stencil_BANK_13_clk_en_const.out","ub_bias_cgra_stencil_BANK_13.clk_en"],
          ["ub_bias_cgra_stencil_BANK_13_clk_en_const.out","ub_bias_cgra_stencil_BANK_13.rst_n"],
          ["ub_bias_cgra_stencil_BANK_14_clk_en_const.out","ub_bias_cgra_stencil_BANK_14.clk_en"],
          ["ub_bias_cgra_stencil_BANK_14_clk_en_const.out","ub_bias_cgra_stencil_BANK_14.rst_n"],
          ["ub_bias_cgra_stencil_BANK_15_clk_en_const.out","ub_bias_cgra_stencil_BANK_15.clk_en"],
          ["ub_bias_cgra_stencil_BANK_15_clk_en_const.out","ub_bias_cgra_stencil_BANK_15.rst_n"],
          ["ub_bias_cgra_stencil_BANK_2_clk_en_const.out","ub_bias_cgra_stencil_BANK_2.clk_en"],
          ["ub_bias_cgra_stencil_BANK_2_clk_en_const.out","ub_bias_cgra_stencil_BANK_2.rst_n"],
          ["ub_bias_cgra_stencil_BANK_3_clk_en_const.out","ub_bias_cgra_stencil_BANK_3.clk_en"],
          ["ub_bias_cgra_stencil_BANK_3_clk_en_const.out","ub_bias_cgra_stencil_BANK_3.rst_n"],
          ["ub_bias_cgra_stencil_BANK_4_clk_en_const.out","ub_bias_cgra_stencil_BANK_4.clk_en"],
          ["ub_bias_cgra_stencil_BANK_4_clk_en_const.out","ub_bias_cgra_stencil_BANK_4.rst_n"],
          ["ub_bias_cgra_stencil_BANK_5_clk_en_const.out","ub_bias_cgra_stencil_BANK_5.clk_en"],
          ["ub_bias_cgra_stencil_BANK_5_clk_en_const.out","ub_bias_cgra_stencil_BANK_5.rst_n"],
          ["ub_bias_cgra_stencil_BANK_6_clk_en_const.out","ub_bias_cgra_stencil_BANK_6.clk_en"],
          ["ub_bias_cgra_stencil_BANK_6_clk_en_const.out","ub_bias_cgra_stencil_BANK_6.rst_n"],
          ["ub_bias_cgra_stencil_BANK_7_clk_en_const.out","ub_bias_cgra_stencil_BANK_7.clk_en"],
          ["ub_bias_cgra_stencil_BANK_7_clk_en_const.out","ub_bias_cgra_stencil_BANK_7.rst_n"],
          ["ub_bias_cgra_stencil_BANK_8_clk_en_const.out","ub_bias_cgra_stencil_BANK_8.clk_en"],
          ["ub_bias_cgra_stencil_BANK_8_clk_en_const.out","ub_bias_cgra_stencil_BANK_8.rst_n"],
          ["ub_bias_cgra_stencil_BANK_9_clk_en_const.out","ub_bias_cgra_stencil_BANK_9.clk_en"],
          ["ub_bias_cgra_stencil_BANK_9_clk_en_const.out","ub_bias_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "bias_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_bias_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_bias_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_bias_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_bias_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_bias_glb_stencil_op_hcompute_bias_cgra_stencil_243_U100":{
            "modref":"global.aff__U78"
          },
          "addrgen_bias_glb_stencil_op_hcompute_bias_glb_stencil_240_U41":{
            "modref":"global.aff__U31"
          },
          "bias_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","bias_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10301],"cycle_stride":[1,16,802],"dimensionality":3,"extent":[16,50,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[16],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "chain_en_const_U101":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U30":{
            "modref":"global.affine_controller__U16",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U77":{
            "modref":"global.affine_controller__U42",
            "metadata":{"garnet_remove":true}
          }
        },
        "connections":[
          ["self.clk","addrgen_bias_glb_stencil_op_hcompute_bias_cgra_stencil_243_U100.clk"],
          ["ctrl__U77.d","addrgen_bias_glb_stencil_op_hcompute_bias_cgra_stencil_243_U100.d"],
          ["bias_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_bias_glb_stencil_op_hcompute_bias_cgra_stencil_243_U100.out"],
          ["self.clk","addrgen_bias_glb_stencil_op_hcompute_bias_glb_stencil_240_U41.clk"],
          ["ctrl__U30.d","addrgen_bias_glb_stencil_op_hcompute_bias_glb_stencil_240_U41.d"],
          ["bias_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_bias_glb_stencil_op_hcompute_bias_glb_stencil_240_U41.out"],
          ["chain_en_const_U101.out","bias_glb_stencil_BANK_0_ubuf.chain_chain_en"],
          ["self.clk","bias_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_bias_glb_stencil_write.0","bias_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_bias_cgra_stencil_read.0","bias_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["ctrl__U77.valid","bias_glb_stencil_BANK_0_ubuf.ren_0"],
          ["self.reset","bias_glb_stencil_BANK_0_ubuf.rst_n"],
          ["ctrl__U30.valid","bias_glb_stencil_BANK_0_ubuf.wen_0"],
          ["self.clk","ctrl__U30.clk"],
          ["self.reset","ctrl__U30.rst_n"],
          ["self.clk","ctrl__U77.clk"],
          ["self.reset","ctrl__U77.rst_n"]
        ]
      },
      "conv2D_fp":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["bias_host_stencil_op_hcompute_bias_glb_stencil_read_en","Bit"],
          ["bias_host_stencil_op_hcompute_bias_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en","Bit"],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en","Bit"],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en","Bit"],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read_en","Bit"],
          ["kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1654":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1659":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1664":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1669":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1674":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1679":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1684":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1689":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1694":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "bias_cgra_stencil":{
            "modref":"global.bias_cgra_stencil_ub"
          },
          "bias_glb_stencil":{
            "modref":"global.bias_glb_stencil_ub"
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_bias_cgra_stencil":{
            "modref":"global.cu_op_hcompute_bias_cgra_stencil"
          },
          "op_hcompute_bias_glb_stencil":{
            "modref":"global.cu_op_hcompute_bias_glb_stencil"
          },
          "op_hcompute_bias_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_bias_glb_stencil_exe_start_pt__U1692"
          },
          "op_hcompute_bias_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1690"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[16]}},"mode":"lake"}
          },
          "op_hcompute_bias_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_bias_glb_stencil_read_start":{
            "modref":"global.op_hcompute_bias_glb_stencil_read_start_pt__U1691"
          },
          "op_hcompute_bias_glb_stencil_write_start":{
            "modref":"global.op_hcompute_bias_glb_stencil_write_start_pt__U1693"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U1644"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1642"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[51126],"cycle_stride":[1,4,200],"dimensionality":3,"extent":[4,50,50]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U1643"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U1645"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U1640"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1638"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[51126],"cycle_stride":[1,4,200],"dimensionality":3,"extent":[4,50,50]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U1639"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U1641"
          },
          "op_hcompute_hw_output_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_3"
          },
          "op_hcompute_hw_output_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_exe_start_pt__U1636"
          },
          "op_hcompute_hw_output_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1634"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[51126],"cycle_stride":[1,4,200],"dimensionality":3,"extent":[4,50,50]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_read_start_pt__U1635"
          },
          "op_hcompute_hw_output_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_3_write_start_pt__U1637"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U1648"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1646"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[51126],"cycle_stride":[1,4,200],"dimensionality":3,"extent":[4,50,50]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U1647"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U1649"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_1"
          },
          "op_hcompute_input_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_2"
          },
          "op_hcompute_input_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil_3"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_1"
          },
          "op_hcompute_input_glb_stencil_1_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_exe_start_pt__U1682"
          },
          "op_hcompute_input_glb_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1680"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_1_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_read_start_pt__U1681"
          },
          "op_hcompute_input_glb_stencil_1_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_1_write_start_pt__U1683"
          },
          "op_hcompute_input_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_2"
          },
          "op_hcompute_input_glb_stencil_2_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_exe_start_pt__U1677"
          },
          "op_hcompute_input_glb_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1675"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_2_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_read_start_pt__U1676"
          },
          "op_hcompute_input_glb_stencil_2_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_2_write_start_pt__U1678"
          },
          "op_hcompute_input_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_input_glb_stencil_3"
          },
          "op_hcompute_input_glb_stencil_3_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_exe_start_pt__U1672"
          },
          "op_hcompute_input_glb_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1670"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_3_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_read_start_pt__U1671"
          },
          "op_hcompute_input_glb_stencil_3_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_3_write_start_pt__U1673"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U1687"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1685"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101]}},"mode":"lake"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U1686"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U1688"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_1"
          },
          "op_hcompute_kernel_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_2"
          },
          "op_hcompute_kernel_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil_3"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_1"
          },
          "op_hcompute_kernel_glb_stencil_1_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_1_exe_start_pt__U1662"
          },
          "op_hcompute_kernel_glb_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1660"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4,16,48],"dimensionality":4,"extent":[4,4,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_1_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_1_read_start_pt__U1661"
          },
          "op_hcompute_kernel_glb_stencil_1_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_1_write_start_pt__U1663"
          },
          "op_hcompute_kernel_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_2"
          },
          "op_hcompute_kernel_glb_stencil_2_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_2_exe_start_pt__U1657"
          },
          "op_hcompute_kernel_glb_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1655"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4,16,48],"dimensionality":4,"extent":[4,4,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_2_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_2_read_start_pt__U1656"
          },
          "op_hcompute_kernel_glb_stencil_2_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_2_write_start_pt__U1658"
          },
          "op_hcompute_kernel_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil_3"
          },
          "op_hcompute_kernel_glb_stencil_3_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_3_exe_start_pt__U1652"
          },
          "op_hcompute_kernel_glb_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1650"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4,16,48],"dimensionality":4,"extent":[4,4,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_3_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_3_read_start_pt__U1651"
          },
          "op_hcompute_kernel_glb_stencil_3_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_3_write_start_pt__U1653"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U1667"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1665"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4,16,48],"dimensionality":4,"extent":[4,4,3,3]}},"mode":"lake"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U1666"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U1668"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_16":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_16"
          },
          "op_hcompute_output_cgra_stencil_17":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_17"
          },
          "op_hcompute_output_cgra_stencil_18":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_18"
          },
          "op_hcompute_output_cgra_stencil_19":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_19"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_20":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_20"
          },
          "op_hcompute_output_cgra_stencil_21":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_21"
          },
          "op_hcompute_output_cgra_stencil_22":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_22"
          },
          "op_hcompute_output_cgra_stencil_23":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_23"
          },
          "op_hcompute_output_cgra_stencil_24":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_24"
          },
          "op_hcompute_output_cgra_stencil_25":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_25"
          },
          "op_hcompute_output_cgra_stencil_26":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_26"
          },
          "op_hcompute_output_cgra_stencil_27":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_27"
          },
          "op_hcompute_output_cgra_stencil_28":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_28"
          },
          "op_hcompute_output_cgra_stencil_29":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_29"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_30":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_30"
          },
          "op_hcompute_output_cgra_stencil_31":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_31"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "op_hcompute_output_glb_stencil_1":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_1"
          },
          "op_hcompute_output_glb_stencil_2":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_2"
          },
          "op_hcompute_output_glb_stencil_3":{
            "modref":"global.cu_op_hcompute_output_glb_stencil_3"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U1654.clk"],
          ["self.kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read.0","_U1654.in"],
          ["self.clk","_U1659.clk"],
          ["self.kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read.0","_U1659.in"],
          ["self.clk","_U1664.clk"],
          ["self.kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read.0","_U1664.in"],
          ["self.clk","_U1669.clk"],
          ["self.kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read.0","_U1669.in"],
          ["self.clk","_U1674.clk"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read.0","_U1674.in"],
          ["self.clk","_U1679.clk"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read.0","_U1679.in"],
          ["self.clk","_U1684.clk"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read.0","_U1684.in"],
          ["self.clk","_U1689.clk"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read.0","_U1689.in"],
          ["self.clk","_U1694.clk"],
          ["self.bias_host_stencil_op_hcompute_bias_glb_stencil_read.0","_U1694.in"],
          ["self.clk","bias_cgra_stencil.clk"],
          ["op_hcompute_bias_cgra_stencil.bias_cgra_stencil_op_hcompute_bias_cgra_stencil_write","bias_cgra_stencil.op_hcompute_bias_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.bias_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.bias_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.bias_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.bias_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.bias_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.bias_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_1.bias_cgra_stencil_op_hcompute_output_cgra_stencil_1_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_1_read"],
          ["op_hcompute_output_cgra_stencil_2.bias_cgra_stencil_op_hcompute_output_cgra_stencil_2_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_2_read"],
          ["op_hcompute_output_cgra_stencil_3.bias_cgra_stencil_op_hcompute_output_cgra_stencil_3_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_3_read"],
          ["op_hcompute_output_cgra_stencil_4.bias_cgra_stencil_op_hcompute_output_cgra_stencil_4_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_4_read"],
          ["op_hcompute_output_cgra_stencil_5.bias_cgra_stencil_op_hcompute_output_cgra_stencil_5_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_5_read"],
          ["op_hcompute_output_cgra_stencil_6.bias_cgra_stencil_op_hcompute_output_cgra_stencil_6_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_6_read"],
          ["op_hcompute_output_cgra_stencil_7.bias_cgra_stencil_op_hcompute_output_cgra_stencil_7_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_7_read"],
          ["op_hcompute_output_cgra_stencil_8.bias_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.bias_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["op_hcompute_output_cgra_stencil.bias_cgra_stencil_op_hcompute_output_cgra_stencil_read","bias_cgra_stencil.op_hcompute_output_cgra_stencil_read"],
          ["self.reset","bias_cgra_stencil.reset"],
          ["self.clk","bias_glb_stencil.clk"],
          ["op_hcompute_bias_cgra_stencil.bias_glb_stencil_op_hcompute_bias_cgra_stencil_read","bias_glb_stencil.op_hcompute_bias_cgra_stencil_read"],
          ["op_hcompute_bias_glb_stencil.bias_glb_stencil_op_hcompute_bias_glb_stencil_write","bias_glb_stencil.op_hcompute_bias_glb_stencil_write"],
          ["self.reset","bias_glb_stencil.reset"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil_1.input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_1_write"],
          ["op_hcompute_input_cgra_stencil_2.input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_2_write"],
          ["op_hcompute_input_cgra_stencil_3.input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_3_write"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_16.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_16_read"],
          ["op_hcompute_output_cgra_stencil_17.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_17_read"],
          ["op_hcompute_output_cgra_stencil_18.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_18_read"],
          ["op_hcompute_output_cgra_stencil_19.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_19_read"],
          ["op_hcompute_output_cgra_stencil_20.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_20_read"],
          ["op_hcompute_output_cgra_stencil_21.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_21_read"],
          ["op_hcompute_output_cgra_stencil_22.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_22_read"],
          ["op_hcompute_output_cgra_stencil_23.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_23_read"],
          ["op_hcompute_output_cgra_stencil_24.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_24_read"],
          ["op_hcompute_output_cgra_stencil_25.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_25_read"],
          ["op_hcompute_output_cgra_stencil_26.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_26_read"],
          ["op_hcompute_output_cgra_stencil_27.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_27_read"],
          ["op_hcompute_output_cgra_stencil_28.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_28_read"],
          ["op_hcompute_output_cgra_stencil_29.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_29_read"],
          ["op_hcompute_output_cgra_stencil_30.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_30_read"],
          ["op_hcompute_output_cgra_stencil_31.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_31_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil_1.input_glb_stencil_op_hcompute_input_cgra_stencil_1_read","input_glb_stencil.op_hcompute_input_cgra_stencil_1_read"],
          ["op_hcompute_input_cgra_stencil_2.input_glb_stencil_op_hcompute_input_cgra_stencil_2_read","input_glb_stencil.op_hcompute_input_cgra_stencil_2_read"],
          ["op_hcompute_input_cgra_stencil_3.input_glb_stencil_op_hcompute_input_cgra_stencil_3_read","input_glb_stencil.op_hcompute_input_cgra_stencil_3_read"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil_1.input_glb_stencil_op_hcompute_input_glb_stencil_1_write","input_glb_stencil.op_hcompute_input_glb_stencil_1_write"],
          ["op_hcompute_input_glb_stencil_2.input_glb_stencil_op_hcompute_input_glb_stencil_2_write","input_glb_stencil.op_hcompute_input_glb_stencil_2_write"],
          ["op_hcompute_input_glb_stencil_3.input_glb_stencil_op_hcompute_input_glb_stencil_3_write","input_glb_stencil.op_hcompute_input_glb_stencil_3_write"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil_1.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_1_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_1_write"],
          ["op_hcompute_kernel_cgra_stencil_2.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_2_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_2_write"],
          ["op_hcompute_kernel_cgra_stencil_3.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_3_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_3_write"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_16.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_16_read"],
          ["op_hcompute_output_cgra_stencil_17.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_17_read"],
          ["op_hcompute_output_cgra_stencil_18.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_18_read"],
          ["op_hcompute_output_cgra_stencil_19.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_19_read"],
          ["op_hcompute_output_cgra_stencil_20.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_20_read"],
          ["op_hcompute_output_cgra_stencil_21.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_21_read"],
          ["op_hcompute_output_cgra_stencil_22.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_22_read"],
          ["op_hcompute_output_cgra_stencil_23.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_23_read"],
          ["op_hcompute_output_cgra_stencil_24.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_24_read"],
          ["op_hcompute_output_cgra_stencil_25.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_25_read"],
          ["op_hcompute_output_cgra_stencil_26.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_26_read"],
          ["op_hcompute_output_cgra_stencil_27.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_27_read"],
          ["op_hcompute_output_cgra_stencil_28.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_28_read"],
          ["op_hcompute_output_cgra_stencil_29.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_29_read"],
          ["op_hcompute_output_cgra_stencil_30.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_30_read"],
          ["op_hcompute_output_cgra_stencil_31.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_31_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil_1.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_1_read"],
          ["op_hcompute_kernel_cgra_stencil_2.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_2_read"],
          ["op_hcompute_kernel_cgra_stencil_3.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_3_read"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_1.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_1_write"],
          ["op_hcompute_kernel_glb_stencil_2.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_2_write"],
          ["op_hcompute_kernel_glb_stencil_3.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_3_write"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_bias_cgra_stencil.clk"],
          ["self.bias_host_stencil_op_hcompute_bias_glb_stencil_read","op_hcompute_bias_glb_stencil.bias_host_stencil_op_hcompute_bias_glb_stencil_read"],
          ["self.clk","op_hcompute_bias_glb_stencil.clk"],
          ["op_hcompute_bias_glb_stencil_port_controller.stencil_valid","op_hcompute_bias_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_bias_glb_stencil_port_controller.clk"],
          ["op_hcompute_bias_glb_stencil_port_controller_clk_en_const.out","op_hcompute_bias_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_bias_glb_stencil_port_controller.flush"],
          ["op_hcompute_bias_glb_stencil_port_controller_clk_en_const.out","op_hcompute_bias_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_bias_glb_stencil_read_start.in","op_hcompute_bias_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_bias_glb_stencil_write_start.in","op_hcompute_bias_glb_stencil_port_controller.stencil_valid"],
          ["self.bias_host_stencil_op_hcompute_bias_glb_stencil_read_en","op_hcompute_bias_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.output_glb_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.output_glb_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_3.clk"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write","op_hcompute_hw_output_stencil_3.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_3_read","op_hcompute_hw_output_stencil_3.output_glb_stencil_op_hcompute_hw_output_stencil_3_read"],
          ["op_hcompute_hw_output_stencil_3_port_controller.stencil_valid","op_hcompute_hw_output_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_3_read_start.in","op_hcompute_hw_output_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_3_write_start.in","op_hcompute_hw_output_stencil_3_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write_valid","op_hcompute_hw_output_stencil_3_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_1.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_2.clk"],
          ["self.clk","op_hcompute_input_cgra_stencil_3.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read"],
          ["self.clk","op_hcompute_input_glb_stencil_1.clk"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read","op_hcompute_input_glb_stencil_1.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read"],
          ["op_hcompute_input_glb_stencil_1_port_controller.stencil_valid","op_hcompute_input_glb_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_1_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_1_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_1_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_1_read_start.in","op_hcompute_input_glb_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_1_write_start.in","op_hcompute_input_glb_stencil_1_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read_en","op_hcompute_input_glb_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_2.clk"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read","op_hcompute_input_glb_stencil_2.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read"],
          ["op_hcompute_input_glb_stencil_2_port_controller.stencil_valid","op_hcompute_input_glb_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_2_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_2_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_2_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_2_read_start.in","op_hcompute_input_glb_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_2_write_start.in","op_hcompute_input_glb_stencil_2_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read_en","op_hcompute_input_glb_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_input_glb_stencil_3.clk"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read","op_hcompute_input_glb_stencil_3.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read"],
          ["op_hcompute_input_glb_stencil_3_port_controller.stencil_valid","op_hcompute_input_glb_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_3_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_3_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_3_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_3_read_start.in","op_hcompute_input_glb_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_3_write_start.in","op_hcompute_input_glb_stencil_3_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read_en","op_hcompute_input_glb_stencil_3_read_start.out"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_1.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_2.clk"],
          ["self.clk","op_hcompute_kernel_cgra_stencil_3.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read"],
          ["self.clk","op_hcompute_kernel_glb_stencil_1.clk"],
          ["self.kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read","op_hcompute_kernel_glb_stencil_1.kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read"],
          ["op_hcompute_kernel_glb_stencil_1_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_1_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_1_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_1_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_1_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_1_read_start.in","op_hcompute_kernel_glb_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_1_write_start.in","op_hcompute_kernel_glb_stencil_1_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read_en","op_hcompute_kernel_glb_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_2.clk"],
          ["self.kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read","op_hcompute_kernel_glb_stencil_2.kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read"],
          ["op_hcompute_kernel_glb_stencil_2_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_2_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_2_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_2_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_2_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_2_read_start.in","op_hcompute_kernel_glb_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_2_write_start.in","op_hcompute_kernel_glb_stencil_2_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read_en","op_hcompute_kernel_glb_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_kernel_glb_stencil_3.clk"],
          ["self.kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read","op_hcompute_kernel_glb_stencil_3.kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read"],
          ["op_hcompute_kernel_glb_stencil_3_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_3_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_3_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_3_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_3_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_3_read_start.in","op_hcompute_kernel_glb_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_3_write_start.in","op_hcompute_kernel_glb_stencil_3_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read_en","op_hcompute_kernel_glb_stencil_3_read_start.out"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_16.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_16_read","op_hcompute_output_cgra_stencil_16.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_16_write","op_hcompute_output_cgra_stencil_16.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_17.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_17_read","op_hcompute_output_cgra_stencil_17.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_17_write","op_hcompute_output_cgra_stencil_17.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_18.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_18_read","op_hcompute_output_cgra_stencil_18.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_18_write","op_hcompute_output_cgra_stencil_18.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_19.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_19_read","op_hcompute_output_cgra_stencil_19.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_19_write","op_hcompute_output_cgra_stencil_19.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_20.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_20_read","op_hcompute_output_cgra_stencil_20.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_20_write","op_hcompute_output_cgra_stencil_20.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_21.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_21_read","op_hcompute_output_cgra_stencil_21.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_21_write","op_hcompute_output_cgra_stencil_21.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_22.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_22_read","op_hcompute_output_cgra_stencil_22.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_22_write","op_hcompute_output_cgra_stencil_22.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_23.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_23_read","op_hcompute_output_cgra_stencil_23.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_23_write","op_hcompute_output_cgra_stencil_23.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_24.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_24_read","op_hcompute_output_cgra_stencil_24.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_24_write","op_hcompute_output_cgra_stencil_24.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_25.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_25_read","op_hcompute_output_cgra_stencil_25.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_25_write","op_hcompute_output_cgra_stencil_25.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_26.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_26_read","op_hcompute_output_cgra_stencil_26.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_26_write","op_hcompute_output_cgra_stencil_26.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_27.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_27_read","op_hcompute_output_cgra_stencil_27.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_27_write","op_hcompute_output_cgra_stencil_27.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_28.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_28_read","op_hcompute_output_cgra_stencil_28.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_28_write","op_hcompute_output_cgra_stencil_28.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_29.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_29_read","op_hcompute_output_cgra_stencil_29.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_29_write","op_hcompute_output_cgra_stencil_29.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_30.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_30_read","op_hcompute_output_cgra_stencil_30.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_30_write","op_hcompute_output_cgra_stencil_30.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_31.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_31_read","op_hcompute_output_cgra_stencil_31.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_31_write","op_hcompute_output_cgra_stencil_31.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","op_hcompute_output_glb_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_1_read","op_hcompute_output_glb_stencil_1.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_1_write","op_hcompute_output_glb_stencil_1.output_glb_stencil_op_hcompute_output_glb_stencil_1_write"],
          ["self.clk","op_hcompute_output_glb_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_2_read","op_hcompute_output_glb_stencil_2.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_2_write","op_hcompute_output_glb_stencil_2.output_glb_stencil_op_hcompute_output_glb_stencil_2_write"],
          ["self.clk","op_hcompute_output_glb_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_3_read","op_hcompute_output_glb_stencil_3.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_3_write","op_hcompute_output_glb_stencil_3.output_glb_stencil_op_hcompute_output_glb_stencil_3_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      },
      "cu_op_hcompute_bias_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_glb_stencil_op_hcompute_bias_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["bias_cgra_stencil_op_hcompute_bias_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.bias_glb_stencil_op_hcompute_bias_cgra_stencil_read.0","self.bias_cgra_stencil_op_hcompute_bias_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_bias_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_host_stencil_op_hcompute_bias_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["bias_glb_stencil_op_hcompute_bias_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.bias_host_stencil_op_hcompute_bias_glb_stencil_read.0","self.bias_glb_stencil_op_hcompute_bias_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_1_read.0","self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_2_read.0","self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_3_read.0","self.hw_output_stencil_clkwrk_11_op_hcompute_hw_output_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_1_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_2_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_3_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_0_op_hcompute_input_glb_stencil_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_1_op_hcompute_input_glb_stencil_1_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_2_op_hcompute_input_glb_stencil_2_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_clkwrk_3_op_hcompute_input_glb_stencil_3_read.0","self.input_glb_stencil_op_hcompute_input_glb_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_read.0","self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_4_op_hcompute_kernel_glb_stencil_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_5_op_hcompute_kernel_glb_stencil_1_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_6_op_hcompute_kernel_glb_stencil_2_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.kernel_host_stencil_clkwrk_7_op_hcompute_kernel_glb_stencil_3_read.0","self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_1_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_16_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_16_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2668_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2669_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2670_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2671_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2656_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2659_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2662_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2667_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2671_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2656_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2667_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2667_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2668_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2669_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2670_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2671_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2656_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2670_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2659_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2659_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2669_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2662_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2662_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2668_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2668_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2669_i1940.data1","inner_compute$float_DW_fp_add_i2668_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.0","inner_compute$float_DW_fp_add_i2668_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2667_i2104.O0","inner_compute$float_DW_fp_add_i2668_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2669_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2670_i1940.data1","inner_compute$float_DW_fp_add_i2669_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2662_i2104.O0","inner_compute$float_DW_fp_add_i2669_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2670_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2671_i1940.data1","inner_compute$float_DW_fp_add_i2670_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2659_i2104.O0","inner_compute$float_DW_fp_add_i2670_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2671_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_16_write.0","inner_compute$float_DW_fp_add_i2671_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2656_i2104.O0","inner_compute$float_DW_fp_add_i2671_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2656_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.0","inner_compute$float_DW_fp_mul_i2656_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.0","inner_compute$float_DW_fp_mul_i2656_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2659_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.1","inner_compute$float_DW_fp_mul_i2659_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.1","inner_compute$float_DW_fp_mul_i2659_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2662_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.2","inner_compute$float_DW_fp_mul_i2662_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.2","inner_compute$float_DW_fp_mul_i2662_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2667_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.3","inner_compute$float_DW_fp_mul_i2667_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_16_read.3","inner_compute$float_DW_fp_mul_i2667_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_17_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_17_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2696_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2697_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2698_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2699_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2684_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2687_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2690_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2695_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2699_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2684_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2695_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2695_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2696_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2697_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2698_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2699_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2684_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2698_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2687_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2687_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2697_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2690_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2690_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2696_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2696_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2697_i1940.data1","inner_compute$float_DW_fp_add_i2696_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.0","inner_compute$float_DW_fp_add_i2696_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2695_i2104.O0","inner_compute$float_DW_fp_add_i2696_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2697_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2698_i1940.data1","inner_compute$float_DW_fp_add_i2697_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2690_i2104.O0","inner_compute$float_DW_fp_add_i2697_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2698_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2699_i1940.data1","inner_compute$float_DW_fp_add_i2698_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2687_i2104.O0","inner_compute$float_DW_fp_add_i2698_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2699_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_17_write.0","inner_compute$float_DW_fp_add_i2699_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2684_i2104.O0","inner_compute$float_DW_fp_add_i2699_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2684_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.0","inner_compute$float_DW_fp_mul_i2684_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.0","inner_compute$float_DW_fp_mul_i2684_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2687_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.1","inner_compute$float_DW_fp_mul_i2687_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.1","inner_compute$float_DW_fp_mul_i2687_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2690_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.2","inner_compute$float_DW_fp_mul_i2690_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.2","inner_compute$float_DW_fp_mul_i2690_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2695_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.3","inner_compute$float_DW_fp_mul_i2695_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_17_read.3","inner_compute$float_DW_fp_mul_i2695_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_18_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_18_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2724_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2725_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2726_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2727_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2712_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2715_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2718_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2723_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2727_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2712_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2723_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2723_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2724_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2725_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2726_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2727_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2712_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2726_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2715_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2715_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2725_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2718_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2718_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2724_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2724_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2725_i1940.data1","inner_compute$float_DW_fp_add_i2724_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.0","inner_compute$float_DW_fp_add_i2724_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2723_i2104.O0","inner_compute$float_DW_fp_add_i2724_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2725_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2726_i1940.data1","inner_compute$float_DW_fp_add_i2725_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2718_i2104.O0","inner_compute$float_DW_fp_add_i2725_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2726_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2727_i1940.data1","inner_compute$float_DW_fp_add_i2726_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2715_i2104.O0","inner_compute$float_DW_fp_add_i2726_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2727_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_18_write.0","inner_compute$float_DW_fp_add_i2727_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2712_i2104.O0","inner_compute$float_DW_fp_add_i2727_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2712_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.3","inner_compute$float_DW_fp_mul_i2712_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.3","inner_compute$float_DW_fp_mul_i2712_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2715_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.0","inner_compute$float_DW_fp_mul_i2715_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.0","inner_compute$float_DW_fp_mul_i2715_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2718_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.1","inner_compute$float_DW_fp_mul_i2718_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.1","inner_compute$float_DW_fp_mul_i2718_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2723_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.2","inner_compute$float_DW_fp_mul_i2723_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_18_read.2","inner_compute$float_DW_fp_mul_i2723_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_19":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_19_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_19_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2752_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2753_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2754_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2755_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2740_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2743_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2746_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2751_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2755_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2740_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2751_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2751_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2752_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2753_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2754_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2755_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2740_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2754_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2743_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2743_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2753_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2746_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2746_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2752_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2752_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2753_i1940.data1","inner_compute$float_DW_fp_add_i2752_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.0","inner_compute$float_DW_fp_add_i2752_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2751_i2104.O0","inner_compute$float_DW_fp_add_i2752_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2753_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2754_i1940.data1","inner_compute$float_DW_fp_add_i2753_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2746_i2104.O0","inner_compute$float_DW_fp_add_i2753_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2754_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2755_i1940.data1","inner_compute$float_DW_fp_add_i2754_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2743_i2104.O0","inner_compute$float_DW_fp_add_i2754_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2755_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_19_write.0","inner_compute$float_DW_fp_add_i2755_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2740_i2104.O0","inner_compute$float_DW_fp_add_i2755_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2740_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.0","inner_compute$float_DW_fp_mul_i2740_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.0","inner_compute$float_DW_fp_mul_i2740_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2743_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.1","inner_compute$float_DW_fp_mul_i2743_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.1","inner_compute$float_DW_fp_mul_i2743_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2746_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.2","inner_compute$float_DW_fp_mul_i2746_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.2","inner_compute$float_DW_fp_mul_i2746_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2751_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.3","inner_compute$float_DW_fp_mul_i2751_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_19_read.3","inner_compute$float_DW_fp_mul_i2751_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_2_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_20_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_20_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2782_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2783_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2784_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2785_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2770_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2773_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2776_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2781_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2785_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2770_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2781_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2781_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2782_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2783_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2784_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2785_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2770_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2784_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2773_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2773_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2783_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2776_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2776_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2782_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2782_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2783_i1940.data1","inner_compute$float_DW_fp_add_i2782_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.0","inner_compute$float_DW_fp_add_i2782_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2781_i2104.O0","inner_compute$float_DW_fp_add_i2782_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2783_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2784_i1940.data1","inner_compute$float_DW_fp_add_i2783_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2776_i2104.O0","inner_compute$float_DW_fp_add_i2783_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2784_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2785_i1940.data1","inner_compute$float_DW_fp_add_i2784_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2773_i2104.O0","inner_compute$float_DW_fp_add_i2784_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2785_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_20_write.0","inner_compute$float_DW_fp_add_i2785_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2770_i2104.O0","inner_compute$float_DW_fp_add_i2785_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2770_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.0","inner_compute$float_DW_fp_mul_i2770_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.0","inner_compute$float_DW_fp_mul_i2770_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2773_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.1","inner_compute$float_DW_fp_mul_i2773_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.1","inner_compute$float_DW_fp_mul_i2773_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2776_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.2","inner_compute$float_DW_fp_mul_i2776_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.2","inner_compute$float_DW_fp_mul_i2776_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2781_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.3","inner_compute$float_DW_fp_mul_i2781_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_20_read.3","inner_compute$float_DW_fp_mul_i2781_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_21_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_21_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2810_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2811_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2812_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2813_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2798_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2801_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2804_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2809_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2813_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2798_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2809_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2809_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2810_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2811_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2812_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2813_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2798_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2812_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2801_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2801_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2811_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2804_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2804_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2810_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2810_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2811_i1940.data1","inner_compute$float_DW_fp_add_i2810_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.0","inner_compute$float_DW_fp_add_i2810_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2809_i2104.O0","inner_compute$float_DW_fp_add_i2810_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2811_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2812_i1940.data1","inner_compute$float_DW_fp_add_i2811_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2804_i2104.O0","inner_compute$float_DW_fp_add_i2811_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2812_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2813_i1940.data1","inner_compute$float_DW_fp_add_i2812_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2801_i2104.O0","inner_compute$float_DW_fp_add_i2812_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2813_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_21_write.0","inner_compute$float_DW_fp_add_i2813_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2798_i2104.O0","inner_compute$float_DW_fp_add_i2813_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2798_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.0","inner_compute$float_DW_fp_mul_i2798_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.0","inner_compute$float_DW_fp_mul_i2798_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2801_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.1","inner_compute$float_DW_fp_mul_i2801_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.1","inner_compute$float_DW_fp_mul_i2801_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2804_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.2","inner_compute$float_DW_fp_mul_i2804_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.2","inner_compute$float_DW_fp_mul_i2804_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2809_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.3","inner_compute$float_DW_fp_mul_i2809_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_21_read.3","inner_compute$float_DW_fp_mul_i2809_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_22":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_22_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_22_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2838_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2839_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2840_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2841_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2826_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2829_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2832_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2837_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2841_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2826_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2837_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2837_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2838_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2839_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2840_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2841_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2826_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2840_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2829_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2829_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2839_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2832_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2832_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2838_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2838_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2839_i1940.data1","inner_compute$float_DW_fp_add_i2838_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.0","inner_compute$float_DW_fp_add_i2838_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2837_i2104.O0","inner_compute$float_DW_fp_add_i2838_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2839_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2840_i1940.data1","inner_compute$float_DW_fp_add_i2839_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2832_i2104.O0","inner_compute$float_DW_fp_add_i2839_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2840_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2841_i1940.data1","inner_compute$float_DW_fp_add_i2840_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2829_i2104.O0","inner_compute$float_DW_fp_add_i2840_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2841_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_22_write.0","inner_compute$float_DW_fp_add_i2841_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2826_i2104.O0","inner_compute$float_DW_fp_add_i2841_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2826_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.0","inner_compute$float_DW_fp_mul_i2826_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.0","inner_compute$float_DW_fp_mul_i2826_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2829_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.1","inner_compute$float_DW_fp_mul_i2829_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.1","inner_compute$float_DW_fp_mul_i2829_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2832_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.2","inner_compute$float_DW_fp_mul_i2832_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.2","inner_compute$float_DW_fp_mul_i2832_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2837_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.3","inner_compute$float_DW_fp_mul_i2837_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_22_read.3","inner_compute$float_DW_fp_mul_i2837_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_23_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_23_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2866_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2867_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2868_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2869_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2854_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2857_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2860_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2865_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2869_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2854_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2865_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2865_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2866_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2867_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2868_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2869_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2854_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2868_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2857_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2857_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2867_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2860_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2860_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2866_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2866_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2867_i1940.data1","inner_compute$float_DW_fp_add_i2866_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.0","inner_compute$float_DW_fp_add_i2866_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2865_i2104.O0","inner_compute$float_DW_fp_add_i2866_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2867_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2868_i1940.data1","inner_compute$float_DW_fp_add_i2867_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2860_i2104.O0","inner_compute$float_DW_fp_add_i2867_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2868_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2869_i1940.data1","inner_compute$float_DW_fp_add_i2868_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2857_i2104.O0","inner_compute$float_DW_fp_add_i2868_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2869_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_23_write.0","inner_compute$float_DW_fp_add_i2869_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2854_i2104.O0","inner_compute$float_DW_fp_add_i2869_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2854_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.0","inner_compute$float_DW_fp_mul_i2854_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.0","inner_compute$float_DW_fp_mul_i2854_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2857_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.1","inner_compute$float_DW_fp_mul_i2857_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.1","inner_compute$float_DW_fp_mul_i2857_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2860_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.2","inner_compute$float_DW_fp_mul_i2860_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.2","inner_compute$float_DW_fp_mul_i2860_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2865_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.3","inner_compute$float_DW_fp_mul_i2865_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_23_read.3","inner_compute$float_DW_fp_mul_i2865_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_24_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_24_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2894_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2895_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2896_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2897_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2882_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2885_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2888_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2893_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2897_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2882_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2893_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2893_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2894_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2895_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2896_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2897_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2882_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2896_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2885_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2885_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2895_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2888_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2888_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2894_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2894_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2895_i1940.data1","inner_compute$float_DW_fp_add_i2894_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.0","inner_compute$float_DW_fp_add_i2894_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2893_i2104.O0","inner_compute$float_DW_fp_add_i2894_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2895_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2896_i1940.data1","inner_compute$float_DW_fp_add_i2895_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2888_i2104.O0","inner_compute$float_DW_fp_add_i2895_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2896_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2897_i1940.data1","inner_compute$float_DW_fp_add_i2896_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2885_i2104.O0","inner_compute$float_DW_fp_add_i2896_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2897_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_24_write.0","inner_compute$float_DW_fp_add_i2897_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2882_i2104.O0","inner_compute$float_DW_fp_add_i2897_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2882_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.0","inner_compute$float_DW_fp_mul_i2882_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.0","inner_compute$float_DW_fp_mul_i2882_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2885_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.1","inner_compute$float_DW_fp_mul_i2885_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.1","inner_compute$float_DW_fp_mul_i2885_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2888_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.2","inner_compute$float_DW_fp_mul_i2888_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.2","inner_compute$float_DW_fp_mul_i2888_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2893_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.3","inner_compute$float_DW_fp_mul_i2893_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_24_read.3","inner_compute$float_DW_fp_mul_i2893_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_25_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_25_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2922_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2923_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2924_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2925_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2910_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2913_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2916_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2921_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2925_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2910_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2921_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2921_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2922_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2923_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2924_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2925_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2910_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2924_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2913_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2913_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2923_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2916_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2916_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2922_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2922_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2923_i1940.data1","inner_compute$float_DW_fp_add_i2922_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.0","inner_compute$float_DW_fp_add_i2922_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2921_i2104.O0","inner_compute$float_DW_fp_add_i2922_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2923_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2924_i1940.data1","inner_compute$float_DW_fp_add_i2923_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2916_i2104.O0","inner_compute$float_DW_fp_add_i2923_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2924_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2925_i1940.data1","inner_compute$float_DW_fp_add_i2924_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2913_i2104.O0","inner_compute$float_DW_fp_add_i2924_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2925_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_25_write.0","inner_compute$float_DW_fp_add_i2925_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2910_i2104.O0","inner_compute$float_DW_fp_add_i2925_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2910_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.0","inner_compute$float_DW_fp_mul_i2910_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.0","inner_compute$float_DW_fp_mul_i2910_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2913_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.1","inner_compute$float_DW_fp_mul_i2913_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.1","inner_compute$float_DW_fp_mul_i2913_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2916_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.2","inner_compute$float_DW_fp_mul_i2916_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.2","inner_compute$float_DW_fp_mul_i2916_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2921_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.3","inner_compute$float_DW_fp_mul_i2921_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_25_read.3","inner_compute$float_DW_fp_mul_i2921_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_26_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_26_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2950_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2951_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2952_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2953_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2938_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2941_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2944_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2949_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2953_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2938_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2949_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2949_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2950_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2951_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2952_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2953_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2938_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2952_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2941_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2941_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2951_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2944_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2944_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2950_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2950_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2951_i1940.data1","inner_compute$float_DW_fp_add_i2950_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.0","inner_compute$float_DW_fp_add_i2950_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2949_i2104.O0","inner_compute$float_DW_fp_add_i2950_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2951_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2952_i1940.data1","inner_compute$float_DW_fp_add_i2951_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2944_i2104.O0","inner_compute$float_DW_fp_add_i2951_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2952_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2953_i1940.data1","inner_compute$float_DW_fp_add_i2952_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2941_i2104.O0","inner_compute$float_DW_fp_add_i2952_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2953_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_26_write.0","inner_compute$float_DW_fp_add_i2953_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2938_i2104.O0","inner_compute$float_DW_fp_add_i2953_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2938_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.0","inner_compute$float_DW_fp_mul_i2938_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.0","inner_compute$float_DW_fp_mul_i2938_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2941_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.1","inner_compute$float_DW_fp_mul_i2941_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.1","inner_compute$float_DW_fp_mul_i2941_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2944_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.2","inner_compute$float_DW_fp_mul_i2944_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.2","inner_compute$float_DW_fp_mul_i2944_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2949_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.3","inner_compute$float_DW_fp_mul_i2949_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_26_read.3","inner_compute$float_DW_fp_mul_i2949_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_27":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_27_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_27_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i2978_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2979_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2980_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i2981_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2966_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2969_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2972_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2977_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i2981_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2966_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i2977_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i2977_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i2978_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i2979_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i2980_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i2981_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2966_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i2980_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2969_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2969_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i2979_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i2972_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i2972_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i2978_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i2978_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2979_i1940.data1","inner_compute$float_DW_fp_add_i2978_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.0","inner_compute$float_DW_fp_add_i2978_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i2977_i2104.O0","inner_compute$float_DW_fp_add_i2978_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i2979_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2980_i1940.data1","inner_compute$float_DW_fp_add_i2979_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2972_i2104.O0","inner_compute$float_DW_fp_add_i2979_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2980_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i2981_i1940.data1","inner_compute$float_DW_fp_add_i2980_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2969_i2104.O0","inner_compute$float_DW_fp_add_i2980_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i2981_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_27_write.0","inner_compute$float_DW_fp_add_i2981_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2966_i2104.O0","inner_compute$float_DW_fp_add_i2981_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2966_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.0","inner_compute$float_DW_fp_mul_i2966_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.0","inner_compute$float_DW_fp_mul_i2966_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2969_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.1","inner_compute$float_DW_fp_mul_i2969_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.1","inner_compute$float_DW_fp_mul_i2969_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2972_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.2","inner_compute$float_DW_fp_mul_i2972_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.2","inner_compute$float_DW_fp_mul_i2972_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2977_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.3","inner_compute$float_DW_fp_mul_i2977_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_27_read.3","inner_compute$float_DW_fp_mul_i2977_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_28_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_28_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i3006_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3007_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3008_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3009_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2994_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i2997_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3000_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3005_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i3009_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i2994_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i3005_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i3005_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i3006_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i3007_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i3008_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i3009_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i2994_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i3008_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i2997_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i2997_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i3007_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i3000_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i3000_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i3006_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i3006_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3007_i1940.data1","inner_compute$float_DW_fp_add_i3006_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.0","inner_compute$float_DW_fp_add_i3006_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i3005_i2104.O0","inner_compute$float_DW_fp_add_i3006_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i3007_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3008_i1940.data1","inner_compute$float_DW_fp_add_i3007_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3000_i2104.O0","inner_compute$float_DW_fp_add_i3007_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3008_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3009_i1940.data1","inner_compute$float_DW_fp_add_i3008_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2997_i2104.O0","inner_compute$float_DW_fp_add_i3008_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3009_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_28_write.0","inner_compute$float_DW_fp_add_i3009_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i2994_i2104.O0","inner_compute$float_DW_fp_add_i3009_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2994_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.0","inner_compute$float_DW_fp_mul_i2994_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.0","inner_compute$float_DW_fp_mul_i2994_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i2997_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.1","inner_compute$float_DW_fp_mul_i2997_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.1","inner_compute$float_DW_fp_mul_i2997_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3000_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.2","inner_compute$float_DW_fp_mul_i3000_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.2","inner_compute$float_DW_fp_mul_i3000_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3005_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.3","inner_compute$float_DW_fp_mul_i3005_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_28_read.3","inner_compute$float_DW_fp_mul_i3005_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_29_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_29_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i3034_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3035_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3036_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3037_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3022_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3025_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3028_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3033_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i3037_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i3022_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i3033_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i3033_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i3034_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i3035_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i3036_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i3037_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i3022_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i3036_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i3025_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i3025_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i3035_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i3028_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i3028_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i3034_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i3034_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3035_i1940.data1","inner_compute$float_DW_fp_add_i3034_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.0","inner_compute$float_DW_fp_add_i3034_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i3033_i2104.O0","inner_compute$float_DW_fp_add_i3034_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i3035_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3036_i1940.data1","inner_compute$float_DW_fp_add_i3035_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3028_i2104.O0","inner_compute$float_DW_fp_add_i3035_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3036_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3037_i1940.data1","inner_compute$float_DW_fp_add_i3036_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3025_i2104.O0","inner_compute$float_DW_fp_add_i3036_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3037_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_29_write.0","inner_compute$float_DW_fp_add_i3037_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3022_i2104.O0","inner_compute$float_DW_fp_add_i3037_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3022_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.0","inner_compute$float_DW_fp_mul_i3022_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.0","inner_compute$float_DW_fp_mul_i3022_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3025_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.1","inner_compute$float_DW_fp_mul_i3025_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.1","inner_compute$float_DW_fp_mul_i3025_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3028_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.2","inner_compute$float_DW_fp_mul_i3028_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.2","inner_compute$float_DW_fp_mul_i3028_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3033_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.3","inner_compute$float_DW_fp_mul_i3033_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_29_read.3","inner_compute$float_DW_fp_mul_i3033_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_3_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_30_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_30_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i3064_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3065_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3066_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3067_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3052_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3055_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3058_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3063_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i3067_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i3052_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i3063_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i3063_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i3064_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i3065_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i3066_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i3067_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i3052_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i3066_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i3055_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i3055_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i3065_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i3058_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i3058_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i3064_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i3064_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3065_i1940.data1","inner_compute$float_DW_fp_add_i3064_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.0","inner_compute$float_DW_fp_add_i3064_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i3063_i2104.O0","inner_compute$float_DW_fp_add_i3064_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i3065_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3066_i1940.data1","inner_compute$float_DW_fp_add_i3065_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3058_i2104.O0","inner_compute$float_DW_fp_add_i3065_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3066_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3067_i1940.data1","inner_compute$float_DW_fp_add_i3066_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3055_i2104.O0","inner_compute$float_DW_fp_add_i3066_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3067_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_30_write.0","inner_compute$float_DW_fp_add_i3067_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3052_i2104.O0","inner_compute$float_DW_fp_add_i3067_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3052_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.0","inner_compute$float_DW_fp_mul_i3052_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.0","inner_compute$float_DW_fp_mul_i3052_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3055_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.1","inner_compute$float_DW_fp_mul_i3055_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.1","inner_compute$float_DW_fp_mul_i3055_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3058_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.2","inner_compute$float_DW_fp_mul_i3058_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.2","inner_compute$float_DW_fp_mul_i3058_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3063_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.3","inner_compute$float_DW_fp_mul_i3063_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_30_read.3","inner_compute$float_DW_fp_mul_i3063_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read",["Array",4,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read",["Array",4,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_31_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_31_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "inner_compute$float_DW_fp_add_i3092_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3093_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3094_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_add_i3095_i1940":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3080_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3083_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3086_i2104":{
            "modref":"global.PE"
          },
          "inner_compute$float_DW_fp_mul_i3091_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$float_DW_fp_add_i3095_i1940.inst","inner_compute$c0.out"],
          ["inner_compute$float_DW_fp_mul_i3080_i2104.inst","inner_compute$c1.out"],
          ["inner_compute$float_DW_fp_mul_i3091_i2104.inst","inner_compute$c10.out"],
          ["inner_compute$float_DW_fp_mul_i3091_i2104.clk_en","inner_compute$c11.out"],
          ["inner_compute$float_DW_fp_add_i3092_i1940.clk_en","inner_compute$c12.out"],
          ["inner_compute$float_DW_fp_add_i3093_i1940.clk_en","inner_compute$c13.out"],
          ["inner_compute$float_DW_fp_add_i3094_i1940.clk_en","inner_compute$c14.out"],
          ["inner_compute$float_DW_fp_add_i3095_i1940.clk_en","inner_compute$c15.out"],
          ["inner_compute$float_DW_fp_mul_i3080_i2104.clk_en","inner_compute$c2.out"],
          ["inner_compute$float_DW_fp_add_i3094_i1940.inst","inner_compute$c3.out"],
          ["inner_compute$float_DW_fp_mul_i3083_i2104.inst","inner_compute$c4.out"],
          ["inner_compute$float_DW_fp_mul_i3083_i2104.clk_en","inner_compute$c5.out"],
          ["inner_compute$float_DW_fp_add_i3093_i1940.inst","inner_compute$c6.out"],
          ["inner_compute$float_DW_fp_mul_i3086_i2104.inst","inner_compute$c7.out"],
          ["inner_compute$float_DW_fp_mul_i3086_i2104.clk_en","inner_compute$c8.out"],
          ["inner_compute$float_DW_fp_add_i3092_i1940.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$float_DW_fp_add_i3092_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3093_i1940.data1","inner_compute$float_DW_fp_add_i3092_i1940.O0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.0","inner_compute$float_DW_fp_add_i3092_i1940.data0"],
          ["inner_compute$float_DW_fp_mul_i3091_i2104.O0","inner_compute$float_DW_fp_add_i3092_i1940.data1"],
          ["self.clk","inner_compute$float_DW_fp_add_i3093_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3094_i1940.data1","inner_compute$float_DW_fp_add_i3093_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3086_i2104.O0","inner_compute$float_DW_fp_add_i3093_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3094_i1940.CLK"],
          ["inner_compute$float_DW_fp_add_i3095_i1940.data1","inner_compute$float_DW_fp_add_i3094_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3083_i2104.O0","inner_compute$float_DW_fp_add_i3094_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_add_i3095_i1940.CLK"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_31_write.0","inner_compute$float_DW_fp_add_i3095_i1940.O0"],
          ["inner_compute$float_DW_fp_mul_i3080_i2104.O0","inner_compute$float_DW_fp_add_i3095_i1940.data0"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3080_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.0","inner_compute$float_DW_fp_mul_i3080_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.0","inner_compute$float_DW_fp_mul_i3080_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3083_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.1","inner_compute$float_DW_fp_mul_i3083_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.1","inner_compute$float_DW_fp_mul_i3083_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3086_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.2","inner_compute$float_DW_fp_mul_i3086_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.2","inner_compute$float_DW_fp_mul_i3086_i2104.data1"],
          ["self.clk","inner_compute$float_DW_fp_mul_i3091_i2104.CLK"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.3","inner_compute$float_DW_fp_mul_i3091_i2104.data0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_31_read.3","inner_compute$float_DW_fp_mul_i3091_i2104.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_4_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_5_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_6_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_7_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["bias_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","self.bias_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "inner_compute$c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "inner_compute$const_pipelined_i3123_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$const_pipelined_i3125_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$fp_gt_i3121i41_i258":{
            "modref":"global.PE"
          },
          "inner_compute$fp_lt_i3119i48_i1697":{
            "modref":"global.PE"
          },
          "inner_compute$i3128":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3129":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3130":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3131":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$mux_pipelined_i3119i50_i976":{
            "modref":"global.PE"
          },
          "inner_compute$mux_pipelined_i3121i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$mux_pipelined_i3121i43_i976.inst","inner_compute$c0.out"],
          ["inner_compute$mux_pipelined_i3119i50_i976.inst","inner_compute$c1.out"],
          ["inner_compute$fp_gt_i3121i41_i258.clk_en","inner_compute$c10.out"],
          ["inner_compute$mux_pipelined_i3121i43_i976.clk_en","inner_compute$c11.out"],
          ["inner_compute$const_pipelined_i3123_i2506.inst","inner_compute$c2.out"],
          ["inner_compute$const_pipelined_i3123_i2506.clk_en","inner_compute$c3.out"],
          ["inner_compute$fp_lt_i3119i48_i1697.inst","inner_compute$c4.out"],
          ["inner_compute$fp_lt_i3119i48_i1697.clk_en","inner_compute$c5.out"],
          ["inner_compute$mux_pipelined_i3119i50_i976.clk_en","inner_compute$c6.out"],
          ["inner_compute$const_pipelined_i3125_i2506.inst","inner_compute$c7.out"],
          ["inner_compute$const_pipelined_i3125_i2506.clk_en","inner_compute$c8.out"],
          ["inner_compute$fp_gt_i3121i41_i258.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$const_pipelined_i3123_i2506.CLK"],
          ["inner_compute$fp_lt_i3119i48_i1697.data1","inner_compute$const_pipelined_i3123_i2506.O0"],
          ["inner_compute$i3130.in","inner_compute$const_pipelined_i3123_i2506.O0"],
          ["self.clk","inner_compute$const_pipelined_i3125_i2506.CLK"],
          ["inner_compute$fp_gt_i3121i41_i258.data1","inner_compute$const_pipelined_i3125_i2506.O0"],
          ["inner_compute$i3128.in","inner_compute$const_pipelined_i3125_i2506.O0"],
          ["self.clk","inner_compute$fp_gt_i3121i41_i258.CLK"],
          ["inner_compute$mux_pipelined_i3121i43_i976.bit0","inner_compute$fp_gt_i3121i41_i258.O1"],
          ["inner_compute$mux_pipelined_i3119i50_i976.O0","inner_compute$fp_gt_i3121i41_i258.data0"],
          ["self.clk","inner_compute$fp_lt_i3119i48_i1697.CLK"],
          ["inner_compute$mux_pipelined_i3119i50_i976.bit0","inner_compute$fp_lt_i3119i48_i1697.O1"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0","inner_compute$fp_lt_i3119i48_i1697.data0"],
          ["self.clk","inner_compute$i3128.clk"],
          ["inner_compute$mux_pipelined_i3121i43_i976.data1","inner_compute$i3128.out"],
          ["self.clk","inner_compute$i3129.clk"],
          ["inner_compute$mux_pipelined_i3119i50_i976.O0","inner_compute$i3129.in"],
          ["inner_compute$mux_pipelined_i3121i43_i976.data0","inner_compute$i3129.out"],
          ["self.clk","inner_compute$i3130.clk"],
          ["inner_compute$mux_pipelined_i3119i50_i976.data1","inner_compute$i3130.out"],
          ["self.clk","inner_compute$i3131.clk"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0","inner_compute$i3131.in"],
          ["inner_compute$mux_pipelined_i3119i50_i976.data0","inner_compute$i3131.out"],
          ["self.clk","inner_compute$mux_pipelined_i3119i50_i976.CLK"],
          ["self.clk","inner_compute$mux_pipelined_i3121i43_i976.CLK"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","inner_compute$mux_pipelined_i3121i43_i976.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "inner_compute$c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "inner_compute$const_pipelined_i3145_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$const_pipelined_i3147_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$fp_gt_i3143i41_i258":{
            "modref":"global.PE"
          },
          "inner_compute$fp_lt_i3141i48_i1697":{
            "modref":"global.PE"
          },
          "inner_compute$i3150":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3151":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3152":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3153":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$mux_pipelined_i3141i50_i976":{
            "modref":"global.PE"
          },
          "inner_compute$mux_pipelined_i3143i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$mux_pipelined_i3143i43_i976.inst","inner_compute$c0.out"],
          ["inner_compute$mux_pipelined_i3141i50_i976.inst","inner_compute$c1.out"],
          ["inner_compute$fp_gt_i3143i41_i258.clk_en","inner_compute$c10.out"],
          ["inner_compute$mux_pipelined_i3143i43_i976.clk_en","inner_compute$c11.out"],
          ["inner_compute$const_pipelined_i3145_i2506.inst","inner_compute$c2.out"],
          ["inner_compute$const_pipelined_i3145_i2506.clk_en","inner_compute$c3.out"],
          ["inner_compute$fp_lt_i3141i48_i1697.inst","inner_compute$c4.out"],
          ["inner_compute$fp_lt_i3141i48_i1697.clk_en","inner_compute$c5.out"],
          ["inner_compute$mux_pipelined_i3141i50_i976.clk_en","inner_compute$c6.out"],
          ["inner_compute$const_pipelined_i3147_i2506.inst","inner_compute$c7.out"],
          ["inner_compute$const_pipelined_i3147_i2506.clk_en","inner_compute$c8.out"],
          ["inner_compute$fp_gt_i3143i41_i258.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$const_pipelined_i3145_i2506.CLK"],
          ["inner_compute$fp_lt_i3141i48_i1697.data1","inner_compute$const_pipelined_i3145_i2506.O0"],
          ["inner_compute$i3152.in","inner_compute$const_pipelined_i3145_i2506.O0"],
          ["self.clk","inner_compute$const_pipelined_i3147_i2506.CLK"],
          ["inner_compute$fp_gt_i3143i41_i258.data1","inner_compute$const_pipelined_i3147_i2506.O0"],
          ["inner_compute$i3150.in","inner_compute$const_pipelined_i3147_i2506.O0"],
          ["self.clk","inner_compute$fp_gt_i3143i41_i258.CLK"],
          ["inner_compute$mux_pipelined_i3143i43_i976.bit0","inner_compute$fp_gt_i3143i41_i258.O1"],
          ["inner_compute$mux_pipelined_i3141i50_i976.O0","inner_compute$fp_gt_i3143i41_i258.data0"],
          ["self.clk","inner_compute$fp_lt_i3141i48_i1697.CLK"],
          ["inner_compute$mux_pipelined_i3141i50_i976.bit0","inner_compute$fp_lt_i3141i48_i1697.O1"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read.0","inner_compute$fp_lt_i3141i48_i1697.data0"],
          ["self.clk","inner_compute$i3150.clk"],
          ["inner_compute$mux_pipelined_i3143i43_i976.data1","inner_compute$i3150.out"],
          ["self.clk","inner_compute$i3151.clk"],
          ["inner_compute$mux_pipelined_i3141i50_i976.O0","inner_compute$i3151.in"],
          ["inner_compute$mux_pipelined_i3143i43_i976.data0","inner_compute$i3151.out"],
          ["self.clk","inner_compute$i3152.clk"],
          ["inner_compute$mux_pipelined_i3141i50_i976.data1","inner_compute$i3152.out"],
          ["self.clk","inner_compute$i3153.clk"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_1_read.0","inner_compute$i3153.in"],
          ["inner_compute$mux_pipelined_i3141i50_i976.data0","inner_compute$i3153.out"],
          ["self.clk","inner_compute$mux_pipelined_i3141i50_i976.CLK"],
          ["self.clk","inner_compute$mux_pipelined_i3143i43_i976.CLK"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_1_write.0","inner_compute$mux_pipelined_i3143i43_i976.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "inner_compute$c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "inner_compute$const_pipelined_i3167_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$const_pipelined_i3169_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$fp_gt_i3165i41_i258":{
            "modref":"global.PE"
          },
          "inner_compute$fp_lt_i3163i48_i1697":{
            "modref":"global.PE"
          },
          "inner_compute$i3172":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3173":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3174":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3175":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$mux_pipelined_i3163i50_i976":{
            "modref":"global.PE"
          },
          "inner_compute$mux_pipelined_i3165i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$mux_pipelined_i3165i43_i976.inst","inner_compute$c0.out"],
          ["inner_compute$mux_pipelined_i3163i50_i976.inst","inner_compute$c1.out"],
          ["inner_compute$fp_gt_i3165i41_i258.clk_en","inner_compute$c10.out"],
          ["inner_compute$mux_pipelined_i3165i43_i976.clk_en","inner_compute$c11.out"],
          ["inner_compute$const_pipelined_i3167_i2506.inst","inner_compute$c2.out"],
          ["inner_compute$const_pipelined_i3167_i2506.clk_en","inner_compute$c3.out"],
          ["inner_compute$fp_lt_i3163i48_i1697.inst","inner_compute$c4.out"],
          ["inner_compute$fp_lt_i3163i48_i1697.clk_en","inner_compute$c5.out"],
          ["inner_compute$mux_pipelined_i3163i50_i976.clk_en","inner_compute$c6.out"],
          ["inner_compute$const_pipelined_i3169_i2506.inst","inner_compute$c7.out"],
          ["inner_compute$const_pipelined_i3169_i2506.clk_en","inner_compute$c8.out"],
          ["inner_compute$fp_gt_i3165i41_i258.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$const_pipelined_i3167_i2506.CLK"],
          ["inner_compute$fp_lt_i3163i48_i1697.data1","inner_compute$const_pipelined_i3167_i2506.O0"],
          ["inner_compute$i3174.in","inner_compute$const_pipelined_i3167_i2506.O0"],
          ["self.clk","inner_compute$const_pipelined_i3169_i2506.CLK"],
          ["inner_compute$fp_gt_i3165i41_i258.data1","inner_compute$const_pipelined_i3169_i2506.O0"],
          ["inner_compute$i3172.in","inner_compute$const_pipelined_i3169_i2506.O0"],
          ["self.clk","inner_compute$fp_gt_i3165i41_i258.CLK"],
          ["inner_compute$mux_pipelined_i3165i43_i976.bit0","inner_compute$fp_gt_i3165i41_i258.O1"],
          ["inner_compute$mux_pipelined_i3163i50_i976.O0","inner_compute$fp_gt_i3165i41_i258.data0"],
          ["self.clk","inner_compute$fp_lt_i3163i48_i1697.CLK"],
          ["inner_compute$mux_pipelined_i3163i50_i976.bit0","inner_compute$fp_lt_i3163i48_i1697.O1"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read.0","inner_compute$fp_lt_i3163i48_i1697.data0"],
          ["self.clk","inner_compute$i3172.clk"],
          ["inner_compute$mux_pipelined_i3165i43_i976.data1","inner_compute$i3172.out"],
          ["self.clk","inner_compute$i3173.clk"],
          ["inner_compute$mux_pipelined_i3163i50_i976.O0","inner_compute$i3173.in"],
          ["inner_compute$mux_pipelined_i3165i43_i976.data0","inner_compute$i3173.out"],
          ["self.clk","inner_compute$i3174.clk"],
          ["inner_compute$mux_pipelined_i3163i50_i976.data1","inner_compute$i3174.out"],
          ["self.clk","inner_compute$i3175.clk"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_2_read.0","inner_compute$i3175.in"],
          ["inner_compute$mux_pipelined_i3163i50_i976.data0","inner_compute$i3175.out"],
          ["self.clk","inner_compute$mux_pipelined_i3163i50_i976.CLK"],
          ["self.clk","inner_compute$mux_pipelined_i3165i43_i976.CLK"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_2_write.0","inner_compute$mux_pipelined_i3165i43_i976.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "inner_compute$c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "inner_compute$c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "inner_compute$c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "inner_compute$c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "inner_compute$const_pipelined_i3189_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$const_pipelined_i3191_i2506":{
            "modref":"global.PE"
          },
          "inner_compute$fp_gt_i3187i41_i258":{
            "modref":"global.PE"
          },
          "inner_compute$fp_lt_i3185i48_i1697":{
            "modref":"global.PE"
          },
          "inner_compute$i3194":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3195":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3196":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i3197":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$mux_pipelined_i3185i50_i976":{
            "modref":"global.PE"
          },
          "inner_compute$mux_pipelined_i3187i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$mux_pipelined_i3187i43_i976.inst","inner_compute$c0.out"],
          ["inner_compute$mux_pipelined_i3185i50_i976.inst","inner_compute$c1.out"],
          ["inner_compute$fp_gt_i3187i41_i258.clk_en","inner_compute$c10.out"],
          ["inner_compute$mux_pipelined_i3187i43_i976.clk_en","inner_compute$c11.out"],
          ["inner_compute$const_pipelined_i3189_i2506.inst","inner_compute$c2.out"],
          ["inner_compute$const_pipelined_i3189_i2506.clk_en","inner_compute$c3.out"],
          ["inner_compute$fp_lt_i3185i48_i1697.inst","inner_compute$c4.out"],
          ["inner_compute$fp_lt_i3185i48_i1697.clk_en","inner_compute$c5.out"],
          ["inner_compute$mux_pipelined_i3185i50_i976.clk_en","inner_compute$c6.out"],
          ["inner_compute$const_pipelined_i3191_i2506.inst","inner_compute$c7.out"],
          ["inner_compute$const_pipelined_i3191_i2506.clk_en","inner_compute$c8.out"],
          ["inner_compute$fp_gt_i3187i41_i258.inst","inner_compute$c9.out"],
          ["self.clk","inner_compute$const_pipelined_i3189_i2506.CLK"],
          ["inner_compute$fp_lt_i3185i48_i1697.data1","inner_compute$const_pipelined_i3189_i2506.O0"],
          ["inner_compute$i3196.in","inner_compute$const_pipelined_i3189_i2506.O0"],
          ["self.clk","inner_compute$const_pipelined_i3191_i2506.CLK"],
          ["inner_compute$fp_gt_i3187i41_i258.data1","inner_compute$const_pipelined_i3191_i2506.O0"],
          ["inner_compute$i3194.in","inner_compute$const_pipelined_i3191_i2506.O0"],
          ["self.clk","inner_compute$fp_gt_i3187i41_i258.CLK"],
          ["inner_compute$mux_pipelined_i3187i43_i976.bit0","inner_compute$fp_gt_i3187i41_i258.O1"],
          ["inner_compute$mux_pipelined_i3185i50_i976.O0","inner_compute$fp_gt_i3187i41_i258.data0"],
          ["self.clk","inner_compute$fp_lt_i3185i48_i1697.CLK"],
          ["inner_compute$mux_pipelined_i3185i50_i976.bit0","inner_compute$fp_lt_i3185i48_i1697.O1"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read.0","inner_compute$fp_lt_i3185i48_i1697.data0"],
          ["self.clk","inner_compute$i3194.clk"],
          ["inner_compute$mux_pipelined_i3187i43_i976.data1","inner_compute$i3194.out"],
          ["self.clk","inner_compute$i3195.clk"],
          ["inner_compute$mux_pipelined_i3185i50_i976.O0","inner_compute$i3195.in"],
          ["inner_compute$mux_pipelined_i3187i43_i976.data0","inner_compute$i3195.out"],
          ["self.clk","inner_compute$i3196.clk"],
          ["inner_compute$mux_pipelined_i3185i50_i976.data1","inner_compute$i3196.out"],
          ["self.clk","inner_compute$i3197.clk"],
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_3_read.0","inner_compute$i3197.in"],
          ["inner_compute$mux_pipelined_i3185i50_i976.data0","inner_compute$i3197.out"],
          ["self.clk","inner_compute$mux_pipelined_i3185i50_i976.CLK"],
          ["self.clk","inner_compute$mux_pipelined_i3187i43_i976.CLK"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_3_write.0","inner_compute$mux_pipelined_i3187i43_i976.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_bias_cgra_stencil":{
        "type":["Record",[
          ["in0_bias_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_bias_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_bias_cgra_stencil","self.in0_bias_glb_stencil.0"]
        ]
      },
      "hcompute_bias_glb_stencil":{
        "type":["Record",[
          ["in0_bias_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_bias_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_bias_glb_stencil","self.in0_bias_host_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_3":{
        "type":["Record",[
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_1":{
        "type":["Record",[
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_2":{
        "type":["Record",[
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil_3":{
        "type":["Record",[
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_1":{
        "type":["Record",[
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_2":{
        "type":["Record",[
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil_3":{
        "type":["Record",[
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_input_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_1":{
        "type":["Record",[
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_2":{
        "type":["Record",[
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil_3":{
        "type":["Record",[
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_1":{
        "type":["Record",[
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_2":{
        "type":["Record",[
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil_3":{
        "type":["Record",[
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_kernel_glb_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2668_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2669_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2670_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2671_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2656_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2659_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2662_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2667_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2671_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2656_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2667_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2667_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2668_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2669_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2670_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2671_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2656_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2670_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2659_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2659_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2669_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2662_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2662_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2668_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2668_i1940.CLK"],
          ["float_DW_fp_add_i2669_i1940.data1","float_DW_fp_add_i2668_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2668_i1940.data0"],
          ["float_DW_fp_mul_i2667_i2104.O0","float_DW_fp_add_i2668_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2669_i1940.CLK"],
          ["float_DW_fp_add_i2670_i1940.data1","float_DW_fp_add_i2669_i1940.O0"],
          ["float_DW_fp_mul_i2662_i2104.O0","float_DW_fp_add_i2669_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2670_i1940.CLK"],
          ["float_DW_fp_add_i2671_i1940.data1","float_DW_fp_add_i2670_i1940.O0"],
          ["float_DW_fp_mul_i2659_i2104.O0","float_DW_fp_add_i2670_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2671_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2671_i1940.O0"],
          ["float_DW_fp_mul_i2656_i2104.O0","float_DW_fp_add_i2671_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2656_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2656_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2656_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2659_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2659_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2659_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2662_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2662_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2662_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2667_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2667_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2667_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2696_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2697_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2698_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2699_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2684_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2687_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2690_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2695_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2699_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2684_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2695_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2695_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2696_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2697_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2698_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2699_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2684_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2698_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2687_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2687_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2697_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2690_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2690_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2696_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2696_i1940.CLK"],
          ["float_DW_fp_add_i2697_i1940.data1","float_DW_fp_add_i2696_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2696_i1940.data0"],
          ["float_DW_fp_mul_i2695_i2104.O0","float_DW_fp_add_i2696_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2697_i1940.CLK"],
          ["float_DW_fp_add_i2698_i1940.data1","float_DW_fp_add_i2697_i1940.O0"],
          ["float_DW_fp_mul_i2690_i2104.O0","float_DW_fp_add_i2697_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2698_i1940.CLK"],
          ["float_DW_fp_add_i2699_i1940.data1","float_DW_fp_add_i2698_i1940.O0"],
          ["float_DW_fp_mul_i2687_i2104.O0","float_DW_fp_add_i2698_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2699_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2699_i1940.O0"],
          ["float_DW_fp_mul_i2684_i2104.O0","float_DW_fp_add_i2699_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2684_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2684_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2684_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2687_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2687_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2687_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2690_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2690_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2690_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2695_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2695_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2695_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2724_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2725_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2726_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2727_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2712_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2715_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2718_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2723_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2727_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2712_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2723_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2723_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2724_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2725_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2726_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2727_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2712_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2726_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2715_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2715_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2725_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2718_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2718_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2724_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2724_i1940.CLK"],
          ["float_DW_fp_add_i2725_i1940.data1","float_DW_fp_add_i2724_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2724_i1940.data0"],
          ["float_DW_fp_mul_i2723_i2104.O0","float_DW_fp_add_i2724_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2725_i1940.CLK"],
          ["float_DW_fp_add_i2726_i1940.data1","float_DW_fp_add_i2725_i1940.O0"],
          ["float_DW_fp_mul_i2718_i2104.O0","float_DW_fp_add_i2725_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2726_i1940.CLK"],
          ["float_DW_fp_add_i2727_i1940.data1","float_DW_fp_add_i2726_i1940.O0"],
          ["float_DW_fp_mul_i2715_i2104.O0","float_DW_fp_add_i2726_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2727_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2727_i1940.O0"],
          ["float_DW_fp_mul_i2712_i2104.O0","float_DW_fp_add_i2727_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2712_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2712_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2712_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2715_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2715_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2715_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2718_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2718_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2718_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2723_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2723_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2723_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_19":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2752_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2753_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2754_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2755_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2740_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2743_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2746_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2751_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2755_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2740_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2751_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2751_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2752_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2753_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2754_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2755_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2740_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2754_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2743_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2743_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2753_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2746_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2746_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2752_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2752_i1940.CLK"],
          ["float_DW_fp_add_i2753_i1940.data1","float_DW_fp_add_i2752_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2752_i1940.data0"],
          ["float_DW_fp_mul_i2751_i2104.O0","float_DW_fp_add_i2752_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2753_i1940.CLK"],
          ["float_DW_fp_add_i2754_i1940.data1","float_DW_fp_add_i2753_i1940.O0"],
          ["float_DW_fp_mul_i2746_i2104.O0","float_DW_fp_add_i2753_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2754_i1940.CLK"],
          ["float_DW_fp_add_i2755_i1940.data1","float_DW_fp_add_i2754_i1940.O0"],
          ["float_DW_fp_mul_i2743_i2104.O0","float_DW_fp_add_i2754_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2755_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2755_i1940.O0"],
          ["float_DW_fp_mul_i2740_i2104.O0","float_DW_fp_add_i2755_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2740_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2740_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2740_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2743_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2743_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2743_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2746_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2746_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2746_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2751_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2751_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2751_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2782_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2783_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2784_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2785_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2770_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2773_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2776_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2781_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2785_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2770_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2781_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2781_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2782_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2783_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2784_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2785_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2770_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2784_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2773_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2773_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2783_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2776_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2776_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2782_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2782_i1940.CLK"],
          ["float_DW_fp_add_i2783_i1940.data1","float_DW_fp_add_i2782_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2782_i1940.data0"],
          ["float_DW_fp_mul_i2781_i2104.O0","float_DW_fp_add_i2782_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2783_i1940.CLK"],
          ["float_DW_fp_add_i2784_i1940.data1","float_DW_fp_add_i2783_i1940.O0"],
          ["float_DW_fp_mul_i2776_i2104.O0","float_DW_fp_add_i2783_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2784_i1940.CLK"],
          ["float_DW_fp_add_i2785_i1940.data1","float_DW_fp_add_i2784_i1940.O0"],
          ["float_DW_fp_mul_i2773_i2104.O0","float_DW_fp_add_i2784_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2785_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2785_i1940.O0"],
          ["float_DW_fp_mul_i2770_i2104.O0","float_DW_fp_add_i2785_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2770_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2770_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2770_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2773_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2773_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2773_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2776_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2776_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2776_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2781_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2781_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2781_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2810_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2811_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2812_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2813_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2798_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2801_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2804_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2809_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2813_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2798_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2809_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2809_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2810_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2811_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2812_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2813_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2798_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2812_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2801_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2801_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2811_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2804_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2804_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2810_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2810_i1940.CLK"],
          ["float_DW_fp_add_i2811_i1940.data1","float_DW_fp_add_i2810_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2810_i1940.data0"],
          ["float_DW_fp_mul_i2809_i2104.O0","float_DW_fp_add_i2810_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2811_i1940.CLK"],
          ["float_DW_fp_add_i2812_i1940.data1","float_DW_fp_add_i2811_i1940.O0"],
          ["float_DW_fp_mul_i2804_i2104.O0","float_DW_fp_add_i2811_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2812_i1940.CLK"],
          ["float_DW_fp_add_i2813_i1940.data1","float_DW_fp_add_i2812_i1940.O0"],
          ["float_DW_fp_mul_i2801_i2104.O0","float_DW_fp_add_i2812_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2813_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2813_i1940.O0"],
          ["float_DW_fp_mul_i2798_i2104.O0","float_DW_fp_add_i2813_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2798_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2798_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2798_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2801_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2801_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2801_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2804_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2804_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2804_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2809_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2809_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2809_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_22":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2838_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2839_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2840_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2841_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2826_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2829_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2832_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2837_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2841_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2826_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2837_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2837_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2838_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2839_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2840_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2841_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2826_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2840_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2829_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2829_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2839_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2832_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2832_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2838_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2838_i1940.CLK"],
          ["float_DW_fp_add_i2839_i1940.data1","float_DW_fp_add_i2838_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2838_i1940.data0"],
          ["float_DW_fp_mul_i2837_i2104.O0","float_DW_fp_add_i2838_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2839_i1940.CLK"],
          ["float_DW_fp_add_i2840_i1940.data1","float_DW_fp_add_i2839_i1940.O0"],
          ["float_DW_fp_mul_i2832_i2104.O0","float_DW_fp_add_i2839_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2840_i1940.CLK"],
          ["float_DW_fp_add_i2841_i1940.data1","float_DW_fp_add_i2840_i1940.O0"],
          ["float_DW_fp_mul_i2829_i2104.O0","float_DW_fp_add_i2840_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2841_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2841_i1940.O0"],
          ["float_DW_fp_mul_i2826_i2104.O0","float_DW_fp_add_i2841_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2826_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2826_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2826_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2829_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2829_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2829_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2832_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2832_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2832_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2837_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2837_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2837_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2866_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2867_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2868_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2869_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2854_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2857_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2860_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2865_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2869_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2854_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2865_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2865_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2866_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2867_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2868_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2869_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2854_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2868_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2857_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2857_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2867_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2860_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2860_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2866_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2866_i1940.CLK"],
          ["float_DW_fp_add_i2867_i1940.data1","float_DW_fp_add_i2866_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2866_i1940.data0"],
          ["float_DW_fp_mul_i2865_i2104.O0","float_DW_fp_add_i2866_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2867_i1940.CLK"],
          ["float_DW_fp_add_i2868_i1940.data1","float_DW_fp_add_i2867_i1940.O0"],
          ["float_DW_fp_mul_i2860_i2104.O0","float_DW_fp_add_i2867_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2868_i1940.CLK"],
          ["float_DW_fp_add_i2869_i1940.data1","float_DW_fp_add_i2868_i1940.O0"],
          ["float_DW_fp_mul_i2857_i2104.O0","float_DW_fp_add_i2868_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2869_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2869_i1940.O0"],
          ["float_DW_fp_mul_i2854_i2104.O0","float_DW_fp_add_i2869_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2854_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2854_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2854_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2857_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2857_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2857_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2860_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2860_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2860_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2865_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2865_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2865_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2894_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2895_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2896_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2897_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2882_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2885_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2888_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2893_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2897_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2882_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2893_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2893_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2894_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2895_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2896_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2897_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2882_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2896_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2885_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2885_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2895_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2888_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2888_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2894_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2894_i1940.CLK"],
          ["float_DW_fp_add_i2895_i1940.data1","float_DW_fp_add_i2894_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2894_i1940.data0"],
          ["float_DW_fp_mul_i2893_i2104.O0","float_DW_fp_add_i2894_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2895_i1940.CLK"],
          ["float_DW_fp_add_i2896_i1940.data1","float_DW_fp_add_i2895_i1940.O0"],
          ["float_DW_fp_mul_i2888_i2104.O0","float_DW_fp_add_i2895_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2896_i1940.CLK"],
          ["float_DW_fp_add_i2897_i1940.data1","float_DW_fp_add_i2896_i1940.O0"],
          ["float_DW_fp_mul_i2885_i2104.O0","float_DW_fp_add_i2896_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2897_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2897_i1940.O0"],
          ["float_DW_fp_mul_i2882_i2104.O0","float_DW_fp_add_i2897_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2882_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2882_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2882_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2885_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2885_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2885_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2888_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2888_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2888_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2893_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2893_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2893_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2922_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2923_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2924_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2925_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2910_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2913_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2916_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2921_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2925_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2910_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2921_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2921_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2922_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2923_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2924_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2925_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2910_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2924_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2913_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2913_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2923_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2916_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2916_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2922_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2922_i1940.CLK"],
          ["float_DW_fp_add_i2923_i1940.data1","float_DW_fp_add_i2922_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2922_i1940.data0"],
          ["float_DW_fp_mul_i2921_i2104.O0","float_DW_fp_add_i2922_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2923_i1940.CLK"],
          ["float_DW_fp_add_i2924_i1940.data1","float_DW_fp_add_i2923_i1940.O0"],
          ["float_DW_fp_mul_i2916_i2104.O0","float_DW_fp_add_i2923_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2924_i1940.CLK"],
          ["float_DW_fp_add_i2925_i1940.data1","float_DW_fp_add_i2924_i1940.O0"],
          ["float_DW_fp_mul_i2913_i2104.O0","float_DW_fp_add_i2924_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2925_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2925_i1940.O0"],
          ["float_DW_fp_mul_i2910_i2104.O0","float_DW_fp_add_i2925_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2910_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2910_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2910_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2913_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2913_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2913_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2916_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2916_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2916_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2921_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2921_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2921_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2950_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2951_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2952_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2953_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2938_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2941_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2944_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2949_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2953_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2938_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2949_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2949_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2950_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2951_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2952_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2953_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2938_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2952_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2941_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2941_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2951_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2944_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2944_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2950_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2950_i1940.CLK"],
          ["float_DW_fp_add_i2951_i1940.data1","float_DW_fp_add_i2950_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2950_i1940.data0"],
          ["float_DW_fp_mul_i2949_i2104.O0","float_DW_fp_add_i2950_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2951_i1940.CLK"],
          ["float_DW_fp_add_i2952_i1940.data1","float_DW_fp_add_i2951_i1940.O0"],
          ["float_DW_fp_mul_i2944_i2104.O0","float_DW_fp_add_i2951_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2952_i1940.CLK"],
          ["float_DW_fp_add_i2953_i1940.data1","float_DW_fp_add_i2952_i1940.O0"],
          ["float_DW_fp_mul_i2941_i2104.O0","float_DW_fp_add_i2952_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2953_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2953_i1940.O0"],
          ["float_DW_fp_mul_i2938_i2104.O0","float_DW_fp_add_i2953_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2938_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2938_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2938_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2941_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2941_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2941_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2944_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2944_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2944_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2949_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2949_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2949_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_27":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i2978_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2979_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2980_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i2981_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2966_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2969_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2972_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2977_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i2981_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2966_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i2977_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i2977_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i2978_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i2979_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i2980_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i2981_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2966_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i2980_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2969_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2969_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i2979_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i2972_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i2972_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i2978_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i2978_i1940.CLK"],
          ["float_DW_fp_add_i2979_i1940.data1","float_DW_fp_add_i2978_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i2978_i1940.data0"],
          ["float_DW_fp_mul_i2977_i2104.O0","float_DW_fp_add_i2978_i1940.data1"],
          ["self.clk","float_DW_fp_add_i2979_i1940.CLK"],
          ["float_DW_fp_add_i2980_i1940.data1","float_DW_fp_add_i2979_i1940.O0"],
          ["float_DW_fp_mul_i2972_i2104.O0","float_DW_fp_add_i2979_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2980_i1940.CLK"],
          ["float_DW_fp_add_i2981_i1940.data1","float_DW_fp_add_i2980_i1940.O0"],
          ["float_DW_fp_mul_i2969_i2104.O0","float_DW_fp_add_i2980_i1940.data0"],
          ["self.clk","float_DW_fp_add_i2981_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i2981_i1940.O0"],
          ["float_DW_fp_mul_i2966_i2104.O0","float_DW_fp_add_i2981_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2966_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2966_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2966_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2969_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2969_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2969_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2972_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i2972_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i2972_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2977_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i2977_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i2977_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_28":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i3006_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3007_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3008_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3009_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2994_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i2997_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3000_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3005_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i3009_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i2994_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i3005_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i3005_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i3006_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i3007_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i3008_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i3009_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i2994_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i3008_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i2997_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i2997_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i3007_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i3000_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i3000_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i3006_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i3006_i1940.CLK"],
          ["float_DW_fp_add_i3007_i1940.data1","float_DW_fp_add_i3006_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i3006_i1940.data0"],
          ["float_DW_fp_mul_i3005_i2104.O0","float_DW_fp_add_i3006_i1940.data1"],
          ["self.clk","float_DW_fp_add_i3007_i1940.CLK"],
          ["float_DW_fp_add_i3008_i1940.data1","float_DW_fp_add_i3007_i1940.O0"],
          ["float_DW_fp_mul_i3000_i2104.O0","float_DW_fp_add_i3007_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3008_i1940.CLK"],
          ["float_DW_fp_add_i3009_i1940.data1","float_DW_fp_add_i3008_i1940.O0"],
          ["float_DW_fp_mul_i2997_i2104.O0","float_DW_fp_add_i3008_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3009_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i3009_i1940.O0"],
          ["float_DW_fp_mul_i2994_i2104.O0","float_DW_fp_add_i3009_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i2994_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i2994_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i2994_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i2997_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i2997_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i2997_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3000_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i3000_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i3000_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3005_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i3005_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i3005_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_29":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i3034_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3035_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3036_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3037_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3022_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3025_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3028_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3033_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i3037_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i3022_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i3033_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i3033_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i3034_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i3035_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i3036_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i3037_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i3022_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i3036_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i3025_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i3025_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i3035_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i3028_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i3028_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i3034_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i3034_i1940.CLK"],
          ["float_DW_fp_add_i3035_i1940.data1","float_DW_fp_add_i3034_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i3034_i1940.data0"],
          ["float_DW_fp_mul_i3033_i2104.O0","float_DW_fp_add_i3034_i1940.data1"],
          ["self.clk","float_DW_fp_add_i3035_i1940.CLK"],
          ["float_DW_fp_add_i3036_i1940.data1","float_DW_fp_add_i3035_i1940.O0"],
          ["float_DW_fp_mul_i3028_i2104.O0","float_DW_fp_add_i3035_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3036_i1940.CLK"],
          ["float_DW_fp_add_i3037_i1940.data1","float_DW_fp_add_i3036_i1940.O0"],
          ["float_DW_fp_mul_i3025_i2104.O0","float_DW_fp_add_i3036_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3037_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i3037_i1940.O0"],
          ["float_DW_fp_mul_i3022_i2104.O0","float_DW_fp_add_i3037_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i3022_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i3022_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i3022_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3025_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i3025_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i3025_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3028_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i3028_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i3028_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3033_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i3033_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i3033_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i3064_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3065_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3066_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3067_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3052_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3055_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3058_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3063_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i3067_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i3052_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i3063_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i3063_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i3064_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i3065_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i3066_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i3067_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i3052_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i3066_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i3055_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i3055_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i3065_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i3058_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i3058_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i3064_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i3064_i1940.CLK"],
          ["float_DW_fp_add_i3065_i1940.data1","float_DW_fp_add_i3064_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i3064_i1940.data0"],
          ["float_DW_fp_mul_i3063_i2104.O0","float_DW_fp_add_i3064_i1940.data1"],
          ["self.clk","float_DW_fp_add_i3065_i1940.CLK"],
          ["float_DW_fp_add_i3066_i1940.data1","float_DW_fp_add_i3065_i1940.O0"],
          ["float_DW_fp_mul_i3058_i2104.O0","float_DW_fp_add_i3065_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3066_i1940.CLK"],
          ["float_DW_fp_add_i3067_i1940.data1","float_DW_fp_add_i3066_i1940.O0"],
          ["float_DW_fp_mul_i3055_i2104.O0","float_DW_fp_add_i3066_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3067_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i3067_i1940.O0"],
          ["float_DW_fp_mul_i3052_i2104.O0","float_DW_fp_add_i3067_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i3052_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i3052_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i3052_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3055_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i3055_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i3055_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3058_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i3058_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i3058_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3063_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i3063_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i3063_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_input_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c12":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c13":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c15":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800060000e"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h000000000018000600002"]}
          },
          "float_DW_fp_add_i3092_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3093_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3094_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_add_i3095_i1940":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3080_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3083_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3086_i2104":{
            "modref":"global.PE"
          },
          "float_DW_fp_mul_i3091_i2104":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["float_DW_fp_add_i3095_i1940.inst","c0.out"],
          ["float_DW_fp_mul_i3080_i2104.inst","c1.out"],
          ["float_DW_fp_mul_i3091_i2104.inst","c10.out"],
          ["float_DW_fp_mul_i3091_i2104.clk_en","c11.out"],
          ["float_DW_fp_add_i3092_i1940.clk_en","c12.out"],
          ["float_DW_fp_add_i3093_i1940.clk_en","c13.out"],
          ["float_DW_fp_add_i3094_i1940.clk_en","c14.out"],
          ["float_DW_fp_add_i3095_i1940.clk_en","c15.out"],
          ["float_DW_fp_mul_i3080_i2104.clk_en","c2.out"],
          ["float_DW_fp_add_i3094_i1940.inst","c3.out"],
          ["float_DW_fp_mul_i3083_i2104.inst","c4.out"],
          ["float_DW_fp_mul_i3083_i2104.clk_en","c5.out"],
          ["float_DW_fp_add_i3093_i1940.inst","c6.out"],
          ["float_DW_fp_mul_i3086_i2104.inst","c7.out"],
          ["float_DW_fp_mul_i3086_i2104.clk_en","c8.out"],
          ["float_DW_fp_add_i3092_i1940.inst","c9.out"],
          ["self.clk","float_DW_fp_add_i3092_i1940.CLK"],
          ["float_DW_fp_add_i3093_i1940.data1","float_DW_fp_add_i3092_i1940.O0"],
          ["self.in2_output_cgra_stencil.0","float_DW_fp_add_i3092_i1940.data0"],
          ["float_DW_fp_mul_i3091_i2104.O0","float_DW_fp_add_i3092_i1940.data1"],
          ["self.clk","float_DW_fp_add_i3093_i1940.CLK"],
          ["float_DW_fp_add_i3094_i1940.data1","float_DW_fp_add_i3093_i1940.O0"],
          ["float_DW_fp_mul_i3086_i2104.O0","float_DW_fp_add_i3093_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3094_i1940.CLK"],
          ["float_DW_fp_add_i3095_i1940.data1","float_DW_fp_add_i3094_i1940.O0"],
          ["float_DW_fp_mul_i3083_i2104.O0","float_DW_fp_add_i3094_i1940.data0"],
          ["self.clk","float_DW_fp_add_i3095_i1940.CLK"],
          ["self.out_output_cgra_stencil","float_DW_fp_add_i3095_i1940.O0"],
          ["float_DW_fp_mul_i3080_i2104.O0","float_DW_fp_add_i3095_i1940.data0"],
          ["self.clk","float_DW_fp_mul_i3080_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.0","float_DW_fp_mul_i3080_i2104.data0"],
          ["self.in0_input_cgra_stencil.0","float_DW_fp_mul_i3080_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3083_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.1","float_DW_fp_mul_i3083_i2104.data0"],
          ["self.in0_input_cgra_stencil.1","float_DW_fp_mul_i3083_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3086_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.2","float_DW_fp_mul_i3086_i2104.data0"],
          ["self.in0_input_cgra_stencil.2","float_DW_fp_mul_i3086_i2104.data1"],
          ["self.clk","float_DW_fp_mul_i3091_i2104.CLK"],
          ["self.in1_kernel_cgra_stencil.3","float_DW_fp_mul_i3091_i2104.data0"],
          ["self.in0_input_cgra_stencil.3","float_DW_fp_mul_i3091_i2104.data1"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["in0_bias_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_bias_cgra_stencil.0"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_glb_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "const_pipelined_i3123_i2506":{
            "modref":"global.PE"
          },
          "const_pipelined_i3125_i2506":{
            "modref":"global.PE"
          },
          "fp_gt_i3121i41_i258":{
            "modref":"global.PE"
          },
          "fp_lt_i3119i48_i1697":{
            "modref":"global.PE"
          },
          "i3128":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3129":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3130":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3131":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "mux_pipelined_i3119i50_i976":{
            "modref":"global.PE"
          },
          "mux_pipelined_i3121i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["mux_pipelined_i3121i43_i976.inst","c0.out"],
          ["mux_pipelined_i3119i50_i976.inst","c1.out"],
          ["fp_gt_i3121i41_i258.clk_en","c10.out"],
          ["mux_pipelined_i3121i43_i976.clk_en","c11.out"],
          ["const_pipelined_i3123_i2506.inst","c2.out"],
          ["const_pipelined_i3123_i2506.clk_en","c3.out"],
          ["fp_lt_i3119i48_i1697.inst","c4.out"],
          ["fp_lt_i3119i48_i1697.clk_en","c5.out"],
          ["mux_pipelined_i3119i50_i976.clk_en","c6.out"],
          ["const_pipelined_i3125_i2506.inst","c7.out"],
          ["const_pipelined_i3125_i2506.clk_en","c8.out"],
          ["fp_gt_i3121i41_i258.inst","c9.out"],
          ["self.clk","const_pipelined_i3123_i2506.CLK"],
          ["fp_lt_i3119i48_i1697.data1","const_pipelined_i3123_i2506.O0"],
          ["i3130.in","const_pipelined_i3123_i2506.O0"],
          ["self.clk","const_pipelined_i3125_i2506.CLK"],
          ["fp_gt_i3121i41_i258.data1","const_pipelined_i3125_i2506.O0"],
          ["i3128.in","const_pipelined_i3125_i2506.O0"],
          ["self.clk","fp_gt_i3121i41_i258.CLK"],
          ["mux_pipelined_i3121i43_i976.bit0","fp_gt_i3121i41_i258.O1"],
          ["mux_pipelined_i3119i50_i976.O0","fp_gt_i3121i41_i258.data0"],
          ["self.clk","fp_lt_i3119i48_i1697.CLK"],
          ["mux_pipelined_i3119i50_i976.bit0","fp_lt_i3119i48_i1697.O1"],
          ["self.in0_output_cgra_stencil.0","fp_lt_i3119i48_i1697.data0"],
          ["self.clk","i3128.clk"],
          ["mux_pipelined_i3121i43_i976.data1","i3128.out"],
          ["self.clk","i3129.clk"],
          ["mux_pipelined_i3119i50_i976.O0","i3129.in"],
          ["mux_pipelined_i3121i43_i976.data0","i3129.out"],
          ["self.clk","i3130.clk"],
          ["mux_pipelined_i3119i50_i976.data1","i3130.out"],
          ["self.clk","i3131.clk"],
          ["self.in0_output_cgra_stencil.0","i3131.in"],
          ["mux_pipelined_i3119i50_i976.data0","i3131.out"],
          ["self.clk","mux_pipelined_i3119i50_i976.CLK"],
          ["self.clk","mux_pipelined_i3121i43_i976.CLK"],
          ["self.out_output_glb_stencil","mux_pipelined_i3121i43_i976.O0"]
        ]
      },
      "hcompute_output_glb_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_glb_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "const_pipelined_i3145_i2506":{
            "modref":"global.PE"
          },
          "const_pipelined_i3147_i2506":{
            "modref":"global.PE"
          },
          "fp_gt_i3143i41_i258":{
            "modref":"global.PE"
          },
          "fp_lt_i3141i48_i1697":{
            "modref":"global.PE"
          },
          "i3150":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3151":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3152":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3153":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "mux_pipelined_i3141i50_i976":{
            "modref":"global.PE"
          },
          "mux_pipelined_i3143i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["mux_pipelined_i3143i43_i976.inst","c0.out"],
          ["mux_pipelined_i3141i50_i976.inst","c1.out"],
          ["fp_gt_i3143i41_i258.clk_en","c10.out"],
          ["mux_pipelined_i3143i43_i976.clk_en","c11.out"],
          ["const_pipelined_i3145_i2506.inst","c2.out"],
          ["const_pipelined_i3145_i2506.clk_en","c3.out"],
          ["fp_lt_i3141i48_i1697.inst","c4.out"],
          ["fp_lt_i3141i48_i1697.clk_en","c5.out"],
          ["mux_pipelined_i3141i50_i976.clk_en","c6.out"],
          ["const_pipelined_i3147_i2506.inst","c7.out"],
          ["const_pipelined_i3147_i2506.clk_en","c8.out"],
          ["fp_gt_i3143i41_i258.inst","c9.out"],
          ["self.clk","const_pipelined_i3145_i2506.CLK"],
          ["fp_lt_i3141i48_i1697.data1","const_pipelined_i3145_i2506.O0"],
          ["i3152.in","const_pipelined_i3145_i2506.O0"],
          ["self.clk","const_pipelined_i3147_i2506.CLK"],
          ["fp_gt_i3143i41_i258.data1","const_pipelined_i3147_i2506.O0"],
          ["i3150.in","const_pipelined_i3147_i2506.O0"],
          ["self.clk","fp_gt_i3143i41_i258.CLK"],
          ["mux_pipelined_i3143i43_i976.bit0","fp_gt_i3143i41_i258.O1"],
          ["mux_pipelined_i3141i50_i976.O0","fp_gt_i3143i41_i258.data0"],
          ["self.clk","fp_lt_i3141i48_i1697.CLK"],
          ["mux_pipelined_i3141i50_i976.bit0","fp_lt_i3141i48_i1697.O1"],
          ["self.in0_output_cgra_stencil.0","fp_lt_i3141i48_i1697.data0"],
          ["self.clk","i3150.clk"],
          ["mux_pipelined_i3143i43_i976.data1","i3150.out"],
          ["self.clk","i3151.clk"],
          ["mux_pipelined_i3141i50_i976.O0","i3151.in"],
          ["mux_pipelined_i3143i43_i976.data0","i3151.out"],
          ["self.clk","i3152.clk"],
          ["mux_pipelined_i3141i50_i976.data1","i3152.out"],
          ["self.clk","i3153.clk"],
          ["self.in0_output_cgra_stencil.0","i3153.in"],
          ["mux_pipelined_i3141i50_i976.data0","i3153.out"],
          ["self.clk","mux_pipelined_i3141i50_i976.CLK"],
          ["self.clk","mux_pipelined_i3143i43_i976.CLK"],
          ["self.out_output_glb_stencil","mux_pipelined_i3143i43_i976.O0"]
        ]
      },
      "hcompute_output_glb_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_glb_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "const_pipelined_i3167_i2506":{
            "modref":"global.PE"
          },
          "const_pipelined_i3169_i2506":{
            "modref":"global.PE"
          },
          "fp_gt_i3165i41_i258":{
            "modref":"global.PE"
          },
          "fp_lt_i3163i48_i1697":{
            "modref":"global.PE"
          },
          "i3172":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3173":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3174":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3175":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "mux_pipelined_i3163i50_i976":{
            "modref":"global.PE"
          },
          "mux_pipelined_i3165i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["mux_pipelined_i3165i43_i976.inst","c0.out"],
          ["mux_pipelined_i3163i50_i976.inst","c1.out"],
          ["fp_gt_i3165i41_i258.clk_en","c10.out"],
          ["mux_pipelined_i3165i43_i976.clk_en","c11.out"],
          ["const_pipelined_i3167_i2506.inst","c2.out"],
          ["const_pipelined_i3167_i2506.clk_en","c3.out"],
          ["fp_lt_i3163i48_i1697.inst","c4.out"],
          ["fp_lt_i3163i48_i1697.clk_en","c5.out"],
          ["mux_pipelined_i3163i50_i976.clk_en","c6.out"],
          ["const_pipelined_i3169_i2506.inst","c7.out"],
          ["const_pipelined_i3169_i2506.clk_en","c8.out"],
          ["fp_gt_i3165i41_i258.inst","c9.out"],
          ["self.clk","const_pipelined_i3167_i2506.CLK"],
          ["fp_lt_i3163i48_i1697.data1","const_pipelined_i3167_i2506.O0"],
          ["i3174.in","const_pipelined_i3167_i2506.O0"],
          ["self.clk","const_pipelined_i3169_i2506.CLK"],
          ["fp_gt_i3165i41_i258.data1","const_pipelined_i3169_i2506.O0"],
          ["i3172.in","const_pipelined_i3169_i2506.O0"],
          ["self.clk","fp_gt_i3165i41_i258.CLK"],
          ["mux_pipelined_i3165i43_i976.bit0","fp_gt_i3165i41_i258.O1"],
          ["mux_pipelined_i3163i50_i976.O0","fp_gt_i3165i41_i258.data0"],
          ["self.clk","fp_lt_i3163i48_i1697.CLK"],
          ["mux_pipelined_i3163i50_i976.bit0","fp_lt_i3163i48_i1697.O1"],
          ["self.in0_output_cgra_stencil.0","fp_lt_i3163i48_i1697.data0"],
          ["self.clk","i3172.clk"],
          ["mux_pipelined_i3165i43_i976.data1","i3172.out"],
          ["self.clk","i3173.clk"],
          ["mux_pipelined_i3163i50_i976.O0","i3173.in"],
          ["mux_pipelined_i3165i43_i976.data0","i3173.out"],
          ["self.clk","i3174.clk"],
          ["mux_pipelined_i3163i50_i976.data1","i3174.out"],
          ["self.clk","i3175.clk"],
          ["self.in0_output_cgra_stencil.0","i3175.in"],
          ["mux_pipelined_i3163i50_i976.data0","i3175.out"],
          ["self.clk","mux_pipelined_i3163i50_i976.CLK"],
          ["self.clk","mux_pipelined_i3165i43_i976.CLK"],
          ["self.out_output_glb_stencil","mux_pipelined_i3165i43_i976.O0"]
        ]
      },
      "hcompute_output_glb_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_output_glb_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h038004800038000e8000c"]}
          },
          "c10":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c11":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0220600000000000800c0"]}
          },
          "c3":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800073000a"]}
          },
          "c5":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c6":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h0200000000000000800c0"]}
          },
          "c8":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",84]},
            "modargs":{"value":[["BitVector",84],"84'h00000000001800071000a"]}
          },
          "const_pipelined_i3189_i2506":{
            "modref":"global.PE"
          },
          "const_pipelined_i3191_i2506":{
            "modref":"global.PE"
          },
          "fp_gt_i3187i41_i258":{
            "modref":"global.PE"
          },
          "fp_lt_i3185i48_i1697":{
            "modref":"global.PE"
          },
          "i3194":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3195":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3196":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i3197":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "mux_pipelined_i3185i50_i976":{
            "modref":"global.PE"
          },
          "mux_pipelined_i3187i43_i976":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["mux_pipelined_i3187i43_i976.inst","c0.out"],
          ["mux_pipelined_i3185i50_i976.inst","c1.out"],
          ["fp_gt_i3187i41_i258.clk_en","c10.out"],
          ["mux_pipelined_i3187i43_i976.clk_en","c11.out"],
          ["const_pipelined_i3189_i2506.inst","c2.out"],
          ["const_pipelined_i3189_i2506.clk_en","c3.out"],
          ["fp_lt_i3185i48_i1697.inst","c4.out"],
          ["fp_lt_i3185i48_i1697.clk_en","c5.out"],
          ["mux_pipelined_i3185i50_i976.clk_en","c6.out"],
          ["const_pipelined_i3191_i2506.inst","c7.out"],
          ["const_pipelined_i3191_i2506.clk_en","c8.out"],
          ["fp_gt_i3187i41_i258.inst","c9.out"],
          ["self.clk","const_pipelined_i3189_i2506.CLK"],
          ["fp_lt_i3185i48_i1697.data1","const_pipelined_i3189_i2506.O0"],
          ["i3196.in","const_pipelined_i3189_i2506.O0"],
          ["self.clk","const_pipelined_i3191_i2506.CLK"],
          ["fp_gt_i3187i41_i258.data1","const_pipelined_i3191_i2506.O0"],
          ["i3194.in","const_pipelined_i3191_i2506.O0"],
          ["self.clk","fp_gt_i3187i41_i258.CLK"],
          ["mux_pipelined_i3187i43_i976.bit0","fp_gt_i3187i41_i258.O1"],
          ["mux_pipelined_i3185i50_i976.O0","fp_gt_i3187i41_i258.data0"],
          ["self.clk","fp_lt_i3185i48_i1697.CLK"],
          ["mux_pipelined_i3185i50_i976.bit0","fp_lt_i3185i48_i1697.O1"],
          ["self.in0_output_cgra_stencil.0","fp_lt_i3185i48_i1697.data0"],
          ["self.clk","i3194.clk"],
          ["mux_pipelined_i3187i43_i976.data1","i3194.out"],
          ["self.clk","i3195.clk"],
          ["mux_pipelined_i3185i50_i976.O0","i3195.in"],
          ["mux_pipelined_i3187i43_i976.data0","i3195.out"],
          ["self.clk","i3196.clk"],
          ["mux_pipelined_i3185i50_i976.data1","i3196.out"],
          ["self.clk","i3197.clk"],
          ["self.in0_output_cgra_stencil.0","i3197.in"],
          ["mux_pipelined_i3185i50_i976.data0","i3197.out"],
          ["self.clk","mux_pipelined_i3185i50_i976.CLK"],
          ["self.clk","mux_pipelined_i3187i43_i976.CLK"],
          ["self.out_output_glb_stencil","mux_pipelined_i3187i43_i976.O0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_16_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_16_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_17_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_17_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_18_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_18_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_19_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_19_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_20_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_20_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_21_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_21_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_22_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_22_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_23_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_23_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_24_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_24_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_25_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_25_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_26_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_26_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_27_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_27_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_28_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_28_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_29_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_29_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_30_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_30_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_31_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_31_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U102"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[4],"cycle_starting_addr":[10309],"cycle_stride":[4,102,802],"delay":[0],"dimensionality":3,"extent":[26,3,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,26,78]},"in2agg_0":{"cycle_starting_addr":[10305],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11152],"cycle_stride":[2,52,156,802],"dimensionality":4,"extent":[26,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,26,78],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,2]},"tb2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[2,1,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U103"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[4],"cycle_starting_addr":[10309],"cycle_stride":[4,102,802],"delay":[0],"dimensionality":3,"extent":[26,3,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,26,78]},"in2agg_0":{"cycle_starting_addr":[10305],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11152],"cycle_stride":[2,52,156,802],"dimensionality":4,"extent":[26,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,26,78],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,2]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[2,1,8,8],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U104"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[4],"cycle_starting_addr":[10309],"cycle_stride":[4,102,802],"delay":[0],"dimensionality":3,"extent":[26,3,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,26,78]},"in2agg_0":{"cycle_starting_addr":[10305],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[2,52,156,802],"dimensionality":4,"extent":[26,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,26,78],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,2]},"tb2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[2,1,8,8],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U105"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[4],"cycle_starting_addr":[10309],"cycle_stride":[4,102,802],"delay":[0],"dimensionality":3,"extent":[26,3,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,26,78]},"in2agg_0":{"cycle_starting_addr":[10305],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[2,52,156,802],"dimensionality":4,"extent":[26,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,26,78],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,2]},"tb2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[2,1,8,8],"tb_share":[1]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_1_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_2_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_3_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.3"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.1"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.3"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.1"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.2"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.3"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_229_U296":{
            "modref":"global.aff__U274"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_231_U200":{
            "modref":"global.aff__U178"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_227_U392":{
            "modref":"global.aff__U370"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_225_U488":{
            "modref":"global.aff__U466"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_220_U237":{
            "modref":"global.aff__U223"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_222_U141":{
            "modref":"global.aff__U127"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_218_U333":{
            "modref":"global.aff__U319"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_216_U429":{
            "modref":"global.aff__U415"
          },
          "chain_en_const_U201":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U297":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U393":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U489":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U126":{
            "modref":"global.affine_controller__U106",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U177":{
            "modref":"global.affine_controller__U142",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U222":{
            "modref":"global.affine_controller__U202",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U273":{
            "modref":"global.affine_controller__U238",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U318":{
            "modref":"global.affine_controller__U298",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U369":{
            "modref":"global.affine_controller__U334",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U414":{
            "modref":"global.affine_controller__U394",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U465":{
            "modref":"global.affine_controller__U430",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10302],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,101,202]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101],"write_data_starting_addr":[0],"write_data_stride":[1,101]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10302],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,101,202]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101],"write_data_starting_addr":[0],"write_data_stride":[1,101]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10302],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,101,202]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101],"write_data_starting_addr":[0],"write_data_stride":[1,101]}},"mode":"glb"}
          },
          "input_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10302],"cycle_stride":[1,102,802],"dimensionality":3,"extent":[101,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,101,202]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1,102],"dimensionality":2,"extent":[101,101],"write_data_starting_addr":[0],"write_data_stride":[1,101]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_229_U296.clk"],
          ["ctrl__U273.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_229_U296.d"],
          ["input_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_1_229_U296.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_231_U200.clk"],
          ["ctrl__U177.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_231_U200.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_231_U200.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_227_U392.clk"],
          ["ctrl__U369.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_227_U392.d"],
          ["input_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_2_227_U392.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_225_U488.clk"],
          ["ctrl__U465.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_225_U488.d"],
          ["input_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_3_225_U488.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_220_U237.clk"],
          ["ctrl__U222.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_220_U237.d"],
          ["input_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_1_220_U237.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_222_U141.clk"],
          ["ctrl__U126.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_222_U141.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_222_U141.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_218_U333.clk"],
          ["ctrl__U318.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_218_U333.d"],
          ["input_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_2_218_U333.out"],
          ["self.clk","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_216_U429.clk"],
          ["ctrl__U414.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_216_U429.d"],
          ["input_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_3_216_U429.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U201.out"],
          ["input_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U297.out"],
          ["input_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U393.out"],
          ["input_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U489.out"],
          ["self.clk","ctrl__U126.clk"],
          ["self.reset","ctrl__U126.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U126.valid"],
          ["self.clk","ctrl__U177.clk"],
          ["self.reset","ctrl__U177.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U177.valid"],
          ["self.clk","ctrl__U222.clk"],
          ["self.reset","ctrl__U222.rst_n"],
          ["input_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U222.valid"],
          ["self.clk","ctrl__U273.clk"],
          ["self.reset","ctrl__U273.rst_n"],
          ["input_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U273.valid"],
          ["self.clk","ctrl__U318.clk"],
          ["self.reset","ctrl__U318.rst_n"],
          ["input_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U318.valid"],
          ["self.clk","ctrl__U369.clk"],
          ["self.reset","ctrl__U369.rst_n"],
          ["input_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U369.valid"],
          ["self.clk","ctrl__U414.clk"],
          ["self.reset","ctrl__U414.rst_n"],
          ["input_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U414.valid"],
          ["self.clk","ctrl__U465.clk"],
          ["self.reset","ctrl__U465.rst_n"],
          ["input_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U465.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_1_write.0","input_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_1_read.0","input_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_2_write.0","input_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_2_read.0","input_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","input_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_3_write.0","input_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_3_read.0","input_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_3_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_16_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_16_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_17_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_17_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_18_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_18_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_19_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_19_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_20_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_20_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_21_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_21_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_22_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_22_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_23_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_23_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_24_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_24_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_25_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_25_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_26_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_26_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_27_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_27_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_28_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_28_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_29_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_29_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_30_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_30_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_31_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_31_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U490"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10304],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U491"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10308],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U500"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10312],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U501"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10316],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U502"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10304],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U503"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10308],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U504"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10312],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U505"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10316],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U506"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10305],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U507"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10309],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U508"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10313],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U509"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10317],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U492"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10312],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U510"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10305],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U511"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10309],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U512"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10313],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U513"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10317],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U514"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10305],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U515"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10309],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U516"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10313],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U517"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10317],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U518"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10305],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U519"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10309],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U493"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10316],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U520"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10313],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U521"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10317],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U522"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10306],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U523"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10310],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U524"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10314],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U525"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10318],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U526"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10306],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U527"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10310],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U528"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10314],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U529"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10318],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U494"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10304],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U530"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10306],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U531"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10310],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U532"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10314],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U533"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10318],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U534"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10306],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U535"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10310],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U536"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10314],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U537"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10318],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U538"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10307],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U539"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10311],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U495"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10308],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U540"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10315],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U541"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10319],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U542"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10307],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U543"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10311],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U544"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10315],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U545"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10319],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U546"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10307],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U547"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10311],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U548"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10315],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U549"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10319],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U496"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10312],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U550"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10307],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U551"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10311],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U552"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10315],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11157],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U553"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10319],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U497"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10316],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11158],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U498"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10304],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11155],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U499"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[10308],"cycle_stride":[16,802],"dimensionality":2,"extent":[9,50],"write_data_starting_addr":[0],"write_data_stride":[1,9]},"regfile2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"read_data_starting_addr":[0],"read_data_stride":[0,1,9]}},"mode":"pond"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_1_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_2_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_3_write.0"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_pond_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.1"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.2"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_cgra_stencil_16_read.3"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.1"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.2"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_pond_0","self.op_hcompute_output_cgra_stencil_17_read.3"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.1"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.2"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_pond_0","self.op_hcompute_output_cgra_stencil_18_read.3"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.1"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.2"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_pond_0","self.op_hcompute_output_cgra_stencil_19_read.3"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.1"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.2"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_pond_0","self.op_hcompute_output_cgra_stencil_20_read.3"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.1"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.2"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_pond_0","self.op_hcompute_output_cgra_stencil_21_read.3"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.1"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.2"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_pond_0","self.op_hcompute_output_cgra_stencil_22_read.3"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.1"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.2"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_pond_0","self.op_hcompute_output_cgra_stencil_23_read.3"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.1"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.2"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_pond_0","self.op_hcompute_output_cgra_stencil_24_read.3"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.1"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.2"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_pond_0","self.op_hcompute_output_cgra_stencil_25_read.3"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.1"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.2"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_pond_0","self.op_hcompute_output_cgra_stencil_26_read.3"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.1"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.2"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_pond_0","self.op_hcompute_output_cgra_stencil_27_read.3"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.1"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.2"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_pond_0","self.op_hcompute_output_cgra_stencil_28_read.3"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.1"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.2"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_pond_0","self.op_hcompute_output_cgra_stencil_29_read.3"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.1"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.2"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_pond_0","self.op_hcompute_output_cgra_stencil_30_read.3"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.1"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.2"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_pond_0","self.op_hcompute_output_cgra_stencil_31_read.3"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_213_U844":{
            "modref":"global.aff__U814"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_215_U698":{
            "modref":"global.aff__U668"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_211_U990":{
            "modref":"global.aff__U960"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_209_U1136":{
            "modref":"global.aff__U1106"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_204_U758":{
            "modref":"global.aff__U736"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_206_U612":{
            "modref":"global.aff__U590"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_202_U904":{
            "modref":"global.aff__U882"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_200_U1050":{
            "modref":"global.aff__U1028"
          },
          "chain_en_const_U1137":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U699":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U845":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U991":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1027":{
            "modref":"global.affine_controller__U992",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1105":{
            "modref":"global.affine_controller__U1051",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U589":{
            "modref":"global.affine_controller__U554",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U667":{
            "modref":"global.affine_controller__U613",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U735":{
            "modref":"global.affine_controller__U700",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U813":{
            "modref":"global.affine_controller__U759",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U881":{
            "modref":"global.affine_controller__U846",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U959":{
            "modref":"global.affine_controller__U905",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10301],"cycle_stride":[1,802],"dimensionality":2,"extent":[144,50],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[144],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10301],"cycle_stride":[1,802],"dimensionality":2,"extent":[144,50],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[144],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10301],"cycle_stride":[1,802],"dimensionality":2,"extent":[144,50],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[144],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          },
          "kernel_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[10301],"cycle_stride":[1,802],"dimensionality":2,"extent":[144,50],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[144],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_213_U844.clk"],
          ["ctrl__U813.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_213_U844.d"],
          ["kernel_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_1_213_U844.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_215_U698.clk"],
          ["ctrl__U667.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_215_U698.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_215_U698.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_211_U990.clk"],
          ["ctrl__U959.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_211_U990.d"],
          ["kernel_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_2_211_U990.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_209_U1136.clk"],
          ["ctrl__U1105.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_209_U1136.d"],
          ["kernel_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_3_209_U1136.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_204_U758.clk"],
          ["ctrl__U735.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_204_U758.d"],
          ["kernel_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_1_204_U758.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_206_U612.clk"],
          ["ctrl__U589.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_206_U612.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_206_U612.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_202_U904.clk"],
          ["ctrl__U881.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_202_U904.d"],
          ["kernel_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_2_202_U904.out"],
          ["self.clk","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_200_U1050.clk"],
          ["ctrl__U1027.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_200_U1050.d"],
          ["kernel_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_3_200_U1050.out"],
          ["kernel_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U1137.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U699.out"],
          ["kernel_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U845.out"],
          ["kernel_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U991.out"],
          ["self.clk","ctrl__U1027.clk"],
          ["self.reset","ctrl__U1027.rst_n"],
          ["kernel_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U1027.valid"],
          ["self.clk","ctrl__U1105.clk"],
          ["self.reset","ctrl__U1105.rst_n"],
          ["kernel_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U1105.valid"],
          ["self.clk","ctrl__U589.clk"],
          ["self.reset","ctrl__U589.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U589.valid"],
          ["self.clk","ctrl__U667.clk"],
          ["self.reset","ctrl__U667.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U667.valid"],
          ["self.clk","ctrl__U735.clk"],
          ["self.reset","ctrl__U735.rst_n"],
          ["kernel_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U735.valid"],
          ["self.clk","ctrl__U813.clk"],
          ["self.reset","ctrl__U813.rst_n"],
          ["kernel_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U813.valid"],
          ["self.clk","ctrl__U881.clk"],
          ["self.reset","ctrl__U881.rst_n"],
          ["kernel_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U881.valid"],
          ["self.clk","ctrl__U959.clk"],
          ["self.reset","ctrl__U959.rst_n"],
          ["kernel_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U959.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_1_write.0","kernel_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_1_read.0","kernel_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_2_write.0","kernel_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_2_read.0","kernel_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","kernel_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_3_write.0","kernel_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_3_read.0","kernel_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_3_ubuf.rst_n"]
        ]
      },
      "op_hcompute_bias_glb_stencil_exe_start_pt__U1692":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_bias_glb_stencil_read_start_pt__U1691":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_bias_glb_stencil_write_start_pt__U1693":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U1644":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U1643":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U1645":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U1640":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U1639":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U1641":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_exe_start_pt__U1636":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_read_start_pt__U1635":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_3_write_start_pt__U1637":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U1648":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1647":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U1649":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_exe_start_pt__U1682":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_read_start_pt__U1681":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_1_write_start_pt__U1683":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_exe_start_pt__U1677":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_read_start_pt__U1676":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_2_write_start_pt__U1678":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_exe_start_pt__U1672":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_read_start_pt__U1671":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_3_write_start_pt__U1673":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U1687":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U1686":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U1688":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_1_exe_start_pt__U1662":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_1_read_start_pt__U1661":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_1_write_start_pt__U1663":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_2_exe_start_pt__U1657":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_2_read_start_pt__U1656":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_2_write_start_pt__U1658":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_3_exe_start_pt__U1652":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_3_read_start_pt__U1651":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_3_write_start_pt__U1653":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U1667":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U1666":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U1668":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_16_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_16_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_16_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_16_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_17_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_17_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_17_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_17_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_18_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_18_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_18_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_18_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_19_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_19_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_19_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_19_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_20_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_20_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_20_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_20_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_21_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_21_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_21_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_21_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_22_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_22_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_22_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_22_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_23_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_23_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_23_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_23_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_24_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_24_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_24_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_24_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_25_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_25_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_25_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_25_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_26_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_26_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_26_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_26_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_27_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_27_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_27_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_27_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_28_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_28_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_28_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_28_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_29_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_29_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_29_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_29_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_30_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_30_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_30_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_30_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_31_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_31_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_31_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_31_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1138"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11615],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11625],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11615],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11625],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11627],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11627],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1150"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11628],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1151"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11628],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1152"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11628],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1153"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11628],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11615],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11625],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1141"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11615],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11625],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1142"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11626],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1143"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11626],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1144"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11626],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1145"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11626],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1146"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11627],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1147"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[3],"cycle_starting_addr":[11107],"cycle_stride":[4,802],"delay":[0],"dimensionality":2,"extent":[13,50],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,1],"write_data_starting_addr":[0],"write_data_stride":[1,13]},"agg2sram_1":{"agg_read_padding":[0],"cycle_starting_addr":[11165],"cycle_stride":[4,52,802],"delay":[10],"dimensionality":3,"extent":[13,9,50],"mode":[2],"read_data_starting_addr":[0],"read_data_stride":[1,0,1],"write_data_starting_addr":[0],"write_data_stride":[1,0,13]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[11103],"cycle_stride":[1,802],"dimensionality":2,"extent":[50,50],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_1":{"cycle_starting_addr":[11160],"cycle_stride":[1,52,802],"dimensionality":3,"extent":[50,9,50],"write_data_starting_addr":[0],"write_data_stride":[1,0,4]},"sram2tb_0":{"cycle_starting_addr":[11154],"cycle_stride":[4,52,156,802],"dimensionality":4,"extent":[13,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,13],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,1]},"sram2tb_1":{"cycle_starting_addr":[11616],"cycle_stride":[16,100,802],"dimensionality":3,"extent":[7,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,6,13],"write_data_starting_addr":[0],"write_data_stride":[1,2,1]},"tb2out_0":{"cycle_starting_addr":[11156],"cycle_stride":[1,52,156,802],"dimensionality":4,"extent":[50,3,3,50],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,4],"tb_share":[0]},"tb2out_1":{"cycle_starting_addr":[11627],"cycle_stride":[4,100,802],"dimensionality":3,"extent":[25,2,50],"read_data_starting_addr":[0],"read_data_stride":[1,9,4],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_16_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_16_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_17_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_17_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_18_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_18_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_19_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_19_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_20_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_20_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_21_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_21_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_22_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_22_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_23_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_23_write.0"],
          ["ub_output_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_24_read.0"],
          ["ub_output_cgra_stencil_BANK_8.data_in_1","self.op_hcompute_output_cgra_stencil_24_write.0"],
          ["ub_output_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_25_read.0"],
          ["ub_output_cgra_stencil_BANK_9.data_in_1","self.op_hcompute_output_cgra_stencil_25_write.0"],
          ["ub_output_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_26_read.0"],
          ["ub_output_cgra_stencil_BANK_10.data_in_1","self.op_hcompute_output_cgra_stencil_26_write.0"],
          ["ub_output_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_27_read.0"],
          ["ub_output_cgra_stencil_BANK_11.data_in_1","self.op_hcompute_output_cgra_stencil_27_write.0"],
          ["ub_output_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_28_read.0"],
          ["ub_output_cgra_stencil_BANK_12.data_in_1","self.op_hcompute_output_cgra_stencil_28_write.0"],
          ["ub_output_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_29_read.0"],
          ["ub_output_cgra_stencil_BANK_13.data_in_1","self.op_hcompute_output_cgra_stencil_29_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_30_read.0"],
          ["ub_output_cgra_stencil_BANK_14.data_in_1","self.op_hcompute_output_cgra_stencil_30_write.0"],
          ["ub_output_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_31_read.0"],
          ["ub_output_cgra_stencil_BANK_15.data_in_1","self.op_hcompute_output_cgra_stencil_31_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","self.op_hcompute_output_glb_stencil_1_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","self.op_hcompute_output_glb_stencil_2_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","self.op_hcompute_output_glb_stencil_3_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_1.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_10.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_11.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_12.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_13.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_14.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_15.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_2.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_3.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_5.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_6.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_7.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_8.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_9.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_14.data_out_1","ub_output_cgra_stencil_BANK_10.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_10_clk_en_const.out","ub_output_cgra_stencil_BANK_10.clk_en"],
          ["ub_output_cgra_stencil_BANK_6.chain_data_in_1","ub_output_cgra_stencil_BANK_10.data_out_1"],
          ["ub_output_cgra_stencil_BANK_10_clk_en_const.out","ub_output_cgra_stencil_BANK_10.rst_n"],
          ["ub_output_cgra_stencil_BANK_15.data_out_1","ub_output_cgra_stencil_BANK_11.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_11_clk_en_const.out","ub_output_cgra_stencil_BANK_11.clk_en"],
          ["ub_output_cgra_stencil_BANK_7.chain_data_in_1","ub_output_cgra_stencil_BANK_11.data_out_1"],
          ["ub_output_cgra_stencil_BANK_11_clk_en_const.out","ub_output_cgra_stencil_BANK_11.rst_n"],
          ["ub_output_cgra_stencil_BANK_12_clk_en_const.out","ub_output_cgra_stencil_BANK_12.clk_en"],
          ["ub_output_cgra_stencil_BANK_8.chain_data_in_1","ub_output_cgra_stencil_BANK_12.data_out_1"],
          ["ub_output_cgra_stencil_BANK_12_clk_en_const.out","ub_output_cgra_stencil_BANK_12.rst_n"],
          ["ub_output_cgra_stencil_BANK_13_clk_en_const.out","ub_output_cgra_stencil_BANK_13.clk_en"],
          ["ub_output_cgra_stencil_BANK_9.chain_data_in_1","ub_output_cgra_stencil_BANK_13.data_out_1"],
          ["ub_output_cgra_stencil_BANK_13_clk_en_const.out","ub_output_cgra_stencil_BANK_13.rst_n"],
          ["ub_output_cgra_stencil_BANK_14_clk_en_const.out","ub_output_cgra_stencil_BANK_14.clk_en"],
          ["ub_output_cgra_stencil_BANK_14_clk_en_const.out","ub_output_cgra_stencil_BANK_14.rst_n"],
          ["ub_output_cgra_stencil_BANK_15_clk_en_const.out","ub_output_cgra_stencil_BANK_15.clk_en"],
          ["ub_output_cgra_stencil_BANK_15_clk_en_const.out","ub_output_cgra_stencil_BANK_15.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_8.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_9.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"],
          ["ub_output_cgra_stencil_BANK_8_clk_en_const.out","ub_output_cgra_stencil_BANK_8.clk_en"],
          ["ub_output_cgra_stencil_BANK_8_clk_en_const.out","ub_output_cgra_stencil_BANK_8.rst_n"],
          ["ub_output_cgra_stencil_BANK_9_clk_en_const.out","ub_output_cgra_stencil_BANK_9.clk_en"],
          ["ub_output_cgra_stencil_BANK_9_clk_en_const.out","ub_output_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_237_U1392":{
            "modref":"global.aff__U1374"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_239_U1272":{
            "modref":"global.aff__U1254"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_235_U1512":{
            "modref":"global.aff__U1494"
          },
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_233_U1632":{
            "modref":"global.aff__U1614"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U1345":{
            "modref":"global.aff__U1319"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U1465":{
            "modref":"global.aff__U1439"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U1585":{
            "modref":"global.aff__U1559"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U1225":{
            "modref":"global.aff__U1199"
          },
          "chain_en_const_U1273":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1393":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1513":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1633":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1198":{
            "modref":"global.affine_controller__U1154",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1253":{
            "modref":"global.affine_controller__U1226",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1318":{
            "modref":"global.affine_controller__U1274",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1373":{
            "modref":"global.affine_controller__U1346",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1438":{
            "modref":"global.affine_controller__U1394",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1493":{
            "modref":"global.affine_controller__U1466",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1558":{
            "modref":"global.affine_controller__U1514",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1613":{
            "modref":"global.affine_controller__U1586",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[51126],"cycle_stride":[1],"dimensionality":1,"extent":[10000],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[11629],"cycle_stride":[1,802],"dimensionality":2,"extent":[200,50],"write_data_starting_addr":[0],"write_data_stride":[1,200]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_1_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_1"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[51126],"cycle_stride":[1],"dimensionality":1,"extent":[10000],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[11629],"cycle_stride":[1,802],"dimensionality":2,"extent":[200,50],"write_data_starting_addr":[0],"write_data_stride":[1,200]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_2_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_2"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[51126],"cycle_stride":[1],"dimensionality":1,"extent":[10000],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[11629],"cycle_stride":[1,802],"dimensionality":2,"extent":[200,50],"write_data_starting_addr":[0],"write_data_stride":[1,200]}},"mode":"glb"}
          },
          "output_glb_stencil_BANK_3_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_3"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[51126],"cycle_stride":[1],"dimensionality":1,"extent":[10000],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[11629],"cycle_stride":[1,802],"dimensionality":2,"extent":[200,50],"write_data_starting_addr":[0],"write_data_stride":[1,200]}},"mode":"glb"}
          }
        },
        "connections":[
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_237_U1392.clk"],
          ["ctrl__U1373.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_237_U1392.d"],
          ["output_glb_stencil_BANK_1_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_1_237_U1392.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_239_U1272.clk"],
          ["ctrl__U1253.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_239_U1272.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_239_U1272.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_235_U1512.clk"],
          ["ctrl__U1493.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_235_U1512.d"],
          ["output_glb_stencil_BANK_2_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_2_235_U1512.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_233_U1632.clk"],
          ["ctrl__U1613.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_233_U1632.d"],
          ["output_glb_stencil_BANK_3_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_3_233_U1632.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U1345.clk"],
          ["ctrl__U1318.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U1345.d"],
          ["output_glb_stencil_BANK_1_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_1_4_U1345.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U1465.clk"],
          ["ctrl__U1438.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U1465.d"],
          ["output_glb_stencil_BANK_2_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_2_2_U1465.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U1585.clk"],
          ["ctrl__U1558.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U1585.d"],
          ["output_glb_stencil_BANK_3_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_3_0_U1585.out"],
          ["self.clk","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U1225.clk"],
          ["ctrl__U1198.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U1225.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_6_U1225.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1273.out"],
          ["output_glb_stencil_BANK_1_ubuf.chain_chain_en","chain_en_const_U1393.out"],
          ["output_glb_stencil_BANK_2_ubuf.chain_chain_en","chain_en_const_U1513.out"],
          ["output_glb_stencil_BANK_3_ubuf.chain_chain_en","chain_en_const_U1633.out"],
          ["self.clk","ctrl__U1198.clk"],
          ["self.reset","ctrl__U1198.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1198.valid"],
          ["self.clk","ctrl__U1253.clk"],
          ["self.reset","ctrl__U1253.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1253.valid"],
          ["self.clk","ctrl__U1318.clk"],
          ["self.reset","ctrl__U1318.rst_n"],
          ["output_glb_stencil_BANK_1_ubuf.wen_0","ctrl__U1318.valid"],
          ["self.clk","ctrl__U1373.clk"],
          ["self.reset","ctrl__U1373.rst_n"],
          ["output_glb_stencil_BANK_1_ubuf.ren_0","ctrl__U1373.valid"],
          ["self.clk","ctrl__U1438.clk"],
          ["self.reset","ctrl__U1438.rst_n"],
          ["output_glb_stencil_BANK_2_ubuf.wen_0","ctrl__U1438.valid"],
          ["self.clk","ctrl__U1493.clk"],
          ["self.reset","ctrl__U1493.rst_n"],
          ["output_glb_stencil_BANK_2_ubuf.ren_0","ctrl__U1493.valid"],
          ["self.clk","ctrl__U1558.clk"],
          ["self.reset","ctrl__U1558.rst_n"],
          ["output_glb_stencil_BANK_3_ubuf.wen_0","ctrl__U1558.valid"],
          ["self.clk","ctrl__U1613.clk"],
          ["self.reset","ctrl__U1613.rst_n"],
          ["output_glb_stencil_BANK_3_ubuf.ren_0","ctrl__U1613.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_1_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_1_write.0","output_glb_stencil_BANK_1_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","output_glb_stencil_BANK_1_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_1_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_2_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_2_write.0","output_glb_stencil_BANK_2_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","output_glb_stencil_BANK_2_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_2_ubuf.rst_n"],
          ["self.clk","output_glb_stencil_BANK_3_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_3_write.0","output_glb_stencil_BANK_3_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_3_read.0","output_glb_stencil_BANK_3_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_3_ubuf.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
