library ieee;
use ieee.std_logic_1164.all;

entity nAdder is
	generic (n: positive := 3);
	port (
		a: in std_logic_vector(n downto 0);
		b: in std_logic_vector(n downto 0);
		c_in: in std_logic;
		sum: out std_logic_vector(n downto 0);
		c_out: out std_logic
	);
	
end nAdder;

architecture fulladd of nAdder is
component FA is
	port (
		a, b, c_in: in std_logic;
		s, c_out: out std_logic
	
	);
	
end component;


signal s4: std_logic_vector(4 downto 0);

begin

s4(0)<=c_in;


generate_i : for i in 3 downto 0 generate
begin

	nAdder_0: FA port map (a(i), b(i), s4(i), sum(i), s4(i+1));

end generate generate_i;

c_out<=s4(4);
	
end fulladd;

