-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_process_word_Pipeline_VITIS_LOOP_142_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln125 : IN STD_LOGIC_VECTOR (3 downto 0);
    word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_ce0 : OUT STD_LOGIC;
    word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    word_buffer_m_ce1 : OUT STD_LOGIC;
    word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_0_ce0 : OUT STD_LOGIC;
    line_buffer_m_0_we0 : OUT STD_LOGIC;
    line_buffer_m_0_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_0_ce1 : OUT STD_LOGIC;
    line_buffer_m_0_we1 : OUT STD_LOGIC;
    line_buffer_m_0_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_1_ce0 : OUT STD_LOGIC;
    line_buffer_m_1_we0 : OUT STD_LOGIC;
    line_buffer_m_1_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    line_buffer_m_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    line_buffer_m_1_ce1 : OUT STD_LOGIC;
    line_buffer_m_1_we1 : OUT STD_LOGIC;
    line_buffer_m_1_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    rhs : IN STD_LOGIC_VECTOR (4 downto 0);
    lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lb_ce0 : OUT STD_LOGIC;
    lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    rb_ce0 : OUT STD_LOGIC;
    rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    first_wrd : IN STD_LOGIC_VECTOR (0 downto 0);
    old_word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_ce0 : OUT STD_LOGIC;
    old_word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    old_word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    old_word_buffer_m_ce1 : OUT STD_LOGIC;
    old_word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of top_process_word_Pipeline_VITIS_LOOP_142_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal icmp_ln1027_reg_1174 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage6 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal storemerge_reg_605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal tmp_21_reg_1222 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_wrd_read_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal first_wrd_read_read_fu_86_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1027_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln165_1_fu_693_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_1_reg_1178 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_reg_1190 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_10_reg_1195 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_3_reg_1200 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_5_reg_1206 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_reg_1212 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_4_reg_1217 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln149_1_fu_781_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_1_reg_1236 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_1_fu_849_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_1_reg_1258 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_1_reg_1280 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal word_buffer_m_addr_13_reg_1285 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_16_reg_1290 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_4_reg_1295 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_7_reg_1300 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_9_reg_1306 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_3_reg_1312 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_6_reg_1317 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_8_reg_1322 : STD_LOGIC_VECTOR (7 downto 0);
    signal lb_load_reg_1327 : STD_LOGIC_VECTOR (0 downto 0);
    signal rb_load_reg_1334 : STD_LOGIC_VECTOR (0 downto 0);
    signal word_buffer_m_addr_11_reg_1365 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_6_reg_1370 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_5_reg_1375 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_14_reg_1400 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal line_buffer_m_0_addr_8_reg_1405 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_7_reg_1410 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_17_reg_1440 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_0_addr_10_reg_1445 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_9_reg_1450 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln159_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln159_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal word_buffer_m_addr_18_reg_1474 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal line_buffer_m_1_addr_10_reg_1479 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_m_addr_15_reg_1484 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal line_buffer_m_0_addr_1_reg_1499 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_m_1_addr_11_reg_1504 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_605 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_605 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln165_3_fu_705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln165_5_fu_718_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bank_V_2_cast_fu_657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_3_fu_793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_4_fu_804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_3_fu_861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_4_fu_872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_4_fu_887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln165_7_fu_899_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_9_fu_911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_5_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_6_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_5_fu_943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_6_fu_953_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_6_fu_963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln149_7_fu_975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_8_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_7_fu_995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_8_fu_1005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_8_fu_1015_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln149_9_fu_1027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln149_10_fu_1037_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_9_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_10_fu_1057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_10_fu_1067_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln149_2_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln156_2_fu_1078_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln159_fu_1087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln165_2_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln152_fu_1107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln169_fu_1138_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal bank_V_fu_82 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln840_fu_651_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_bank_V_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal select_ln168_fu_1112_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln158_fu_1124_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln168_1_fu_1145_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln169_fu_1153_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln125_cast_fu_633_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln165_fu_663_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln165_fu_667_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_681_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl8_fu_673_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln165_1_fu_689_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln165_fu_699_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_3_fu_712_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_fu_725_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln186_fu_729_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_cast_fu_629_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_fu_733_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln149_fu_747_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln149_fu_751_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln149_fu_755_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_fu_769_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl2_fu_761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln149_1_fu_777_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln149_fu_787_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_2_fu_798_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_809_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_i_i191_fu_813_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln156_fu_819_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln156_fu_823_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_22_fu_837_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_fu_829_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln156_1_fu_845_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln156_fu_855_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_2_fu_866_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_2_fu_882_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_5_fu_894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_7_fu_906_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_3_fu_918_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_4_fu_928_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_3_fu_938_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_4_fu_948_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_4_fu_958_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_5_fu_970_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_6_fu_980_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_5_fu_990_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_6_fu_1000_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_6_fu_1010_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_7_fu_1022_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln149_8_fu_1032_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_7_fu_1042_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln156_8_fu_1052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_8_fu_1062_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln159_fu_1082_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln152_fu_1102_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln158_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln169_fu_1133_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1089 : BOOLEAN;
    signal ap_condition_1094 : BOOLEAN;
    signal ap_condition_1099 : BOOLEAN;
    signal ap_condition_1104 : BOOLEAN;
    signal ap_condition_1107 : BOOLEAN;
    signal ap_condition_1103 : BOOLEAN;
    signal ap_condition_1112 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage6,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage6)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_1094)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_condition_1089)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557 <= old_word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_1094)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_condition_1099)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569 <= old_word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1103)) then
                if ((ap_const_boolean_1 = ap_condition_1107)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_condition_1104)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581 <= old_word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1103)) then
                if ((ap_const_boolean_1 = ap_condition_1107)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_condition_1112)) then 
                    ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593 <= old_word_buffer_m_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0) and (rb_q0 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (or_ln159_fu_1092_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter0_storemerge_reg_605 <= ap_const_lv2_0;
            elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (or_ln159_reg_1470 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
                ap_phi_reg_pp0_iter0_storemerge_reg_605 <= old_word_buffer_m_q0;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_storemerge_reg_605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (rb_load_reg_1334 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_605 <= word_buffer_m_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_605 <= ap_phi_reg_pp0_iter0_storemerge_reg_605;
            end if; 
        end if;
    end process;

    bank_V_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0))) then 
                    bank_V_fu_82 <= add_ln840_fu_651_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    bank_V_fu_82 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_21_fu_739_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0))) then
                    add_ln149_1_reg_1236(7 downto 1) <= add_ln149_1_fu_781_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_21_fu_739_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0))) then
                    add_ln156_1_reg_1258(7 downto 1) <= add_ln156_1_fu_849_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0))) then
                    add_ln165_1_reg_1178(7 downto 1) <= add_ln165_1_fu_693_p2(7 downto 1);
                    line_buffer_m_0_addr_3_reg_1200(7 downto 1) <= zext_ln165_3_fu_705_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_0_addr_5_reg_1206(7 downto 1) <= zext_ln165_5_fu_718_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_4_reg_1217(7 downto 1) <= zext_ln165_5_fu_718_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_reg_1212(7 downto 1) <= zext_ln165_3_fu_705_p1(8 - 1 downto 0)(7 downto 1);
                tmp_21_reg_1222 <= ret_V_fu_733_p2(5 downto 5);
                    word_buffer_m_addr_10_reg_1195(7 downto 1) <= zext_ln165_5_fu_718_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_addr_reg_1190(7 downto 1) <= zext_ln165_3_fu_705_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_reg_1174 <= icmp_ln1027_fu_645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                lb_load_reg_1327 <= lb_q0;
                    line_buffer_m_0_addr_4_reg_1295(7 downto 1) <= zext_ln165_4_fu_887_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_0_addr_7_reg_1300(7 downto 1) <= zext_ln165_7_fu_899_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_0_addr_9_reg_1306(7 downto 1) <= zext_ln165_9_fu_911_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_3_reg_1312(7 downto 1) <= zext_ln165_4_fu_887_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_6_reg_1317(7 downto 1) <= zext_ln165_7_fu_899_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_8_reg_1322(7 downto 1) <= zext_ln165_9_fu_911_p1(8 - 1 downto 0)(7 downto 1);
                rb_load_reg_1334 <= rb_q0;
                    word_buffer_m_addr_13_reg_1285(7 downto 1) <= zext_ln165_7_fu_899_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_addr_16_reg_1290(7 downto 1) <= zext_ln165_9_fu_911_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_addr_1_reg_1280(7 downto 1) <= zext_ln165_4_fu_887_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    line_buffer_m_0_addr_10_reg_1445(7 downto 1) <= zext_ln165_10_fu_1067_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_9_reg_1450(7 downto 1) <= zext_ln165_10_fu_1067_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_addr_17_reg_1440(7 downto 1) <= zext_ln165_10_fu_1067_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                    line_buffer_m_0_addr_1_reg_1499(7 downto 1) <= zext_ln169_fu_1138_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_11_reg_1504(7 downto 1) <= zext_ln169_fu_1138_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    line_buffer_m_0_addr_6_reg_1370(7 downto 1) <= zext_ln165_6_fu_963_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_5_reg_1375(7 downto 1) <= zext_ln165_6_fu_963_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_addr_11_reg_1365(7 downto 1) <= zext_ln165_6_fu_963_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    line_buffer_m_0_addr_8_reg_1405(7 downto 1) <= zext_ln165_8_fu_1015_p1(8 - 1 downto 0)(7 downto 1);
                    line_buffer_m_1_addr_7_reg_1410(7 downto 1) <= zext_ln165_8_fu_1015_p1(8 - 1 downto 0)(7 downto 1);
                    word_buffer_m_addr_14_reg_1400(7 downto 1) <= zext_ln165_8_fu_1015_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    line_buffer_m_1_addr_10_reg_1479(7 downto 1) <= zext_ln165_2_fu_1096_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_1))) then
                or_ln159_reg_1470 <= or_ln159_fu_1092_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                storemerge_reg_605 <= ap_phi_reg_pp0_iter1_storemerge_reg_605;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_0))) then
                    word_buffer_m_addr_15_reg_1484(7 downto 1) <= zext_ln152_fu_1107_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (lb_load_reg_1327 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    word_buffer_m_addr_18_reg_1474(7 downto 1) <= zext_ln165_2_fu_1096_p1(8 - 1 downto 0)(7 downto 1);
            end if;
        end if;
    end process;
    add_ln165_1_reg_1178(0) <= '0';
    word_buffer_m_addr_reg_1190(0) <= '1';
    word_buffer_m_addr_10_reg_1195(0) <= '1';
    line_buffer_m_0_addr_3_reg_1200(0) <= '1';
    line_buffer_m_0_addr_5_reg_1206(0) <= '1';
    line_buffer_m_1_addr_reg_1212(0) <= '1';
    line_buffer_m_1_addr_4_reg_1217(0) <= '1';
    add_ln149_1_reg_1236(0) <= '0';
    add_ln156_1_reg_1258(0) <= '0';
    word_buffer_m_addr_1_reg_1280(0) <= '0';
    word_buffer_m_addr_13_reg_1285(0) <= '1';
    word_buffer_m_addr_16_reg_1290(0) <= '1';
    line_buffer_m_0_addr_4_reg_1295(0) <= '0';
    line_buffer_m_0_addr_7_reg_1300(0) <= '1';
    line_buffer_m_0_addr_9_reg_1306(0) <= '1';
    line_buffer_m_1_addr_3_reg_1312(0) <= '0';
    line_buffer_m_1_addr_6_reg_1317(0) <= '1';
    line_buffer_m_1_addr_8_reg_1322(0) <= '1';
    word_buffer_m_addr_11_reg_1365(0) <= '0';
    line_buffer_m_0_addr_6_reg_1370(0) <= '0';
    line_buffer_m_1_addr_5_reg_1375(0) <= '0';
    word_buffer_m_addr_14_reg_1400(0) <= '0';
    line_buffer_m_0_addr_8_reg_1405(0) <= '0';
    line_buffer_m_1_addr_7_reg_1410(0) <= '0';
    word_buffer_m_addr_17_reg_1440(0) <= '0';
    line_buffer_m_0_addr_10_reg_1445(0) <= '0';
    line_buffer_m_1_addr_9_reg_1450(0) <= '0';
    word_buffer_m_addr_18_reg_1474(0) <= '0';
    line_buffer_m_1_addr_10_reg_1479(0) <= '0';
    word_buffer_m_addr_15_reg_1484(0) <= '1';
    line_buffer_m_0_addr_1_reg_1499(0) <= '1';
    line_buffer_m_1_addr_11_reg_1504(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage6_subdone, ap_condition_exit_pp0_iter0_stage6, ap_block_pp0_stage9_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage6)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_i_i191_fu_813_p2 <= (empty_fu_809_p1 xor ap_const_lv4_8);
    add_ln149_1_fu_781_p2 <= std_logic_vector(unsigned(p_shl2_fu_761_p3) + unsigned(zext_ln149_1_fu_777_p1));
    add_ln149_2_fu_798_p2 <= std_logic_vector(unsigned(add_ln149_1_fu_781_p2) + unsigned(ap_const_lv8_2));
    add_ln149_3_fu_918_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_3));
    add_ln149_4_fu_928_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_4));
    add_ln149_5_fu_970_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_5));
    add_ln149_6_fu_980_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_6));
    add_ln149_7_fu_1022_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_7));
    add_ln149_8_fu_1032_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_8));
    add_ln149_fu_755_p2 <= std_logic_vector(unsigned(zext_ln125_cast_fu_633_p1) + unsigned(zext_ln149_fu_751_p1));
    add_ln152_fu_1102_p2 <= std_logic_vector(unsigned(add_ln149_1_reg_1236) + unsigned(ap_const_lv8_9));
    add_ln156_1_fu_849_p2 <= std_logic_vector(unsigned(p_shl_fu_829_p3) + unsigned(zext_ln156_1_fu_845_p1));
    add_ln156_2_fu_866_p2 <= std_logic_vector(unsigned(add_ln156_1_fu_849_p2) + unsigned(ap_const_lv8_2));
    add_ln156_3_fu_938_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_3));
    add_ln156_4_fu_948_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_4));
    add_ln156_5_fu_990_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_5));
    add_ln156_6_fu_1000_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_6));
    add_ln156_7_fu_1042_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_7));
    add_ln156_8_fu_1052_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_8));
    add_ln156_fu_823_p2 <= std_logic_vector(unsigned(zext_ln125_cast_fu_633_p1) + unsigned(zext_ln156_fu_819_p1));
    add_ln159_fu_1082_p2 <= std_logic_vector(unsigned(add_ln156_1_reg_1258) + unsigned(ap_const_lv8_9));
    add_ln165_1_fu_693_p2 <= std_logic_vector(unsigned(p_shl8_fu_673_p3) + unsigned(zext_ln165_1_fu_689_p1));
    add_ln165_2_fu_882_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_2));
    add_ln165_3_fu_712_p2 <= std_logic_vector(unsigned(add_ln165_1_fu_693_p2) + unsigned(ap_const_lv8_3));
    add_ln165_4_fu_958_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_4));
    add_ln165_5_fu_894_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_5));
    add_ln165_6_fu_1010_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_6));
    add_ln165_7_fu_906_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_7));
    add_ln165_8_fu_1062_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_8));
    add_ln165_fu_667_p2 <= std_logic_vector(unsigned(zext_ln125_cast_fu_633_p1) + unsigned(zext_ln165_fu_663_p1));
    add_ln169_fu_1133_p2 <= std_logic_vector(unsigned(add_ln165_1_reg_1178) + unsigned(ap_const_lv8_9));
    add_ln840_fu_651_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_bank_V_1) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1089_assign_proc : process(icmp_ln1027_reg_1174, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1089 <= ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1));
    end process;


    ap_condition_1094_assign_proc : process(ap_CS_fsm_pp0_stage0, first_wrd_read_read_fu_86_p2, ap_block_pp0_stage0_11001, icmp_ln1027_fu_645_p2, tmp_21_fu_739_p3)
    begin
                ap_condition_1094 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_21_fu_739_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0) and (first_wrd_read_read_fu_86_p2 = ap_const_lv1_1));
    end process;


    ap_condition_1099_assign_proc : process(icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, tmp_21_reg_1222, first_wrd_read_reg_1168)
    begin
                ap_condition_1099 <= ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1));
    end process;


    ap_condition_1103_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1174, tmp_21_reg_1222)
    begin
                ap_condition_1103 <= ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_21_reg_1222 = ap_const_lv1_1));
    end process;


    ap_condition_1104_assign_proc : process(first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1104 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (first_wrd_read_reg_1168 = ap_const_lv1_0));
    end process;


    ap_condition_1107_assign_proc : process(first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1107 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1));
    end process;


    ap_condition_1112_assign_proc : process(first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1112 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (first_wrd_read_reg_1168 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, icmp_ln1027_reg_1174)
    begin
        if (((icmp_ln1027_reg_1174 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage6;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_bank_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, bank_V_fu_82, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_bank_V_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_bank_V_1 <= bank_V_fu_82;
        end if; 
    end process;

    bank_V_2_cast_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_bank_V_1),64));
    empty_fu_809_p1 <= ret_V_fu_733_p2(4 - 1 downto 0);
    first_wrd_read_read_fu_86_p2 <= first_wrd;
    first_wrd_read_reg_1168 <= first_wrd;
    icmp_ln1027_fu_645_p2 <= "1" when (ap_sig_allocacmp_bank_V_1 = ap_const_lv4_8) else "0";
    lb_address0 <= bank_V_2_cast_fu_657_p1(3 - 1 downto 0);

    lb_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_ce0 <= ap_const_logic_1;
        else 
            lb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_fu_725_p1 <= ap_sig_allocacmp_bank_V_1(3 - 1 downto 0);

    line_buffer_m_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, line_buffer_m_0_addr_3_reg_1200, line_buffer_m_0_addr_5_reg_1206, ap_CS_fsm_pp0_stage1, line_buffer_m_0_addr_4_reg_1295, line_buffer_m_0_addr_7_reg_1300, line_buffer_m_0_addr_9_reg_1306, line_buffer_m_0_addr_6_reg_1370, ap_CS_fsm_pp0_stage3, line_buffer_m_0_addr_8_reg_1405, line_buffer_m_0_addr_10_reg_1445, ap_CS_fsm_pp0_stage5, line_buffer_m_0_addr_1_reg_1499, ap_block_pp0_stage0, zext_ln165_5_fu_718_p1, zext_ln165_4_fu_887_p1, ap_block_pp0_stage1, zext_ln165_9_fu_911_p1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_1_reg_1499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_10_reg_1445;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_8_reg_1405;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_9_reg_1306;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_6_reg_1370;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_7_reg_1300;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_4_reg_1295;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_5_reg_1206;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address0 <= zext_ln165_9_fu_911_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address0 <= line_buffer_m_0_addr_3_reg_1200;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address0 <= zext_ln165_4_fu_887_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_m_0_address0 <= zext_ln165_5_fu_718_p1(8 - 1 downto 0);
        else 
            line_buffer_m_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, line_buffer_m_0_addr_3_reg_1200, line_buffer_m_0_addr_5_reg_1206, ap_CS_fsm_pp0_stage1, line_buffer_m_0_addr_7_reg_1300, line_buffer_m_0_addr_9_reg_1306, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, zext_ln165_3_fu_705_p1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln165_7_fu_899_p1, zext_ln165_6_fu_963_p1, ap_block_pp0_stage2, zext_ln165_8_fu_1015_p1, ap_block_pp0_stage3, zext_ln165_10_fu_1067_p1, ap_block_pp0_stage4, zext_ln165_2_fu_1096_p1, ap_block_pp0_stage5)
    begin
        if ((((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_address1 <= zext_ln165_2_fu_1096_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address1 <= line_buffer_m_0_addr_9_reg_1306;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address1 <= zext_ln165_10_fu_1067_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address1 <= line_buffer_m_0_addr_7_reg_1300;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address1 <= zext_ln165_8_fu_1015_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address1 <= line_buffer_m_0_addr_5_reg_1206;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address1 <= zext_ln165_6_fu_963_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_address1 <= zext_ln165_7_fu_899_p1(8 - 1 downto 0);
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_address1 <= line_buffer_m_0_addr_3_reg_1200;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_m_0_address1 <= zext_ln165_3_fu_705_p1(8 - 1 downto 0);
        else 
            line_buffer_m_0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_ce0 <= ap_const_logic_1;
        else 
            line_buffer_m_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_ce1 <= ap_const_logic_1;
        else 
            line_buffer_m_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_0_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln1027_reg_1174, word_buffer_m_q0, word_buffer_m_q1, old_word_buffer_m_q1, storemerge_reg_605, ap_CS_fsm_pp0_stage2, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557, ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569, ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581, ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            line_buffer_m_0_d0 <= storemerge_reg_605;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            line_buffer_m_0_d0 <= ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_d0 <= ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_d0 <= ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_d0 <= ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557;
        elsif ((((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0)))) then 
            line_buffer_m_0_d0 <= word_buffer_m_q1;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_d0 <= old_word_buffer_m_q1;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_d0 <= word_buffer_m_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_d0 <= ap_const_lv2_0;
        else 
            line_buffer_m_0_d0 <= "XX";
        end if; 
    end process;


    line_buffer_m_0_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1174, word_buffer_m_q0, word_buffer_m_q1, old_word_buffer_m_q1, ap_CS_fsm_pp0_stage2, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, select_ln168_fu_1112_p3, select_ln158_fu_1124_p3)
    begin
        if (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_1))) then 
            line_buffer_m_0_d1 <= select_ln158_fu_1124_p3;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_d1 <= select_ln168_fu_1112_p3;
        elsif ((((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_d1 <= old_word_buffer_m_q1;
        elsif ((((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0)))) then 
            line_buffer_m_0_d1 <= word_buffer_m_q0;
        elsif (((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0))) then 
            line_buffer_m_0_d1 <= word_buffer_m_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_d1 <= ap_const_lv2_0;
        else 
            line_buffer_m_0_d1 <= "XX";
        end if; 
    end process;


    line_buffer_m_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, first_wrd_read_read_fu_86_p2, ap_block_pp0_stage0_11001, icmp_ln1027_fu_645_p2, tmp_21_fu_739_p3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_21_fu_739_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0) and (first_wrd_read_read_fu_86_p2 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_we0 <= ap_const_logic_1;
        else 
            line_buffer_m_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_0_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, tmp_21_reg_1222, first_wrd_read_reg_1168, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, first_wrd_read_read_fu_86_p2, ap_block_pp0_stage0_11001, icmp_ln1027_fu_645_p2, tmp_21_fu_739_p3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_21_fu_739_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_645_p2 = ap_const_lv1_0) and (first_wrd_read_read_fu_86_p2 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (first_wrd_read_reg_1168 = ap_const_lv1_1) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (tmp_21_reg_1222 = ap_const_lv1_0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (first_wrd_read_reg_1168 = ap_const_lv1_0) and (tmp_21_reg_1222 = ap_const_lv1_1)))) then 
            line_buffer_m_0_we1 <= ap_const_logic_1;
        else 
            line_buffer_m_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, line_buffer_m_1_addr_reg_1212, line_buffer_m_1_addr_4_reg_1217, line_buffer_m_1_addr_5_reg_1375, line_buffer_m_1_addr_7_reg_1410, line_buffer_m_1_addr_9_reg_1450, ap_CS_fsm_pp0_stage5, line_buffer_m_1_addr_11_reg_1504, ap_block_pp0_stage0, ap_block_pp0_stage5, ap_block_pp0_stage9, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_m_1_address0 <= line_buffer_m_1_addr_11_reg_1504;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            line_buffer_m_1_address0 <= line_buffer_m_1_addr_9_reg_1450;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            line_buffer_m_1_address0 <= line_buffer_m_1_addr_7_reg_1410;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            line_buffer_m_1_address0 <= line_buffer_m_1_addr_5_reg_1375;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            line_buffer_m_1_address0 <= line_buffer_m_1_addr_4_reg_1217;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            line_buffer_m_1_address0 <= line_buffer_m_1_addr_reg_1212;
        else 
            line_buffer_m_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, line_buffer_m_1_addr_3_reg_1312, line_buffer_m_1_addr_6_reg_1317, line_buffer_m_1_addr_8_reg_1322, line_buffer_m_1_addr_10_reg_1479, ap_block_pp0_stage9, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                line_buffer_m_1_address1 <= line_buffer_m_1_addr_10_reg_1479;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                line_buffer_m_1_address1 <= line_buffer_m_1_addr_8_reg_1322;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                line_buffer_m_1_address1 <= line_buffer_m_1_addr_6_reg_1317;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                line_buffer_m_1_address1 <= line_buffer_m_1_addr_3_reg_1312;
            else 
                line_buffer_m_1_address1 <= "XXXXXXXX";
            end if;
        else 
            line_buffer_m_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_m_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            line_buffer_m_1_ce0 <= ap_const_logic_1;
        else 
            line_buffer_m_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            line_buffer_m_1_ce1 <= ap_const_logic_1;
        else 
            line_buffer_m_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, word_buffer_m_q0, word_buffer_m_q1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0, ap_block_pp0_stage5, ap_block_pp0_stage9, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, select_ln169_fu_1153_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_m_1_d0 <= select_ln169_fu_1153_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            line_buffer_m_1_d0 <= word_buffer_m_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            line_buffer_m_1_d0 <= word_buffer_m_q0;
        else 
            line_buffer_m_1_d0 <= "XX";
        end if; 
    end process;


    line_buffer_m_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, word_buffer_m_q0, word_buffer_m_q1, ap_block_pp0_stage9, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, select_ln168_1_fu_1145_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            line_buffer_m_1_d1 <= select_ln168_1_fu_1145_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            line_buffer_m_1_d1 <= word_buffer_m_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            line_buffer_m_1_d1 <= word_buffer_m_q1;
        else 
            line_buffer_m_1_d1 <= "XX";
        end if; 
    end process;


    line_buffer_m_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            line_buffer_m_1_we0 <= ap_const_logic_1;
        else 
            line_buffer_m_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_m_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, icmp_ln1027_reg_1174, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln1027_reg_1174 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            line_buffer_m_1_we1 <= ap_const_logic_1;
        else 
            line_buffer_m_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, zext_ln156_4_fu_872_p1, ap_block_pp0_stage1, zext_ln156_6_fu_953_p1, ap_block_pp0_stage2, zext_ln156_8_fu_1005_p1, ap_block_pp0_stage3, zext_ln156_10_fu_1057_p1, ap_block_pp0_stage4, zext_ln159_fu_1087_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                old_word_buffer_m_address0 <= zext_ln159_fu_1087_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                old_word_buffer_m_address0 <= zext_ln156_10_fu_1057_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                old_word_buffer_m_address0 <= zext_ln156_8_fu_1005_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                old_word_buffer_m_address0 <= zext_ln156_6_fu_953_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                old_word_buffer_m_address0 <= zext_ln156_4_fu_872_p1(8 - 1 downto 0);
            else 
                old_word_buffer_m_address0 <= "XXXXXXXX";
            end if;
        else 
            old_word_buffer_m_address0 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, zext_ln156_3_fu_861_p1, ap_block_pp0_stage1, zext_ln156_5_fu_943_p1, ap_block_pp0_stage2, zext_ln156_7_fu_995_p1, ap_block_pp0_stage3, zext_ln156_9_fu_1047_p1, ap_block_pp0_stage4, zext_ln156_2_fu_1078_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                old_word_buffer_m_address1 <= zext_ln156_2_fu_1078_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                old_word_buffer_m_address1 <= zext_ln156_9_fu_1047_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                old_word_buffer_m_address1 <= zext_ln156_7_fu_995_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                old_word_buffer_m_address1 <= zext_ln156_5_fu_943_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                old_word_buffer_m_address1 <= zext_ln156_3_fu_861_p1(8 - 1 downto 0);
            else 
                old_word_buffer_m_address1 <= "XXXXXXXX";
            end if;
        else 
            old_word_buffer_m_address1 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_m_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            old_word_buffer_m_ce0 <= ap_const_logic_1;
        else 
            old_word_buffer_m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_m_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            old_word_buffer_m_ce1 <= ap_const_logic_1;
        else 
            old_word_buffer_m_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln149_fu_787_p2 <= (ap_const_lv8_1 or add_ln149_1_fu_781_p2);
    or_ln156_fu_855_p2 <= (ap_const_lv8_1 or add_ln156_1_fu_849_p2);
    or_ln158_fu_1120_p2 <= (lb_load_reg_1327 or first_wrd);
    or_ln159_fu_1092_p2 <= (rb_load_reg_1334 or first_wrd);
    or_ln165_fu_699_p2 <= (ap_const_lv8_1 or add_ln165_1_fu_693_p2);
    p_shl2_fu_761_p3 <= (add_ln149_fu_755_p2 & ap_const_lv3_0);
    p_shl8_fu_673_p3 <= (add_ln165_fu_667_p2 & ap_const_lv3_0);
    p_shl_fu_829_p3 <= (add_ln156_fu_823_p2 & ap_const_lv3_0);
    rb_address0 <= bank_V_2_cast_fu_657_p1(3 - 1 downto 0);

    rb_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rb_ce0 <= ap_const_logic_1;
        else 
            rb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_fu_733_p2 <= std_logic_vector(unsigned(zext_ln186_fu_729_p1) - unsigned(rhs_cast_fu_629_p1));
    rhs_cast_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rhs),6));
    select_ln158_fu_1124_p3 <= 
        ap_const_lv2_0 when (or_ln158_fu_1120_p2(0) = '1') else 
        old_word_buffer_m_q1;
    select_ln168_1_fu_1145_p3 <= 
        ap_const_lv2_0 when (lb_load_reg_1327(0) = '1') else 
        word_buffer_m_q0;
    select_ln168_fu_1112_p3 <= 
        ap_const_lv2_0 when (lb_load_reg_1327(0) = '1') else 
        word_buffer_m_q1;
    select_ln169_fu_1153_p3 <= 
        ap_const_lv2_0 when (rb_load_reg_1334(0) = '1') else 
        word_buffer_m_q0;
    tmp_21_fu_739_p3 <= ret_V_fu_733_p2(5 downto 5);
    tmp_22_fu_837_p3 <= (add_ln156_fu_823_p2 & ap_const_lv1_0);
    tmp_23_fu_769_p3 <= (add_ln149_fu_755_p2 & ap_const_lv1_0);
    tmp_fu_681_p3 <= (add_ln165_fu_667_p2 & ap_const_lv1_0);
    trunc_ln149_fu_747_p1 <= ret_V_fu_733_p2(3 - 1 downto 0);

    word_buffer_m_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, word_buffer_m_addr_reg_1190, word_buffer_m_addr_10_reg_1195, ap_CS_fsm_pp0_stage1, word_buffer_m_addr_13_reg_1285, word_buffer_m_addr_16_reg_1290, ap_CS_fsm_pp0_stage3, word_buffer_m_addr_18_reg_1474, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0, zext_ln149_4_fu_804_p1, ap_block_pp0_stage1, zext_ln149_6_fu_933_p1, ap_block_pp0_stage2, zext_ln149_8_fu_985_p1, ap_block_pp0_stage3, zext_ln149_10_fu_1037_p1, ap_block_pp0_stage4, ap_block_pp0_stage5, zext_ln169_fu_1138_p1, ap_block_pp0_stage9, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                word_buffer_m_address0 <= zext_ln169_fu_1138_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                word_buffer_m_address0 <= word_buffer_m_addr_18_reg_1474;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                word_buffer_m_address0 <= word_buffer_m_addr_16_reg_1290;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                word_buffer_m_address0 <= word_buffer_m_addr_13_reg_1285;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                word_buffer_m_address0 <= word_buffer_m_addr_10_reg_1195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                word_buffer_m_address0 <= word_buffer_m_addr_reg_1190;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                word_buffer_m_address0 <= zext_ln149_10_fu_1037_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                word_buffer_m_address0 <= zext_ln149_8_fu_985_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                word_buffer_m_address0 <= zext_ln149_6_fu_933_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_buffer_m_address0 <= zext_ln149_4_fu_804_p1(8 - 1 downto 0);
            else 
                word_buffer_m_address0 <= "XXXXXXXX";
            end if;
        else 
            word_buffer_m_address0 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, word_buffer_m_addr_1_reg_1280, ap_CS_fsm_pp0_stage1, word_buffer_m_addr_11_reg_1365, word_buffer_m_addr_14_reg_1400, ap_CS_fsm_pp0_stage3, word_buffer_m_addr_17_reg_1440, ap_CS_fsm_pp0_stage5, word_buffer_m_addr_15_reg_1484, ap_block_pp0_stage0, zext_ln149_3_fu_793_p1, ap_block_pp0_stage1, zext_ln149_5_fu_923_p1, ap_block_pp0_stage2, zext_ln149_7_fu_975_p1, ap_block_pp0_stage3, zext_ln149_9_fu_1027_p1, ap_block_pp0_stage4, zext_ln149_2_fu_1074_p1, ap_block_pp0_stage5, ap_block_pp0_stage9, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                word_buffer_m_address1 <= word_buffer_m_addr_15_reg_1484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                word_buffer_m_address1 <= word_buffer_m_addr_17_reg_1440;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                word_buffer_m_address1 <= word_buffer_m_addr_14_reg_1400;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                word_buffer_m_address1 <= word_buffer_m_addr_11_reg_1365;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                word_buffer_m_address1 <= word_buffer_m_addr_1_reg_1280;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                word_buffer_m_address1 <= zext_ln149_2_fu_1074_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                word_buffer_m_address1 <= zext_ln149_9_fu_1027_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                word_buffer_m_address1 <= zext_ln149_7_fu_975_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                word_buffer_m_address1 <= zext_ln149_5_fu_923_p1(8 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                word_buffer_m_address1 <= zext_ln149_3_fu_793_p1(8 - 1 downto 0);
            else 
                word_buffer_m_address1 <= "XXXXXXXX";
            end if;
        else 
            word_buffer_m_address1 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_m_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            word_buffer_m_ce0 <= ap_const_logic_1;
        else 
            word_buffer_m_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_m_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            word_buffer_m_ce1 <= ap_const_logic_1;
        else 
            word_buffer_m_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln125_cast_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln125),5));
    zext_ln149_10_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_8_fu_1032_p2),64));
    zext_ln149_1_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_769_p3),8));
    zext_ln149_2_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_1_reg_1236),64));
    zext_ln149_3_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln149_fu_787_p2),64));
    zext_ln149_4_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_2_fu_798_p2),64));
    zext_ln149_5_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_3_fu_918_p2),64));
    zext_ln149_6_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_4_fu_928_p2),64));
    zext_ln149_7_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_5_fu_970_p2),64));
    zext_ln149_8_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_6_fu_980_p2),64));
    zext_ln149_9_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln149_7_fu_1022_p2),64));
    zext_ln149_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln149_fu_747_p1),5));
    zext_ln152_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln152_fu_1102_p2),64));
    zext_ln156_10_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_8_fu_1052_p2),64));
    zext_ln156_1_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_837_p3),8));
    zext_ln156_2_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_1_reg_1258),64));
    zext_ln156_3_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln156_fu_855_p2),64));
    zext_ln156_4_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_2_fu_866_p2),64));
    zext_ln156_5_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_3_fu_938_p2),64));
    zext_ln156_6_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_4_fu_948_p2),64));
    zext_ln156_7_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_5_fu_990_p2),64));
    zext_ln156_8_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_6_fu_1000_p2),64));
    zext_ln156_9_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_7_fu_1042_p2),64));
    zext_ln156_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_i_i191_fu_813_p2),5));
    zext_ln159_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln159_fu_1082_p2),64));
    zext_ln165_10_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_8_fu_1062_p2),64));
    zext_ln165_1_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_681_p3),8));
    zext_ln165_2_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_1_reg_1178),64));
    zext_ln165_3_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln165_fu_699_p2),64));
    zext_ln165_4_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_2_fu_882_p2),64));
    zext_ln165_5_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_3_fu_712_p2),64));
    zext_ln165_6_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_4_fu_958_p2),64));
    zext_ln165_7_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_5_fu_894_p2),64));
    zext_ln165_8_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_6_fu_1010_p2),64));
    zext_ln165_9_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_7_fu_906_p2),64));
    zext_ln165_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_bank_V_1),5));
    zext_ln169_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln169_fu_1133_p2),64));
    zext_ln186_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_fu_725_p1),6));
end behav;
