
*** Running vivado
    with args -log re2_copro_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source re2_copro_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source re2_copro_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/ip_repo/re2_copro_1'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/ip_repo/re2_copro_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.cache/ip 
Command: synth_design -top re2_copro_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1459.262 ; gain = 54.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 're2_copro_wrapper' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/hdl/re2_copro_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 're2_copro' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:159]
INFO: [Synth 8-6157] synthesizing module 're2_copro_ps8_0_axi_periph_1' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:472]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_3JJUUK' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_3JJUUK' (1#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:12]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15BME28' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:1132]
INFO: [Synth 8-6157] synthesizing module 're2_copro_auto_ds_0' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_auto_ds_0' (2#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 're2_copro_auto_pc_0' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_auto_pc_0' (3#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15BME28' (4#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:1132]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ILQJ1K' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:1542]
INFO: [Synth 8-6157] synthesizing module 're2_copro_auto_ds_1' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_auto_ds_1' (5#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 're2_copro_auto_pc_1' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_auto_pc_1' (6#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ILQJ1K' (7#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:1542]
INFO: [Synth 8-6157] synthesizing module 're2_copro_xbar_1' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_xbar_1' (8#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_ps8_0_axi_periph_1' (9#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:472]
INFO: [Synth 8-6157] synthesizing module 're2_copro_re2_copro_0_1' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_re2_copro_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_re2_copro_0_1' (10#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_re2_copro_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 're2_copro_rst_ps8_0_100M_0' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_rst_ps8_0_100M_0' (11#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 're2_copro_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:383]
INFO: [Synth 8-6157] synthesizing module 're2_copro_zynq_ultra_ps_e_0_0' [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_zynq_ultra_ps_e_0_0' (12#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/.Xil/Vivado-12708-DESKTOP-K2FOLNH/realtime/re2_copro_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 're2_copro_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:390]
INFO: [Synth 8-6155] done synthesizing module 're2_copro' (13#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/synth/re2_copro.v:159]
INFO: [Synth 8-6155] done synthesizing module 're2_copro_wrapper' (14#1) [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/hdl/re2_copro_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_ILQJ1K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_ILQJ1K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_15BME28 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_15BME28 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3JJUUK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3JJUUK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3JJUUK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3JJUUK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1536.023 ; gain = 131.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.023 ; gain = 131.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.023 ; gain = 131.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1536.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_zynq_ultra_ps_e_0_0/re2_copro_zynq_ultra_ps_e_0_0/re2_copro_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 're2_copro_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_zynq_ultra_ps_e_0_0/re2_copro_zynq_ultra_ps_e_0_0/re2_copro_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 're2_copro_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_re2_copro_0_1/re2_copro_re2_copro_0_1/re2_copro_re2_copro_0_1_in_context.xdc] for cell 're2_copro_i/re2_copro_0'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_re2_copro_0_1/re2_copro_re2_copro_0_1/re2_copro_re2_copro_0_1_in_context.xdc] for cell 're2_copro_i/re2_copro_0'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_xbar_1/re2_copro_xbar_1/re2_copro_xbar_1_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_xbar_1/re2_copro_xbar_1/re2_copro_xbar_1_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_rst_ps8_0_100M_0/re2_copro_rst_ps8_0_100M_0/re2_copro_rst_ps8_0_100M_0_in_context.xdc] for cell 're2_copro_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_rst_ps8_0_100M_0/re2_copro_rst_ps8_0_100M_0/re2_copro_rst_ps8_0_100M_0_in_context.xdc] for cell 're2_copro_i/rst_ps8_0_100M'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_ds_0/re2_copro_auto_ds_0/re2_copro_auto_ds_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_ds_0/re2_copro_auto_ds_0/re2_copro_auto_ds_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_pc_0/re2_copro_auto_pc_0/re2_copro_auto_pc_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_pc_0/re2_copro_auto_pc_0/re2_copro_auto_pc_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_ds_1/re2_copro_auto_ds_1/re2_copro_auto_ds_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_ds_1/re2_copro_auto_ds_1/re2_copro_auto_ds_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_pc_1/re2_copro_auto_pc_1/re2_copro_auto_pc_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.srcs/sources_1/bd/re2_copro/ip/re2_copro_auto_pc_1/re2_copro_auto_pc_1/re2_copro_auto_pc_0_in_context.xdc] for cell 're2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1581.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1581.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.457 ; gain = 176.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.457 ; gain = 176.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for re2_copro_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/re2_copro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for re2_copro_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.457 ; gain = 176.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1581.457 ; gain = 176.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design re2_copro_ps8_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1581.457 ; gain = 176.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.383 ; gain = 826.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2231.531 ; gain = 826.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2242.242 ; gain = 837.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |re2_copro_xbar_1              |         1|
|2     |re2_copro_auto_ds_0           |         1|
|3     |re2_copro_auto_pc_0           |         1|
|4     |re2_copro_auto_ds_1           |         1|
|5     |re2_copro_auto_pc_1           |         1|
|6     |re2_copro_re2_copro_0_1       |         1|
|7     |re2_copro_rst_ps8_0_100M_0    |         1|
|8     |re2_copro_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |re2_copro_auto_ds_0           |     1|
|2     |re2_copro_auto_ds_1           |     1|
|3     |re2_copro_auto_pc_0           |     1|
|4     |re2_copro_auto_pc_1           |     1|
|5     |re2_copro_re2_copro_0_1       |     1|
|6     |re2_copro_rst_ps8_0_100M_0    |     1|
|7     |re2_copro_xbar_1              |     1|
|8     |re2_copro_zynq_ultra_ps_e_0_0 |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |  1983|
|2     |  re2_copro_i        |re2_copro                    |  1983|
|3     |    ps8_0_axi_periph |re2_copro_ps8_0_axi_periph_1 |  1247|
|4     |      s00_couplers   |s00_couplers_imp_15BME28     |   519|
|5     |      s01_couplers   |s01_couplers_imp_ILQJ1K      |   519|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2258.043 ; gain = 807.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2258.043 ; gain = 853.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2258.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 2295.414 ; gain = 1803.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2295.414 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/proj/regex_copro/regex_copro.runs/synth_1/re2_copro_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file re2_copro_wrapper_utilization_synth.rpt -pb re2_copro_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 12 18:49:17 2021...
