{"Source Block": ["verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@349:359@HdlIdDef", "    end else begin\n        gt_userclk_tx_active <= 1'b1;\n    end\nend\n\ngenvar n;\n\ngenerate\n\nfor (n = 0; n < 8; n = n + 1) begin\n\n"], "Clone Blocks": [["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@258:268", "    end else begin\n        gt_userclk_tx_active <= 1'b1;\n    end\nend\n\ngenvar n;\n\ngenerate\n\nfor (n = 0 ; n < 2; n = n + 1) begin\n\n"]], "Diff Content": {"Delete": [[354, "genvar n;\n"]], "Add": []}}