#region License
/* 
 * Copyright (C) 1999-2020 John Källén.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2, or (at your option)
 * any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; see the file COPYING.  If not, write to
 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
 */
#endregion

using Reko.Core;
using Reko.Core.Types;
using Reko.Core.Machine;
using System;
using System.Text;
using System.Collections.Generic;

namespace Reko.Arch.X86
{
    /// <summary>
    /// Models an X86 instruction.
    /// </summary>
    public class X86Instruction : MachineInstruction
	{
        private const InstrClass CondLinear = InstrClass.Conditional | InstrClass.Linear;
        private const InstrClass CondTransfer = InstrClass.Conditional | InstrClass.Transfer;
        private const InstrClass LinkTransfer = InstrClass.Call | InstrClass.Transfer;
        private const InstrClass Transfer = InstrClass.Transfer;

		public Mnemonic code;		        // Opcode of the instruction.
        public int repPrefix;           // 0 = no prefix, 2 = repnz, 3 = repz
		public PrimitiveType dataWidth;	// Width of the data (if it's a word).
		public PrimitiveType addrWidth;	// width of the address mode.	// TODO: belongs in MemoryOperand

		public X86Instruction(Mnemonic code, InstrClass iclass, PrimitiveType dataWidth, PrimitiveType addrWidth, params MachineOperand [] ops)
		{
			this.code = code;
            this.InstructionClass = iclass;
			this.dataWidth = dataWidth;
			this.addrWidth = addrWidth;
            this.Operands = ops;
		}

        public override int OpcodeAsInteger => (int) code;

		private bool NeedsExplicitMemorySize()
		{
			if (code == Mnemonic.movsx || code == Mnemonic.movzx)
				return true;
            if (code == Mnemonic.lea ||
                code == Mnemonic.lds ||
                code == Mnemonic.les ||
                code == Mnemonic.lfs || 
                code == Mnemonic.lgs || 
                code == Mnemonic.lss)
                return false;
            if (Operands.Length >= 2 && Operands[0].Width.Size != Operands[1].Width.Size)
                return true;
			return 
				 (Operands.Length < 1 || !ImplicitWidth(Operands[0])) &&
				 (Operands.Length < 2 || !ImplicitWidth(Operands[1])) &&
				 (Operands.Length < 3 || !ImplicitWidth(Operands[2]));
		}

        public override void Render(MachineInstructionWriter writer, MachineInstructionWriterOptions options)
        {
            if (repPrefix == 3)
            {
                writer.WriteOpcode("rep");
                writer.WriteChar(' ');
            }
            else if (repPrefix == 2)
            {
                writer.WriteOpcode("repne");
                writer.WriteChar(' ');
            }

            // Get opcode. 

            string s = code.ToString();
			switch (code)
			{
			case Mnemonic.cwd:
				if (dataWidth == PrimitiveType.Word32)
				{
					s = "cdq";
				}
				break;
			case Mnemonic.cbw:
				if (dataWidth == PrimitiveType.Word32)
				{
					s = "cwde";
				}
				break;
			case Mnemonic.ins:
			case Mnemonic.outs:
			case Mnemonic.movs:
			case Mnemonic.cmps:
			case Mnemonic.stos:
			case Mnemonic.lods:
			case Mnemonic.scas:
				switch (dataWidth.Size)
				{
				case 1: s += 'b'; break;
				case 2: s += 'w'; break;
				case 4: s += 'd'; break;
				case 8: s += 'q'; break;
                default: throw new ArgumentOutOfRangeException();
				}
				break;
			}
			writer.WriteOpcode(s);

            if (NeedsExplicitMemorySize())
            {
                options |= MachineInstructionWriterOptions.ExplicitOperandSize;
            }
            RenderOperands(writer, options);
		}

        protected override void RenderOperand(MachineOperand op, MachineInstructionWriter writer, MachineInstructionWriterOptions options)
        {
            if (op is MemoryOperand memOp && memOp.Base == Registers.rip)
            {
                var addr = this.Address + this.Length + memOp.Offset.ToInt32();
                if ((options & MachineInstructionWriterOptions.ResolvePcRelativeAddress) != 0)
                {
                    writer.WriteString("[");
                    writer.WriteAddress(addr.ToString(), addr);
                    writer.WriteString("]");
                    writer.AddAnnotation(op.ToString());
                }
                else
                {
                    op.Write(writer, options);
                    writer.AddAnnotation(addr.ToString());
                }
            }
            else
            {
                op.Write(writer, options);
            }
        }

        // Returns the condition codes that an instruction modifies.

        public static FlagM DefCc(Mnemonic opcode)
		{
			switch (opcode)
			{
			case Mnemonic.aaa:
			case Mnemonic.aas:
				return FlagM.CF;
			case Mnemonic.aad:
			case Mnemonic.aam:
				return FlagM.SF|FlagM.ZF;
			case Mnemonic.bt:
			case Mnemonic.bts:
			case Mnemonic.btc:
			case Mnemonic.btr:
				return FlagM.CF;
			case Mnemonic.clc:
			case Mnemonic.cmc:
			case Mnemonic.stc:
				return FlagM.CF;
			case Mnemonic.cld:
			case Mnemonic.std:
				return FlagM.DF;
			case Mnemonic.daa:
			case Mnemonic.das:
				return FlagM.CF|FlagM.SF|FlagM.ZF;
			case Mnemonic.adc:
			case Mnemonic.add:
			case Mnemonic.sbb:
			case Mnemonic.sub:
			case Mnemonic.cmp:
			case Mnemonic.cmpsb:
			case Mnemonic.cmps:
			case Mnemonic.div:
			case Mnemonic.idiv:
			case Mnemonic.imul:
			case Mnemonic.mul:
			case Mnemonic.neg:
			case Mnemonic.scas:
			case Mnemonic.scasb:
				return FlagM.CF|FlagM.SF|FlagM.ZF|FlagM.OF;
			case Mnemonic.dec:
			case Mnemonic.inc:
				return FlagM.SF|FlagM.ZF|FlagM.OF;
			case Mnemonic.rcl:
			case Mnemonic.rcr:
			case Mnemonic.rol:
			case Mnemonic.ror:
				return FlagM.OF|FlagM.CF;		// if shift count > 1, FlagM.OF is not set.
			case Mnemonic.sar:
			case Mnemonic.shl:
			case Mnemonic.shr:
				return FlagM.OF|FlagM.SF|FlagM.ZF|FlagM.CF;	// if shift count > 1, FlagM.OF is not set.
			case Mnemonic.shld:
			case Mnemonic.shrd:
				return FlagM.SF|FlagM.ZF|FlagM.CF;
			case Mnemonic.bsf:
			case Mnemonic.bsr:
				return FlagM.ZF;
			case Mnemonic.and:
			case Mnemonic.or:
            case Mnemonic.sahf:
            case Mnemonic.test:
            case Mnemonic.xadd:
            case Mnemonic.xor:
				return FlagM.OF|FlagM.SF|FlagM.ZF|FlagM.CF;
			default:
				return 0;
			}
		}

		// Returns the condition codes an instruction uses.

		public static FlagM UseCc(Mnemonic opcode)
		{
			switch (opcode)
			{
			case Mnemonic.adc:
			case Mnemonic.sbb:
				return FlagM.CF;
			case Mnemonic.daa:
			case Mnemonic.das:
				return FlagM.CF;
			case Mnemonic.ins:
			case Mnemonic.insb:
			case Mnemonic.lods:
			case Mnemonic.lodsb:
			case Mnemonic.movs:
			case Mnemonic.movsb:
			case Mnemonic.outs:
			case Mnemonic.outsb:
			case Mnemonic.scas:
			case Mnemonic.scasb:
			case Mnemonic.stos:
			case Mnemonic.stosb:
				return FlagM.DF;
            case Mnemonic.cmova:
            case Mnemonic.ja:
			case Mnemonic.seta:
				return FlagM.CF|FlagM.ZF;
            case Mnemonic.cmovbe:
            case Mnemonic.jbe:
			case Mnemonic.setbe:
				return FlagM.CF|FlagM.ZF;
            case Mnemonic.cmovc:
            case Mnemonic.jc:
			case Mnemonic.setc:
				return FlagM.CF;
            case Mnemonic.cmovg:
            case Mnemonic.jg:
			case Mnemonic.setg:
				return FlagM.SF|FlagM.OF|FlagM.ZF;
            case Mnemonic.cmovge:
            case Mnemonic.jge:
			case Mnemonic.setge:
				return FlagM.SF|FlagM.OF;
			case Mnemonic.cmovl:
            case Mnemonic.jl:
            case Mnemonic.setl:
				return FlagM.SF|FlagM.OF;
            case Mnemonic.cmovle:
            case Mnemonic.jle:
			case Mnemonic.setle:
				return FlagM.SF|FlagM.OF|FlagM.ZF;
            case Mnemonic.cmovnc:
            case Mnemonic.jnc:
            case Mnemonic.setnc:
				return FlagM.CF;
            case Mnemonic.cmovno:
            case Mnemonic.jno:
			case Mnemonic.setno:
				return FlagM.OF;
            case Mnemonic.cmovns:
            case Mnemonic.jns:
			case Mnemonic.setns:
				return FlagM.SF;
            case Mnemonic.cmovnz:
            case Mnemonic.jnz:
			case Mnemonic.setnz:
				return FlagM.ZF;
            case Mnemonic.cmovo:
            case Mnemonic.jo:
			case Mnemonic.seto:
				return FlagM.OF;
            case Mnemonic.cmovpe:
            case Mnemonic.jpe:
			case Mnemonic.setpe:
            case Mnemonic.cmovpo:
            case Mnemonic.jpo:
			case Mnemonic.setpo:
                return FlagM.PF;
            case Mnemonic.cmovs:
            case Mnemonic.js:
			case Mnemonic.sets:
				return FlagM.SF;
            case Mnemonic.cmovz:
            case Mnemonic.jz:
			case Mnemonic.setz:
				return FlagM.ZF;
			case Mnemonic.lahf:
				return FlagM.CF|FlagM.SF|FlagM.ZF|FlagM.OF;
			case Mnemonic.loope:
			case Mnemonic.loopne:
				return FlagM.ZF;
			case Mnemonic.rcl:
			case Mnemonic.rcr:
				return FlagM.CF;
			default:
				return 0;
			}
		}

		private bool ImplicitWidth(MachineOperand op)
		{
			return op is RegisterOperand || op is X86AddressOperand || op is FpuOperand;
		}
	}
}
