<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LCD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Byte_Send.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Byte_Send.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Display_Configuration.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Display_Configuration.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LCD_Write.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LCD_Write.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LCD_Write_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MuXXX4.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MuXXX4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MuXXX4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MuXXX8.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MuXXX8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="Nibble_Send.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nibble_Send.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Nibble_Send.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Nibble_Send.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Nibble_Send.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Nibble_Send.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Nibble_Send_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Nibble_Send_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Poweron_init.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Poweron_init.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_LCD_Write2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_LCD_Write2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_LCD_Write2_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Lcd_Write_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Lcd_Write_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Lcd_Write_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="projekt.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="projekt.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="projekt.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="projekt.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="projekt.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="projekt.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="projekt.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="projekt.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="projekt.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="projekt.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="projekt.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="projekt.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="projekt.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="projekt.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projekt.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="projekt.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="projekt.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="projekt.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="projekt.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="projekt.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="projekt.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="projekt.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="projekt.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="projekt.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="projekt.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="projekt_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="projekt_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="projekt_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="projekt_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="projekt_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projekt_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projekt_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="projekt_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="projekt_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projekt_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="projekt_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="projekt_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="projekt_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="projekt_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="test_LCD.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="test_LCD.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="test_LCD.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="test_LCD.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="test_LCD.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="test_LCD.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="test_LCD.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="test_LCD.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="test_LCD.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="test_LCD.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_LCD.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="test_LCD.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="test_LCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="test_LCD.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="test_LCD.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="test_LCD.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="test_LCD.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_LCD.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="test_LCD.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="test_LCD.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_LCD_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="test_LCD_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_LCD_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="test_LCD_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="test_LCD_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="test_LCD_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="test_LCD_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="test_LCD_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="test_LCD_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_LCD_test_LCD_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_LCD_test_LCD_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_LCD_test_LCD_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_LCD_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="test_LCD_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_byte_send_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_byte_send_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_disp_conf_2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_disp_conf_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_disp_conf_2_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_disp_conf_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test_lcd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="test_lcd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="test_lcd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_nibble_send_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_nibble_send_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testmux_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461078930" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461078930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461080000" xil_pn:in_ck="7999443150752616700" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461080000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Byte_Send.vhd"/>
      <outfile xil_pn:name="Display_Configuration.vhd"/>
      <outfile xil_pn:name="LCD_Write.vhd"/>
      <outfile xil_pn:name="MuXXX4.vhd"/>
      <outfile xil_pn:name="MuXXX8.vhd"/>
      <outfile xil_pn:name="Nibble_Send.vhd"/>
      <outfile xil_pn:name="Poweron_init.vhd"/>
      <outfile xil_pn:name="test_LCD_2.vhd"/>
      <outfile xil_pn:name="test_byte_send.vhd"/>
      <outfile xil_pn:name="test_disp_conf.vhd"/>
      <outfile xil_pn:name="test_disp_conf_2.vhd"/>
      <outfile xil_pn:name="test_nibble_send.vhd"/>
      <outfile xil_pn:name="testmux.vhd"/>
      <outfile xil_pn:name="tetetetete.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461079517" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9153515436316854031" xil_pn:start_ts="1461079517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461080002" xil_pn:in_ck="-2470095600664027703" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4007541463712378483" xil_pn:start_ts="1461080000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="projekt.vhf"/>
      <outfile xil_pn:name="test_LCD.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1461078930" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8644295260465127092" xil_pn:start_ts="1461078930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461080002" xil_pn:in_ck="144846830054609489" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461080002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Byte_Send.vhd"/>
      <outfile xil_pn:name="Display_Configuration.vhd"/>
      <outfile xil_pn:name="LCD_Write.vhd"/>
      <outfile xil_pn:name="MuXXX4.vhd"/>
      <outfile xil_pn:name="MuXXX8.vhd"/>
      <outfile xil_pn:name="Nibble_Send.vhd"/>
      <outfile xil_pn:name="Poweron_init.vhd"/>
      <outfile xil_pn:name="projekt.vhf"/>
      <outfile xil_pn:name="test_LCD.vhf"/>
      <outfile xil_pn:name="test_LCD_2.vhd"/>
      <outfile xil_pn:name="test_byte_send.vhd"/>
      <outfile xil_pn:name="test_disp_conf.vhd"/>
      <outfile xil_pn:name="test_disp_conf_2.vhd"/>
      <outfile xil_pn:name="test_nibble_send.vhd"/>
      <outfile xil_pn:name="testmux.vhd"/>
      <outfile xil_pn:name="tetetetete.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461080006" xil_pn:in_ck="144846830054609489" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5098651461986108350" xil_pn:start_ts="1461080002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_LCD_test_LCD_sch_tb_beh.prj"/>
      <outfile xil_pn:name="test_LCD_test_LCD_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461080007" xil_pn:in_ck="-6759047170814577334" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5774970976136223061" xil_pn:start_ts="1461080006">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_LCD_test_LCD_sch_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1456844373" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1456844373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461081100" xil_pn:in_ck="-2470095600664027703" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1675823575868762265" xil_pn:start_ts="1461081097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="projekt.vhf"/>
      <outfile xil_pn:name="test_LCD.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1459868032" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8644295260465127092" xil_pn:start_ts="1459868032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456844374" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1456844374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459868032" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6121032244152919973" xil_pn:start_ts="1459868032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456844589" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1456844589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459868032" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1649843082661263682" xil_pn:start_ts="1459868032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461081109" xil_pn:in_ck="-725459280488692642" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="437303303495969406" xil_pn:start_ts="1461081100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="projekt.jhd"/>
      <outfile xil_pn:name="projekt.lso"/>
      <outfile xil_pn:name="projekt.ngc"/>
      <outfile xil_pn:name="projekt.ngr"/>
      <outfile xil_pn:name="projekt.prj"/>
      <outfile xil_pn:name="projekt.stx"/>
      <outfile xil_pn:name="projekt.syr"/>
      <outfile xil_pn:name="projekt.xst"/>
      <outfile xil_pn:name="projekt_vhdl.prj"/>
      <outfile xil_pn:name="projekt_xst.xrpt"/>
      <outfile xil_pn:name="test_LCD.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1459868041" xil_pn:in_ck="-1492876174151587523" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981279186540897" xil_pn:start_ts="1459868041">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461081114" xil_pn:in_ck="8008440383649019866" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4108480079293587551" xil_pn:start_ts="1461081109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="projekt.bld"/>
      <outfile xil_pn:name="projekt.ngd"/>
      <outfile xil_pn:name="projekt_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461081119" xil_pn:in_ck="-8770414175107546788" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1461081114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="projekt.pcf"/>
      <outfile xil_pn:name="projekt_map.map"/>
      <outfile xil_pn:name="projekt_map.mrp"/>
      <outfile xil_pn:name="projekt_map.ncd"/>
      <outfile xil_pn:name="projekt_map.ngm"/>
      <outfile xil_pn:name="projekt_map.xrpt"/>
      <outfile xil_pn:name="projekt_summary.xml"/>
      <outfile xil_pn:name="projekt_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461081135" xil_pn:in_ck="4317208191378598158" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1461081119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="projekt.ncd"/>
      <outfile xil_pn:name="projekt.pad"/>
      <outfile xil_pn:name="projekt.par"/>
      <outfile xil_pn:name="projekt.ptwx"/>
      <outfile xil_pn:name="projekt.unroutes"/>
      <outfile xil_pn:name="projekt.xpi"/>
      <outfile xil_pn:name="projekt_pad.csv"/>
      <outfile xil_pn:name="projekt_pad.txt"/>
      <outfile xil_pn:name="projekt_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461081140" xil_pn:in_ck="3444765759329861047" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1461081136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="projekt.bgn"/>
      <outfile xil_pn:name="projekt.bit"/>
      <outfile xil_pn:name="projekt.drc"/>
      <outfile xil_pn:name="projekt.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461080187" xil_pn:in_ck="-490445753222605653" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1461080186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1461081135" xil_pn:in_ck="-7570901264386942380" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1461081131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="projekt.twr"/>
      <outfile xil_pn:name="projekt.twx"/>
    </transform>
  </transforms>

</generated_project>
