##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for LCD_CLK
		4.5::Critical Path Report for \Camera:PCLK(0)_PAD\
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
		5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.7::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Camera_CLK                 | N/A                   | Target: 12.00 MHz   | 
Clock: Camera_CLK(routed)         | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1                    | Frequency: 82.95 MHz  | Target: 0.02 MHz    | 
Clock: Clock_2                    | Frequency: 90.20 MHz  | Target: 0.01 MHz    | 
Clock: CyBUS_CLK                  | Frequency: 85.85 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 72.00 MHz   | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK               | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                  | N/A                   | Target: 72.00 MHz   | 
Clock: LCD_CLK                    | Frequency: 85.85 MHz  | Target: 7.20 MHz    | 
Clock: \Camera:PCLK(0)_PAD\       | Frequency: 86.40 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               6.66667e+007     66654611    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2               Clock_2               7.8125e+007      78113913    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             LCD_CLK               13888.9          2241        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             \Camera:PCLK(0)_PAD\  555.556          -39803      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               LCD_CLK               138889           129358      N/A              N/A         N/A              N/A         N/A              N/A         
LCD_CLK               \Camera:PCLK(0)_PAD\  1111.11          -37997      N/A              N/A         N/A              N/A         N/A              N/A         
\Camera:PCLK(0)_PAD\  \Camera:PCLK(0)_PAD\  10000            -1574       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase        
------------  ------------  ----------------------  
CS(0)_PAD:in  6392          \Camera:PCLK(0)_PAD\:R  
CS(1)_PAD:in  7215          \Camera:PCLK(0)_PAD\:R  
CS(2)_PAD:in  7437          \Camera:PCLK(0)_PAD\:R  
CS(3)_PAD:in  6892          \Camera:PCLK(0)_PAD\:R  
D(0)_PAD:in   585           \Camera:PCLK(0)_PAD\:R  
D(1)_PAD:in   -5            \Camera:PCLK(0)_PAD\:R  
D(2)_PAD:in   334           \Camera:PCLK(0)_PAD\:R  
D(3)_PAD:in   439           \Camera:PCLK(0)_PAD\:R  
D(4)_PAD:in   254           \Camera:PCLK(0)_PAD\:R  
D(5)_PAD:in   537           \Camera:PCLK(0)_PAD\:R  
D(6)_PAD:in   116           \Camera:PCLK(0)_PAD\:R  
D(7)_PAD:in   10775         \Camera:PCLK(0)_PAD\:R  
HREF(0)_PAD   6807          \Camera:PCLK(0)_PAD\:R  


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase             
------------------------  ------------  ---------------------------  
D(0)_PAD:out              30404         CyBUS_CLK:R                  
D(0)_PAD:out              29161         LCD_CLK:R                    
D(1)_PAD:out              32255         CyBUS_CLK:R                  
D(1)_PAD:out              29481         LCD_CLK:R                    
D(2)_PAD:out              30565         CyBUS_CLK:R                  
D(2)_PAD:out              29324         LCD_CLK:R                    
D(3)_PAD:out              33479         CyBUS_CLK:R                  
D(3)_PAD:out              30416         LCD_CLK:R                    
D(4)_PAD:out              31773         CyBUS_CLK:R                  
D(4)_PAD:out              29021         LCD_CLK:R                    
D(5)_PAD:out              30363         CyBUS_CLK:R                  
D(5)_PAD:out              29094         LCD_CLK:R                    
D(6)_PAD:out              31581         CyBUS_CLK:R                  
D(6)_PAD:out              28836         LCD_CLK:R                    
D(7)_PAD:out              29583         CyBUS_CLK:R                  
D(7)_PAD:out              28332         LCD_CLK:R                    
LCD_RS(0)_PAD             26422         LCD_CLK:R                    
LCD_WR(0)_PAD             26074         LCD_CLK:R                    
Pin_1(0)_PAD              23699         Clock_1:R                    
Pin_2(0)_PAD              25960         Clock_1:R                    
Pin_3(0)_PAD              24367         Clock_2:R                    
\Camera:SIOC(0)_PAD\:out  26701         CyBUS_CLK(fixed-function):R  
\Camera:SIOD(0)_PAD\:out  26178         CyBUS_CLK(fixed-function):R  
\Camera:XCLK(0)_PAD\      20219         Camera_CLK(routed):R         
\Camera:XCLK(0)_PAD\      20219         Camera_CLK(routed):F         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 82.95 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66654611p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  66654611  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   4745   5995  66654611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 90.20 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  78113913  RISE       1
\PWM_2:PWMUDB:status_2\/main_1          macrocell12     2634   4924  78113913  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell12     3350   8274  78113913  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  10587  78113913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 85.85 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_392/main_1
Capture Clock  : Net_392/clock_0
Path slack     : 2241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2241  RISE       1
Net_392/main_1             macrocell13     4118   8138   2241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD_CLK
*************************************
Clock: LCD_CLK
Frequency: 85.85 MHz | Target: 7.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_392/main_1
Capture Clock  : Net_392/clock_0
Path slack     : 2241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2241  RISE       1
Net_392/main_1             macrocell13     4118   8138   2241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for \Camera:PCLK(0)_PAD\
**************************************************
Clock: \Camera:PCLK(0)_PAD\
Frequency: 86.40 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -1574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14124
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21914

Launch Clock Arrival Time                       0
+ Clock path delay                      13195
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           23488
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell14   5722  13195  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell14     1250  14445  -1574  RISE       1
\Camera:FIFO:p_in_7\/main_1  macrocell1      3387  17833  -1574  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  21183  -1574  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   2306  23488  -1574  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_CLK:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_392/main_1
Capture Clock  : Net_392/clock_0
Path slack     : 2241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2241  RISE       1
Net_392/main_1             macrocell13     4118   8138   2241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -39803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52272
-------------------------------------   ----- 
End-of-path arrival time (ps)           52272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_7/main_0              macrocell3      2818   4868  -39803  RISE       1
Net_361_7/q                   macrocell3      3350   8218  -39803  RISE       1
D(7)/pin_input                iocell8         6490  14709  -39803  RISE       1
D(7)/pad_out                  iocell8        14874  29583  -39803  RISE       1
D(7)/pad_in                   iocell8            0  29583  -39803  RISE       1
D(7)/fb                       iocell8        12350  41933  -39803  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      4684  46617  -39803  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  49967  -39803  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   2306  52272  -39803  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1


5.3::Critical Path Report for (LCD_CLK:R vs. LCD_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 129358p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   138889
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 134759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_392/q           macrocell13     1250   1250  129358  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4151   5401  129358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (LCD_CLK:R vs. \Camera:PCLK(0)_PAD\:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/p_out_7
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -37997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           14124
+ Cycle adjust (LCD_CLK:R#2 vs. \Camera:PCLK(0)_PAD\:R#15)    1111
- Setup time                                                 -2210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13025

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       51022
-------------------------------------   ----- 
End-of-path arrival time (ps)           51022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT   slack  edge  Fanout
---------------------------  -------------  -----  -----  ------  ----  ------
\LCD:dp\/p_out_7             datapathcell1    710    710  -37997  RISE       1
Net_361_7/main_1             macrocell3      2908   3618  -37997  RISE       1
Net_361_7/q                  macrocell3      3350   6968  -37997  RISE       1
D(7)/pin_input               iocell8         6490  13458  -37997  RISE       1
D(7)/pad_out                 iocell8        14874  28332  -37997  RISE       1
D(7)/pad_in                  iocell8            0  28332  -37997  RISE       1
D(7)/fb                      iocell8        12350  40682  -37997  RISE       1
\Camera:FIFO:p_in_7\/main_0  macrocell1      4684  45367  -37997  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  48717  -37997  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   2306  51022  -37997  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66654611p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  66654611  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   4745   5995  66654611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  78113913  RISE       1
\PWM_2:PWMUDB:status_2\/main_1          macrocell12     2634   4924  78113913  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell12     3350   8274  78113913  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  10587  78113913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


5.7::Critical Path Report for (\Camera:PCLK(0)_PAD\:R vs. \Camera:PCLK(0)_PAD\:R)
*********************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -1574p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       14124
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -2210
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           21914

Launch Clock Arrival Time                       0
+ Clock path delay                      13195
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           23488
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell14   5722  13195  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell14     1250  14445  -1574  RISE       1
\Camera:FIFO:p_in_7\/main_1  macrocell1      3387  17833  -1574  RISE       1
\Camera:FIFO:p_in_7\/q       macrocell1      3350  21183  -1574  RISE       1
\Camera:FIFO:dp\/p_in_7      datapathcell2   2306  23488  -1574  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_7
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -39803p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       52272
-------------------------------------   ----- 
End-of-path arrival time (ps)           52272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_7/main_0              macrocell3      2818   4868  -39803  RISE       1
Net_361_7/q                   macrocell3      3350   8218  -39803  RISE       1
D(7)/pin_input                iocell8         6490  14709  -39803  RISE       1
D(7)/pad_out                  iocell8        14874  29583  -39803  RISE       1
D(7)/pad_in                   iocell8            0  29583  -39803  RISE       1
D(7)/fb                       iocell8        12350  41933  -39803  RISE       1
\Camera:FIFO:p_in_7\/main_0   macrocell1      4684  46617  -39803  RISE       1
\Camera:FIFO:p_in_7\/q        macrocell1      3350  49967  -39803  RISE       1
\Camera:FIFO:dp\/p_in_7       datapathcell2   2306  52272  -39803  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_3
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -33364p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45833
-------------------------------------   ----- 
End-of-path arrival time (ps)           45833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_3/main_0              macrocell7      4655   6705  -33364  RISE       1
Net_361_3/q                   macrocell7      3350  10055  -33364  RISE       1
D(3)/pin_input                iocell4         7988  18042  -33364  RISE       1
D(3)/pad_out                  iocell4        15437  33479  -33364  RISE       1
D(3)/pad_in                   iocell4            0  33479  -33364  RISE       1
D(3)/fb                       iocell4         7659  41138  -33364  RISE       1
\Camera:FIFO:dp\/p_in_3       datapathcell2   4695  45833  -33364  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_1
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -31694p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44164
-------------------------------------   ----- 
End-of-path arrival time (ps)           44164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_1/main_0              macrocell9      3736   5786  -31694  RISE       1
Net_361_1/q                   macrocell9      3350   9136  -31694  RISE       1
D(1)/pin_input                iocell2         7228  16364  -31694  RISE       1
D(1)/pad_out                  iocell2        15891  32255  -31694  RISE       1
D(1)/pad_in                   iocell2            0  32255  -31694  RISE       1
D(1)/fb                       iocell2         7219  39474  -31694  RISE       1
\Camera:FIFO:dp\/p_in_1       datapathcell2   4690  44164  -31694  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_4
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -31472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43942
-------------------------------------   ----- 
End-of-path arrival time (ps)           43942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_4/main_0              macrocell6      3736   5786  -31472  RISE       1
Net_361_4/q                   macrocell6      3350   9136  -31472  RISE       1
D(4)/pin_input                iocell5         7288  16424  -31472  RISE       1
D(4)/pad_out                  iocell5        15349  31773  -31472  RISE       1
D(4)/pad_in                   iocell5            0  31773  -31472  RISE       1
D(4)/fb                       iocell5         7454  39227  -31472  RISE       1
\Camera:FIFO:dp\/p_in_4       datapathcell2   4715  43942  -31472  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_6
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -31142p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       43612
-------------------------------------   ----- 
End-of-path arrival time (ps)           43612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_6/main_0              macrocell4      3748   5798  -31142  RISE       1
Net_361_6/q                   macrocell4      3350   9148  -31142  RISE       1
D(6)/pin_input                iocell7         7309  16457  -31142  RISE       1
D(6)/pad_out                  iocell7        15124  31581  -31142  RISE       1
D(6)/pad_in                   iocell7            0  31581  -31142  RISE       1
D(6)/fb                       iocell7         7338  38919  -31142  RISE       1
\Camera:FIFO:dp\/p_in_6       datapathcell2   4693  43612  -31142  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_0
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -30434p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42904
-------------------------------------   ----- 
End-of-path arrival time (ps)           42904
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_0/main_0              macrocell10     2818   4868  -30434  RISE       1
Net_361_0/q                   macrocell10     3350   8218  -30434  RISE       1
D(0)/pin_input                iocell1         6519  14737  -30434  RISE       1
D(0)/pad_out                  iocell1        15667  30404  -30434  RISE       1
D(0)/pad_in                   iocell1            0  30404  -30434  RISE       1
D(0)/fb                       iocell1         7776  38180  -30434  RISE       1
\Camera:FIFO:dp\/p_in_0       datapathcell2   4724  42904  -30434  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_5
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -30345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42815
-------------------------------------   ----- 
End-of-path arrival time (ps)           42815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_5/main_0              macrocell5      2821   4871  -30345  RISE       1
Net_361_5/q                   macrocell5      3350   8221  -30345  RISE       1
D(5)/pin_input                iocell6         6489  14710  -30345  RISE       1
D(5)/pad_out                  iocell6        15653  30363  -30345  RISE       1
D(5)/pad_in                   iocell6            0  30363  -30345  RISE       1
D(5)/fb                       iocell6         7735  38098  -30345  RISE       1
\Camera:FIFO:dp\/p_in_5       datapathcell2   4717  42815  -30345  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OE:Sync:ctrl_reg\/control_1
Path End       : \Camera:FIFO:dp\/p_in_2
Capture Clock  : \Camera:FIFO:dp\/clock
Path slack     : -30344p

Capture Clock Arrival Time                                        0
+ Clock path delay                                            14124
+ Cycle adjust (CyBUS_CLK:R#6 vs. \Camera:PCLK(0)_PAD\:R#8)     556
- Setup time                                                  -2210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12470

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42814
-------------------------------------   ----- 
End-of-path arrival time (ps)           42814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OE:Sync:ctrl_reg\/busclk                                   controlcell1        0      0  RISE       1

Data path
pin name                      model name     delay     AT   slack  edge  Fanout
----------------------------  -------------  -----  -----  ------  ----  ------
\OE:Sync:ctrl_reg\/control_1  controlcell1    2050   2050  -39803  RISE       1
Net_361_2/main_0              macrocell8      2818   4868  -30344  RISE       1
Net_361_2/q                   macrocell8      3350   8218  -30344  RISE       1
D(2)/pin_input                iocell3         6560  14778  -30344  RISE       1
D(2)/pad_out                  iocell3        15787  30565  -30344  RISE       1
D(2)/pad_in                   iocell3            0  30565  -30344  RISE       1
D(2)/fb                       iocell3         7523  38088  -30344  RISE       1
\Camera:FIFO:dp\/p_in_2       datapathcell2   4726  42814  -30344  RISE       1

Capture Clock Path
pin name                                                  model name     delay     AT  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display            0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18           0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18        7473   7473  RISE       1
\Camera:FIFO:dp\/clock                                    datapathcell2   6651  14124  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : Net_392/main_1
Capture Clock  : Net_392/clock_0
Path slack     : 2241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2241  RISE       1
Net_392/main_1             macrocell13     4118   8138   2241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f0_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_1
Capture Clock  : \LCD:dp\/clock
Path slack     : 2478p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f0_blk_stat_comb  datapathcell1   4020   4020   2241  RISE       1
\LCD:dp\/cs_addr_1         datapathcell1   3261   7281   2478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Camera:FIFO:parity\/q
Path End       : \Camera:FIFO:parity\/main_4
Capture Clock  : \Camera:FIFO:parity\/clock_0
Path slack     : 2617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                       13195
+ Cycle adjust (\Camera:PCLK(0)_PAD\:R#1 vs. \Camera:PCLK(0)_PAD\:R#2)   10000
- Setup time                                                             -3510
----------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           19685

Launch Clock Arrival Time                       0
+ Clock path delay                      13195
+ Data path delay                        3873
-------------------------------------   ----- 
End-of-path arrival time (ps)           17069
 
Launch Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell14   5722  13195  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\Camera:FIFO:parity\/q       macrocell14   1250  14445  -1574  RISE       1
\Camera:FIFO:parity\/main_4  macrocell14   2623  17069   2617  RISE       1

Capture Clock Path
pin name                                                  model name   delay     AT  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ----  ------
\Camera:PCLK(0)_PAD\                                      Display          0      0  RISE       1
\Camera:PCLK(0)\/pad_in                                   iocell18         0      0  RISE       1
\Camera:PCLK(0)\/fb                                       iocell18      7473   7473  RISE       1
\Camera:FIFO:parity\/clock_0                              macrocell14   5722  13195  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD:dp\/f1_blk_stat_comb
Path End       : \LCD:dp\/cs_addr_2
Capture Clock  : \LCD:dp\/clock
Path slack     : 3435p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#10 vs. LCD_CLK:R#2)   13889
- Setup time                                      -4130
-----------------------------------------------   ----- 
End-of-path required time (ps)                     9759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LCD:dp\/busclk                                             datapathcell1       0      0  RISE       1

Data path
pin name                   model name     delay     AT  slack  edge  Fanout
-------------------------  -------------  -----  -----  -----  ----  ------
\LCD:dp\/f1_blk_stat_comb  datapathcell1   4020   4020   3435  RISE       1
\LCD:dp\/cs_addr_2         datapathcell1   2304   6324   3435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : \LCD:dp\/cs_addr_0
Capture Clock  : \LCD:dp\/clock
Path slack     : 129358p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   138889
- Setup time                                    -4130
--------------------------------------------   ------ 
End-of-path required time (ps)                 134759

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name            model name     delay     AT   slack  edge  Fanout
------------------  -------------  -----  -----  ------  ----  ------
Net_392/q           macrocell13     1250   1250  129358  RISE       1
\LCD:dp\/cs_addr_0  datapathcell1   4151   5401  129358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD:dp\/clock                                             datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_392/q
Path End       : Net_392/main_0
Capture Clock  : Net_392/clock_0
Path slack     : 130030p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (LCD_CLK:R#1 vs. LCD_CLK:R#2)   138889
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 135379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_392/q       macrocell13   1250   1250  129358  RISE       1
Net_392/main_0  macrocell13   4099   5349  130030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_392/clock_0                                            macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66654611p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  66654611  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   4745   5995  66654611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66655241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell15    1250   1250  66654611  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell11    4023   5273  66655241  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell11    3350   8623  66655241  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  10926  66655241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 66655536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 66660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  66655447  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2780   5070  66655536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 66657121p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  66657121  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell16     3526   6036  66657121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_584/main_0
Capture Clock  : Net_584/clock_0
Path slack     : 66657163p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  66654611  RISE       1
Net_584/main_0                   macrocell20   4744   5994  66657163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_598/main_0
Capture Clock  : Net_598/clock_0
Path slack     : 66657525p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  66654611  RISE       1
Net_598/main_0                   macrocell21   4381   5631  66657525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_598/clock_0                                            macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_584/main_1
Capture Clock  : Net_584/clock_0
Path slack     : 66658034p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  66657121  RISE       1
Net_584/main_1                        macrocell20     2613   5123  66658034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 66658049p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  66657121  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell18     2598   5108  66658049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 66658979p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell16   1250   1250  66658979  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell18   2927   4177  66658979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 66659604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  66659604  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell15    2343   3553  66659604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_1\/clock_0
Path slack     : 66659606p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 66663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:prevCompare2\/q   macrocell17   1250   1250  66659606  RISE       1
\PWM_1:PWMUDB:status_1\/main_0  macrocell19   2300   3550  66659606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_1\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66662603p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:status_1\/q               macrocell19    1250   1250  66662603  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2314   3564  66662603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 66662621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   66666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 66666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell18    1250   1250  66662621  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2296   3546  66662621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  78113913  RISE       1
\PWM_2:PWMUDB:status_2\/main_1          macrocell12     2634   4924  78113913  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell12     3350   8274  78113913  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313  10587  78113913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114034p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  78113913  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2616   4906  78114034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114598p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell22     1250   1250  78114598  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3092   4342  78114598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 78115283p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  78115283  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0    macrocell23     3697   6207  78115283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 78116175p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  78115283  RISE       1
\PWM_2:PWMUDB:status_0\/main_1        macrocell24     2805   5315  78116175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1034/main_1
Capture Clock  : Net_1034/clock_0
Path slack     : 78116192p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  78115283  RISE       1
Net_1034/main_1                       macrocell25     2788   5298  78116192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_1034/main_0
Capture Clock  : Net_1034/clock_0
Path slack     : 78117153p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  78114598  RISE       1
Net_1034/main_0                  macrocell25   3087   4337  78117153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 78117306p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell23   1250   1250  78117306  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell24   2934   4184  78117306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  78117947  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell22    2333   3543  78117947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell24    1250   1250  78120937  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2313   3563  78120937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

