Language File-Name                                                                     IP                                           Library                     File-Path                                                                                                                                                       
Verilog, ten_gig_eth_pcs_pma_v6_0_rfs.v,                                               ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../ipstatic/ten_gig_eth_pcs_pma_v6_0_3/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v                                                                                 
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v,       ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v      
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v, ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v,            ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v           
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v,                ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v               
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v,          ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v         
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v,         ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v        
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v,               ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v              
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v,                          ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v                         
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v,                        ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v                       
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v,         ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v        
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v,                      ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v                     
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst2.v,           ten_gig_eth_pcs_pma_ip_shared_logic_in_core, ten_gig_eth_pcs_pma_v6_0_3, ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst2.v          
Verilog, ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v,                                ten_gig_eth_pcs_pma_ip_shared_logic_in_core, xil_defaultlib,             ../../../../../sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v                               
Verilog, glbl.v,                                                                       *,                                           xil_defaultlib,             glbl.v                                                                                                                                                          
