Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  9 23:51:15 2024
| Host         : Moo_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  381         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (381)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (834)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (381)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 313 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (834)
--------------------------------------------------
 There are 834 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  863          inf        0.000                      0                  863           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           863 Endpoints
Min Delay           863 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 3.960ns (44.731%)  route 4.893ns (55.269%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.719     3.093    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.097     3.190 r  pong_fsm_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.485     5.675    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.178     8.853 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.853    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 4.131ns (47.973%)  route 4.481ns (52.027%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 r  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.292     2.666    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y100         LUT5 (Prop_lut5_I2_O)        0.105     2.771 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.500     5.271    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.341     8.612 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.612    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.551ns  (logic 3.965ns (46.369%)  route 4.586ns (53.631%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.721     3.095    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I3_O)        0.097     3.192 r  pong_fsm_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.176     5.368    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     8.551 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.551    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.096ns (50.483%)  route 4.017ns (49.517%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 r  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.300     2.673    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.105     2.778 r  pong_fsm_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.029     4.807    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.306     8.113 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.113    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.752ns  (logic 4.091ns (52.772%)  route 3.661ns (47.228%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.721     3.095    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I2_O)        0.103     3.198 r  pong_fsm_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.251     4.449    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.303     7.752 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.752    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 3.723ns (49.384%)  route 3.816ns (50.616%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=17, routed)          0.625     0.966    ssd_wrap/Q[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.099     1.065 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.191     4.256    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.283     7.539 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 3.955ns (52.961%)  route 3.513ns (47.039%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.292     2.666    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y100         LUT5 (Prop_lut5_I3_O)        0.097     2.763 r  pong_fsm_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.532     4.295    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     7.467 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.467    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 3.897ns (54.927%)  route 3.198ns (45.073%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          1.128     1.469    ssd_wrap/Q[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.097     1.566 f  ssd_wrap/ssd_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.560     2.127    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I1_O)        0.247     2.374 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           0.300     2.673    pong_fsm_wrap/ssd_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.097     2.770 r  pong_fsm_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.210     3.980    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.115     7.096 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.096    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.725ns  (logic 3.764ns (55.971%)  route 2.961ns (44.029%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          0.636     0.977    ssd_wrap/Q[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.097     1.074 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.324     3.399    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.326     6.725 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.725    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 3.635ns (55.289%)  route 2.939ns (44.711%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          0.630     0.971    ssd_wrap/Q[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.097     1.068 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310     3.377    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.574 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.574    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.227ns (81.656%)  route 0.051ns (18.344%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_b_reg/C
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_b_reg/Q
                         net (fo=1, routed)           0.051     0.179    pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_b
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.099     0.278 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/temp_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    sync_porch/temp_Blue[0]
    SLICE_X11Y108        FDRE                                         r  sync_porch/temp_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/Q
                         net (fo=8, routed)           0.107     0.248    sync_porch/Sync_to_Count_wrap/row_count_reg_n_0_[3]
    SLICE_X2Y147         LUT5 (Prop_lut5_I1_O)        0.045     0.293 r  sync_porch/Sync_to_Count_wrap/row_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.293    sync_porch/Sync_to_Count_wrap/row_count[0]_i_1__0_n_0
    SLICE_X2Y147         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.189ns (63.803%)  route 0.107ns (36.197%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/C
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync_porch/Sync_to_Count_wrap/row_count_reg[3]/Q
                         net (fo=8, routed)           0.107     0.248    sync_porch/Sync_to_Count_wrap/row_count_reg_n_0_[3]
    SLICE_X2Y147         LUT5 (Prop_lut5_I0_O)        0.048     0.296 r  sync_porch/Sync_to_Count_wrap/row_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    sync_porch/Sync_to_Count_wrap/row_count[2]_i_1__0_n_0
    SLICE_X2Y147         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_g_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/temp_Green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.684%)  route 0.111ns (37.316%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE                         0.000     0.000 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_g_reg/C
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_g_reg/Q
                         net (fo=1, routed)           0.111     0.252    pong_fsm_wrap/draw_wrap/Draw_Start_wrap/draw_g
    SLICE_X11Y108        LUT5 (Prop_lut5_I1_O)        0.045     0.297 r  pong_fsm_wrap/draw_wrap/Draw_Start_wrap/temp_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.297    sync_porch/temp_Green[0]
    SLICE_X11Y108        FDRE                                         r  sync_porch/temp_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/ball_wrap/previous_ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.338%)  route 0.157ns (52.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/ball_y_reg[5]/C
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/ball_y_reg[5]/Q
                         net (fo=16, routed)          0.157     0.298    pong_fsm_wrap/ball_wrap/ball_y_reg[5]_0[5]
    SLICE_X9Y102         FDRE                                         r  pong_fsm_wrap/ball_wrap/previous_ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/debounce_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.747%)  route 0.115ns (38.253%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  debounce_start/FSM_sequential_state_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.115     0.256    debounce_start/state__0[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.301 r  debounce_start/debounce_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    debounce_start/debounce_counter[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  debounce_start/debounce_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.614%)  route 0.116ns (38.386%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[0]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[0]/Q
                         net (fo=10, routed)          0.116     0.257    pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg_n_0_[0]
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.045     0.302 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count[1]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/row_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.584%)  route 0.116ns (38.416%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[2]/C
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[2]/Q
                         net (fo=6, routed)           0.116     0.257    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg_n_0_[2]
    SLICE_X10Y113        LUT4 (Prop_lut4_I3_O)        0.045     0.302 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.302    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[3]_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.425%)  route 0.117ns (38.575%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/C
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/Q
                         net (fo=5, routed)           0.117     0.258    sync_porch/Sync_to_Count_wrap/column_count[7]
    SLICE_X4Y143         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0_n_0
    SLICE_X4Y143         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/debounce_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.189ns (62.329%)  route 0.114ns (37.671%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  debounce_start/FSM_sequential_state_reg[0]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.114     0.255    debounce_start/state__0[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.048     0.303 r  debounce_start/debounce_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    debounce_start/debounce_counter[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  debounce_start/debounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





