;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-122
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	DJN -9, @-20
	ADD 240, 60
	SUB @127, <6
	SUB @100, @1
	JMZ -0, -600
	SUB @5, @502
	ADD #270, <1
	JMN -7, @-920
	CMP @-127, 108
	ADD 210, 20
	SUB 100, 105
	SUB @0, @2
	ADD #270, <1
	SUB #270, <1
	SUB 12, 4
	CMP 100, 105
	SPL 0, @-2
	JMN 120, 48
	ADD @-127, 100
	SUB 20, @12
	SUB -205, <-22
	SUB -207, <-122
	ADD 240, 60
	ADD 240, 60
	JMP -0, -600
	ADD -1, <-20
	ADD 3, @220
	MOV 57, <-20
	SLT 12, @10
	MOV 57, <-20
	SLT 12, @10
	ADD 275, 68
	ADD 275, 68
	ADD 120, 9
	JMN -7, @-920
	ADD #270, 80
	SPL 0, @-2
	JMN -7, @-920
	ADD #270, 80
	SPL 0, @-2
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	DJN -9, @-20
	SPL 0, @-2
	SPL 0, @-2
	MOV 57, <-20
	DJN -1, @-20
	DJN -9, @-20
