Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 21 20:11:09 2022
| Host         : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   527 |
|    Minimum number of control sets                        |   527 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   818 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   527 |
| >= 0 to < 4        |    88 |
| >= 4 to < 6        |    54 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |    82 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     2 |
| >= 16              |   265 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1575 |          553 |
| No           | No                    | Yes                    |             461 |          134 |
| No           | Yes                   | No                     |             677 |          194 |
| Yes          | No                    | No                     |            2227 |          624 |
| Yes          | No                    | Yes                    |            8996 |         1794 |
| Yes          | Yes                   | No                     |            1246 |          327 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_pixel[15]_i_1_n_0                                                                                                                                            | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/instr_lui0                                                                                                                                                                                                              | design_1_i/zcu104_1/inst/soc/cpu/is_sb_sh_sw_i_1_n_0                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_out_new_EB_DEC_reg_0[0]                                                                                                                                               | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/read_reg[4]_0                                                                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/read_reg[4]_0                                                                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/read_reg[4]_0                                                                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/instr_lui0                                                                                                                                                                                                              | design_1_i/zcu104_0/inst/soc/cpu/is_sb_sh_sw_i_1_n_0                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_out_pixel[15]_i_1_n_0                                                                                                                                            | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_out_pixel[15]_i_1_n_0                                                                                                                                            | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/aux10                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_arready0                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/axi_awready0                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_4                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_state                                                                                                                                                                                                               | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/aux2_i_1__8_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_out_new_EB_DEC_reg_0[0]                                                                                                                                               | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_pm_controller_inst/aux2_i_1__5_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_pe_controller_inst/aux2_i_1__4_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_5                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_W_controller_inst/aux2_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_arready0                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wordsize[1]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/aux2_i_1__3_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/aux10                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_S_controller_inst/aux2_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/aux2_i_1__4_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_N_controller_inst/aux2_i_1__3_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/aux2_i_1__11_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wordsize[1]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_state                                                                                                                                                                                                               | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/aux2_i_1__10_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_E_controller_inst/aux2_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_en_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_awready0                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_3                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_7                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_6                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/aux2_i_1__2_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/inst_pm/E[0]                                                                                                                                                                                                         | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/inst_pm/E[0]                                                                                                                                                                                                         | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/inst_pm/FSM_sequential_mode_riscv_reg[1][0]                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/latched_is_lu                                                                                                                                                                                                           | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/latched_is_lu                                                                                                                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/inst_pm/signal_out_riscv_in_pm_data_reg[1][0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                               |                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                 |                                                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/recv_state                                                                                                                                                                                                       | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/simpleuart/recv_state                                                                                                                                                                                                       | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/latched_rd[4]_i_1_n_0                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/cpu/instr_lhu_i_1_n_0                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/cpu/instr_lhu_i_1_n_0                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/E[0]                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/write0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/latched_rd[4]_i_1_n_0                                                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_2                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_0                                                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/cpu_state[7]_i_2_n_0                                                                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/cpu/cpu_state[7]_i_1_n_0                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg0[19]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_pm_controller_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/cpu_state[7]_i_2_n_0                                                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/cpu/cpu_state[7]_i_1_n_0                                                                                                                                                                                   |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0[19]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_pm_controller_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[6]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/simpleuart/recv_pattern[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][7]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][6]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[7]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[7]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[5]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[3]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_2[2]                                                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_2[3]                                                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[4]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[4]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_2[1]                                                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[5]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_0[2]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[3]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[6]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_2[0]                                                                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wstrb_reg[3]_1[2]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][5]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/recv_pattern[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/E[0]                                                                                                                                                                                                             | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][4]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/simpleuart/E[0]                                                                                                                                                                                                             | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][3]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/slv_reg3_reg[0][2]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_0[0]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_0[2]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_0[1]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[0]                                                                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[2]                                                                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[3]                                                                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/E[1]                                                                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_1[1]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_1[0]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_1[3]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_1[2]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wstrb_reg[3]_0[3]                                                                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[3]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[7]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[5]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[4]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[6]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[2]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/E[1]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[31]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[23]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[15]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[23]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[15]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[31]                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/p_1_in[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/read0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/read0_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/read0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/p_1_in[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                9 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                5 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/cpu/decoded_imm[31]_i_1_n_0                                                                                                                                                                                |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/cpu/decoded_imm[31]_i_1_n_0                                                                                                                                                                                |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                9 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                  |               14 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                6 |             14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/ena_reg_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/ena_reg_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                              |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/inst_pm/RAM_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/inst_pm/RAM_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               13 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/inst_pm/RAM_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/inst_pm/RAM_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               15 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                7 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/addrb0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/addrb0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_xfer                                                                                                                                                                                                                | design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[31]_i_1_n_0                                                                                                                                                                                |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_xfer                                                                                                                                                                                                                | design_1_i/zcu104_1/inst/soc/cpu/mem_rdata_q[31]_i_1_n_0                                                                                                                                                                                |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                     |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg_rden__0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               15 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/reg_op1[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/simpleuart/send_bitcnt                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/slv_reg3_reg[0][0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/reg_op2[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr_reg[20]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/reg_op1[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/reg_op2[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg_rden__0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               20 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               19 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/mem_addr[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/instr_lui0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               20 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/instr_lui0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/mem_addr[31]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                               |                                                                                                                                                                                                                                         |               17 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_pixel[15]_i_1__1_n_0                                                                                                                                                      | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               26 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_pixel[15]_i_1__0_n_0                                                                                                                                                      | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               22 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_dec/E[0]                                                                                                                                                                               | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               23 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_dec/E[0]                                                                                                                                                                               | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               27 |             45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[13]_9                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[14]_8                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[15]_7                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[12]_10                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[16]_205                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[17]_206                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[10]_12                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[8]_13                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[18]_207                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[19]_208                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[1]_0                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[6]_5                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               48 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[9]_209                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               46 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[3]_2                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               45 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[2]_1                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               45 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[4]_3                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               46 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[7]_6                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[5]_4                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_fb[0]                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[3]_16                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[16]_338                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[19]_341                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[9]_342                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[14]_22                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[6]_19                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[15]_21                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[10]_26                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[2]_15                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[5]_18                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[7]_20                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[4]_17                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[12]_24                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               45 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[18]_340                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[13]_23                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[11]_25                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[17]_339                                                                                                                                                 | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[8]_27                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_fb[0]                                                                                                                                                            | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[8]_41                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[9]_475                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[3]_30                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               33 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[6]_33                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[4]_31                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               33 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[7]_34                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[5]_32                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[11]_39                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               34 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[1]_28                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[16]_471                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[15]_35                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[13]_37                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[2]_29                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[18]_473                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[19]_474                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               34 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[17]_472                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[10]_40                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[14]_36                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig[12]_38                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               34 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[19]_208                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[2]_1                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[8]_7                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[16]_205                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[3]_2                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[17]_206                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[11]_9                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[13]_11                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_fb[0]                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               45 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[7]_6                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[5]_4                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[4]_3                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[10]_8                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[1]_14                                                                                                                                                   | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[12]_10                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[9]_209                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[1]_0                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               48 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[6]_5                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[18]_207                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[15]_13                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_fb[0]                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               49 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[11]_23                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               53 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[5]_18                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               50 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[17]_339                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               49 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[14]_12                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[16]_338                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               51 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[14]_26                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               51 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_fb[0]                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[15]_27                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               51 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[11]_51                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[15]_55                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[4]_45                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[2]_15                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               51 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[6]_47                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[12]_52                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               41 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[18]_606                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[1]_42                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[9]_608                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[19]_607                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[16]_604                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               37 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[10]_50                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               45 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[7]_48                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[14]_54                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[13]_53                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               46 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[3]_44                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[8]_49                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               43 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[7]_20                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               47 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[17]_605                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[2]_43                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               35 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_y_orig[5]_46                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[19]_341                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               48 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[3]_16                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               48 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[12]_24                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               51 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[9]_342                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               55 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[13]_25                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               52 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_fb[0]                                                                                                                                                            | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[6]_19                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               47 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[18]_340                                                                                                                                                 | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               48 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[10]_22                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               52 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig[11]_11                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               42 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[1]_14                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               49 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[4]_17                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               49 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_y_orig[8]_21                                                                                                                                                   | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               54 |             61 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_dec/CONTADOR_reg[0]                                                                                                                                                                    | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_dec/CONTADOR_reg_0[0]                                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               25 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/pm_wrapper/inst_pm/FSM_onehot_mode_router_reg[1][0]                                                                                                                                                                             | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_out_pixel[15]_i_1_n_0                                                                                                                                            | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               38 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/reg_next_pc                                                                                                                                                                                                             | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               21 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_dec/CONTADOR_reg[0]                                                                                                                                                                    | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               27 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel[15]_i_1_n_0                                                                                                                                                     | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               40 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_S_controller_inst/i_S_pixel[15]_i_1__0_n_0                                                                                                                                                        | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               25 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel[15]_i_1_n_0                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               32 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_pixel[15]_i_1_n_0                                                                                                                                                        | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               26 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_dec/CONTADOR_reg_1[0]                                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               28 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_pixel[15]_i_1__0_n_0                                                                                                                                                      | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_pixel[15]_i_1__0_n_0                                                                                                                                                      | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               21 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_pixel[15]_i_1_n_0                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/reg_next_pc                                                                                                                                                                                                             | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               15 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_out_pixel[15]_i_1_n_0                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_elastic_buffer/PE_data_out_pixel[15]_i_1_n_0                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/pm_wrapper/inst_pm/aux2_reg[0]                                                                                                                                                                                                  | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               24 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/read_reg[4]_0                                                                                                                                                           | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               44 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_pixel[15]_i_1__0_n_0                                                                                                                                                        | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               22 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_pixel[15]_i_1_n_0                                                                                                                                                     | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               39 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel[15]_i_1__0_n_0                                                                                                                                                  | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               36 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_pixel[15]_i_1_n_0                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               47 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_pixel[15]_i_1_n_0                                                                                                                                                        | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               30 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/count_instr                                                                                                                                                                                                             | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/count_instr                                                                                                                                                                                                             | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |                8 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               88 |            303 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]_1[0]                                                                                                                                                                |               89 |            303 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              526 |           1528 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


