
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.7 EDK_P.20131013
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_BRAM_CNTLR_DATA_DEVICE_ID,
		XPAR_BRAM_CNTLR_DATA_DATA_WIDTH,
		XPAR_BRAM_CNTLR_DATA_ECC,
		XPAR_BRAM_CNTLR_DATA_FAULT_INJECT,
		XPAR_BRAM_CNTLR_DATA_CE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_DATA_CE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_DATA_UE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_DATA_UE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_DATA_ECC_STATUS_REGISTERS,
		XPAR_BRAM_CNTLR_DATA_CE_COUNTER_WIDTH,
		XPAR_BRAM_CNTLR_DATA_ECC_ONOFF_REGISTER,
		XPAR_BRAM_CNTLR_DATA_ECC_ONOFF_RESET_VALUE,
		XPAR_BRAM_CNTLR_DATA_WRITE_ACCESS,
		XPAR_BRAM_CNTLR_DATA_BASEADDR,
		XPAR_BRAM_CNTLR_DATA_HIGHADDR,
		XPAR_BRAM_CNTLR_DATA_S_AXI_CTRL_BASEADDR,
		XPAR_BRAM_CNTLR_DATA_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_BRAM_CNTLR_INSTRUCTION_DEVICE_ID,
		XPAR_BRAM_CNTLR_INSTRUCTION_DATA_WIDTH,
		XPAR_BRAM_CNTLR_INSTRUCTION_ECC,
		XPAR_BRAM_CNTLR_INSTRUCTION_FAULT_INJECT,
		XPAR_BRAM_CNTLR_INSTRUCTION_CE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_INSTRUCTION_CE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_INSTRUCTION_UE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_INSTRUCTION_UE_FAILING_REGISTERS,
		XPAR_BRAM_CNTLR_INSTRUCTION_ECC_STATUS_REGISTERS,
		XPAR_BRAM_CNTLR_INSTRUCTION_CE_COUNTER_WIDTH,
		XPAR_BRAM_CNTLR_INSTRUCTION_ECC_ONOFF_REGISTER,
		XPAR_BRAM_CNTLR_INSTRUCTION_ECC_ONOFF_RESET_VALUE,
		XPAR_BRAM_CNTLR_INSTRUCTION_WRITE_ACCESS,
		XPAR_BRAM_CNTLR_INSTRUCTION_BASEADDR,
		XPAR_BRAM_CNTLR_INSTRUCTION_HIGHADDR,
		XPAR_BRAM_CNTLR_INSTRUCTION_S_AXI_CTRL_BASEADDR,
		XPAR_BRAM_CNTLR_INSTRUCTION_S_AXI_CTRL_HIGHADDR
	}
};


