// Seed: 3744659443
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output uwire id_3,
    output tri   id_4
);
  wire id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    input tri1 id_0,
    output supply1 _id_1,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    output wand id_5,
    output wor id_6,
    input tri1 id_7,
    input wire id_8
    , id_14,
    input wire id_9,
    input supply1 id_10,
    input tri id_11,
    input tri id_12
);
  logic [id_1 : (  1 'b0 )] id_15;
  assign id_1 = id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_6,
      id_5
  );
endmodule
