DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
(DmPackageRef
library "unisim"
unitName "VCOMPONENTS"
)
]
instances [
(Instance
name "Ufourphase5"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 5267,0
)
(Instance
name "Ufourphase8"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 5783,0
)
(Instance
name "Ufourphase0"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 6993,0
)
(Instance
name "Ufourphase1"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7038,0
)
(Instance
name "Ufourphase2"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7083,0
)
(Instance
name "Ufourphase3"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7128,0
)
(Instance
name "Ufourphase4"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7173,0
)
(Instance
name "Ufourphase7"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 7218,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 13735,0
)
(Instance
name "Uoddrbcopp1"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 17659,0
)
(Instance
name "Uoddrdclkpp1"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 18085,0
)
(Instance
name "Uoddrdclkpp0"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 18166,0
)
(Instance
name "Uoddrbcopp0"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 18239,0
)
(Instance
name "Uoddrbcopp5"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 18391,0
)
(Instance
name "Uob14"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19366,0
)
(Instance
name "Uob11"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19399,0
)
(Instance
name "Uob5"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19432,0
)
(Instance
name "Uob3"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19465,0
)
(Instance
name "Uob8"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19498,0
)
(Instance
name "Uob9"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 19531,0
)
(Instance
name "Uoddrbcopp6"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 19672,0
)
(Instance
name "Ufourphase9"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 21855,0
)
(Instance
name "Ufourphase10"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 21910,0
)
(Instance
name "Ufourphase11"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 21965,0
)
(Instance
name "Ufourphase12"
duLibraryName "hsio"
duName "four_phase"
elements [
]
mwi 0
uid 22459,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
"unisim"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs"
)
(vvPair
variable "date"
value "10/04/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "top_outputs"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "top_outputs"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:25:08"
)
(vvPair
variable "unit"
value "top_outputs"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-37000,64000,-20000,65000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-36800,64000,-26600,65000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-20000,60000,-16000,61000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-19800,60000,-16900,61000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-37000,62000,-20000,63000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-36800,62000,-26900,63000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,62000,-37000,63000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,62000,-39100,63000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-20000,61000,0,65000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-19800,61200,-10700,62200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-16000,60000,0,61000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-15800,60000,-14200,61000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,60000,-20000,62000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-33950,60500,-27050,61500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,63000,-37000,64000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,63000,-38800,64000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,64000,-37000,65000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,64000,-38100,65000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-37000,63000,-20000,64000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-36800,63000,-26400,64000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-41000,60000,0,65000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoOut
uid 1252,0
shape (CompositeShape
uid 1253,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1254,0
sl 0
ro 270
xt "113500,-30375,115000,-29625"
)
(Line
uid 1255,0
sl 0
ro 270
xt "113000,-30000,113500,-30000"
pts [
"113000,-30000"
"113500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1256,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1257,0
va (VaSet
isHidden 1
)
xt "116000,-30500,121400,-29500"
st "ibstb_com_o"
blo "116000,-29700"
tm "WireNameMgr"
)
)
)
*13 (PortIoOut
uid 1282,0
shape (CompositeShape
uid 1283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1284,0
sl 0
ro 270
xt "113500,-1375,115000,-625"
)
(Line
uid 1285,0
sl 0
ro 270
xt "113000,-1000,113500,-1000"
pts [
"113000,-1000"
"113500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1286,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1287,0
va (VaSet
isHidden 1
)
xt "116000,-1500,121900,-500"
st "ibstb_noise_o"
blo "116000,-700"
tm "WireNameMgr"
)
)
)
*14 (CommentText
uid 1324,0
shape (Rectangle
uid 1325,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "62000,26000,79000,30000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1326,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "62200,26200,76500,28600"
st "
Note: BCO is on PP-DCLK line
and DCLK on PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*15 (CommentText
uid 1327,0
shape (Rectangle
uid 1328,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61000,59000,78000,63000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1329,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61200,59200,75500,61600"
st "
Note: BCO is on PP-DCLK line
and DCLK on PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*16 (CommentText
uid 1330,0
shape (Rectangle
uid 1331,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-7000,67000,9000,69000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1332,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-6800,67200,7600,68400"
st "
Make sure we don't get a half clock pulse
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 15600
)
)
*17 (Net
uid 1807,0
decl (Decl
n "reg_com_enable_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 2,0
)
declText (MLText
uid 1808,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,57400,-100,58600"
st "reg_com_enable_i : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (Net
uid 1849,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 23,0
)
declText (MLText
uid 1850,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,52600,-14200,53800"
st "clk              : std_logic"
)
)
*19 (Net
uid 1875,0
decl (Decl
n "reg_control_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 36,0
)
declText (MLText
uid 1876,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,58600,-1400,59800"
st "reg_control_i    : std_logic_vector(15 DOWNTO 0)"
)
)
*20 (Net
uid 1883,0
decl (Decl
n "rst"
t "std_logic"
o 7
suid 40,0
)
declText (MLText
uid 1884,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,59800,-14400,61000"
st "rst              : std_logic"
)
)
*21 (PortIoIn
uid 1901,0
shape (CompositeShape
uid 1902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1903,0
sl 0
ro 270
xt "-43000,-32375,-41500,-31625"
)
(Line
uid 1904,0
sl 0
ro 270
xt "-41500,-32000,-41000,-32000"
pts [
"-41500,-32000"
"-41000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1905,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1906,0
va (VaSet
isHidden 1
)
xt "-45000,-32500,-44000,-31500"
st "clk"
ju 2
blo "-44000,-31700"
tm "WireNameMgr"
)
)
)
*22 (PortIoIn
uid 1907,0
shape (CompositeShape
uid 1908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1909,0
sl 0
ro 270
xt "-43000,-31375,-41500,-30625"
)
(Line
uid 1910,0
sl 0
ro 270
xt "-41500,-31000,-41000,-31000"
pts [
"-41500,-31000"
"-41000,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1911,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1912,0
va (VaSet
isHidden 1
)
xt "-45000,-31500,-44000,-30500"
st "rst"
ju 2
blo "-44000,-30700"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 1913,0
shape (CompositeShape
uid 1914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1915,0
sl 0
ro 270
xt "-43000,-29375,-41500,-28625"
)
(Line
uid 1916,0
sl 0
ro 270
xt "-41500,-29000,-41000,-29000"
pts [
"-41500,-29000"
"-41000,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1917,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1918,0
va (VaSet
isHidden 1
)
xt "-46200,-29500,-44000,-28500"
st "com_i"
ju 2
blo "-44000,-28700"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 1951,0
shape (CompositeShape
uid 1952,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1953,0
sl 0
ro 270
xt "-43000,-24375,-41500,-23625"
)
(Line
uid 1954,0
sl 0
ro 270
xt "-41500,-24000,-41000,-24000"
pts [
"-41500,-24000"
"-41000,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1955,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1956,0
va (VaSet
isHidden 1
)
xt "-51300,-24500,-44000,-23500"
st "reg_com_enable_i"
ju 2
blo "-44000,-23700"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 1989,0
shape (CompositeShape
uid 1990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1991,0
sl 0
ro 270
xt "-43000,-25375,-41500,-24625"
)
(Line
uid 1992,0
sl 0
ro 270
xt "-41500,-25000,-41000,-25000"
pts [
"-41500,-25000"
"-41000,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1994,0
va (VaSet
isHidden 1
)
xt "-49600,-25500,-44000,-24500"
st "reg_control_i"
ju 2
blo "-44000,-24700"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 5043,0
decl (Decl
n "LO"
t "std_logic"
o 30
suid 138,0
)
declText (MLText
uid 5044,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,53600,-11000,54800"
st "signal LO               : std_logic"
)
)
*27 (SaComponent
uid 5267,0
optionalChildren [
*28 (CptPort
uid 5276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,58625,84000,59375"
)
tg (CPTG
uid 5278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5279,0
va (VaSet
)
xt "85000,58500,86800,59500"
st "sig_i"
blo "85000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
)
)
)
*29 (CptPort
uid 5296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,57625,84000,58375"
)
tg (CPTG
uid 5298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5299,0
va (VaSet
)
xt "85000,57500,86000,58500"
st "rst"
blo "85000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*30 (CptPort
uid 5300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,56625,84000,57375"
)
tg (CPTG
uid 5302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5303,0
va (VaSet
)
xt "85000,56500,86000,57500"
st "clk"
blo "85000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*31 (CptPort
uid 5304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,59625,84000,60375"
)
tg (CPTG
uid 5306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5307,0
va (VaSet
)
xt "85000,59500,89600,60500"
st "sel_i : (1:0)"
blo "85000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
)
)
)
*32 (CptPort
uid 5308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,59625,96750,60375"
)
tg (CPTG
uid 5310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5311,0
va (VaSet
)
xt "92900,59500,95000,60500"
st "sig_o"
ju 2
blo "95000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
)
)
)
*33 (CptPort
uid 5316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,62625,84000,63375"
)
tg (CPTG
uid 5318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5319,0
va (VaSet
)
xt "85000,62500,87900,63500"
st "invert_i"
blo "85000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
)
)
)
*34 (CptPort
uid 7397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,61625,96750,62375"
)
tg (CPTG
uid 7399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7400,0
va (VaSet
)
xt "89900,61500,95000,62500"
st "dbg_sig0_o"
ju 2
blo "95000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*35 (CptPort
uid 10027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,61625,84000,62375"
)
tg (CPTG
uid 10029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10030,0
va (VaSet
)
xt "85000,61500,87900,62500"
st "com_en"
blo "85000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*36 (CptPort
uid 10031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,60625,84000,61375"
)
tg (CPTG
uid 10033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10034,0
va (VaSet
)
xt "85000,60500,87200,61500"
st "com_i"
blo "85000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 5268,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,56000,96000,64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5269,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 5270,0
va (VaSet
font "helvetica,8,1"
)
xt "87950,56000,89650,57000"
st "hsio"
blo "87950,56800"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 5271,0
va (VaSet
font "helvetica,8,1"
)
xt "87950,57000,93050,58000"
st "four_phase"
blo "87950,57800"
tm "CptNameMgr"
)
*39 (Text
uid 5272,0
va (VaSet
font "helvetica,8,1"
)
xt "87950,58000,93650,59000"
st "Ufourphase5"
blo "87950,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5273,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5274,0
text (MLText
uid 5275,0
va (VaSet
font "clean,8,0"
)
xt "88500,56000,88500,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 5783,0
optionalChildren [
*41 (CptPort
uid 5792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-2375,84000,-1625"
)
tg (CPTG
uid 5794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5795,0
va (VaSet
)
xt "85000,-2500,86800,-1500"
st "sig_i"
blo "85000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
)
)
)
*42 (CptPort
uid 5812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-3375,84000,-2625"
)
tg (CPTG
uid 5814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5815,0
va (VaSet
)
xt "85000,-3500,86000,-2500"
st "rst"
blo "85000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*43 (CptPort
uid 5816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-4375,84000,-3625"
)
tg (CPTG
uid 5818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5819,0
va (VaSet
)
xt "85000,-4500,86000,-3500"
st "clk"
blo "85000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*44 (CptPort
uid 5820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-1375,84000,-625"
)
tg (CPTG
uid 5822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5823,0
va (VaSet
)
xt "85000,-1500,89600,-500"
st "sel_i : (1:0)"
blo "85000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
)
)
)
*45 (CptPort
uid 5824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,-1375,96750,-625"
)
tg (CPTG
uid 5826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5827,0
va (VaSet
)
xt "92900,-1500,95000,-500"
st "sig_o"
ju 2
blo "95000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
)
)
)
*46 (CptPort
uid 5832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,1625,84000,2375"
)
tg (CPTG
uid 5834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5835,0
va (VaSet
)
xt "85000,1500,87900,2500"
st "invert_i"
blo "85000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
)
)
)
*47 (CptPort
uid 6863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,625,96750,1375"
)
tg (CPTG
uid 6865,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6866,0
va (VaSet
)
xt "89900,500,95000,1500"
st "dbg_sig0_o"
ju 2
blo "95000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
)
)
)
*48 (CptPort
uid 10075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,625,84000,1375"
)
tg (CPTG
uid 10077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10078,0
va (VaSet
)
xt "85000,500,87900,1500"
st "com_en"
blo "85000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*49 (CptPort
uid 10079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-375,84000,375"
)
tg (CPTG
uid 10081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10082,0
va (VaSet
)
xt "85000,-500,87200,500"
st "com_i"
blo "85000,300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 5784,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,-5000,96000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5785,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 5786,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-5000,90650,-4000"
st "hsio"
blo "88950,-4200"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 5787,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-4000,94050,-3000"
st "four_phase"
blo "88950,-3200"
tm "CptNameMgr"
)
*52 (Text
uid 5788,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-3000,94650,-2000"
st "Ufourphase8"
blo "88950,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5789,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5790,0
text (MLText
uid 5791,0
va (VaSet
font "clean,8,0"
)
xt "88500,-5000,88500,-5000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 6993,0
optionalChildren [
*54 (CptPort
uid 6957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,14625,25000,15375"
)
tg (CPTG
uid 6959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6960,0
va (VaSet
)
xt "26000,14500,27000,15500"
st "clk"
blo "26000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*55 (CptPort
uid 6961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,19625,37750,20375"
)
tg (CPTG
uid 6963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6964,0
va (VaSet
)
xt "30900,19500,36000,20500"
st "dbg_sig0_o"
ju 2
blo "36000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*56 (CptPort
uid 6973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,20625,25000,21375"
)
tg (CPTG
uid 6975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6976,0
va (VaSet
)
xt "26000,20500,28900,21500"
st "invert_i"
blo "26000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*57 (CptPort
uid 6977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,15625,25000,16375"
)
tg (CPTG
uid 6979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6980,0
va (VaSet
)
xt "26000,15500,27000,16500"
st "rst"
blo "26000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*58 (CptPort
uid 6981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,17625,25000,18375"
)
tg (CPTG
uid 6983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6984,0
va (VaSet
)
xt "26000,17500,30600,18500"
st "sel_i : (1:0)"
blo "26000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*59 (CptPort
uid 6985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,16625,25000,17375"
)
tg (CPTG
uid 6987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6988,0
va (VaSet
)
xt "26000,16500,27800,17500"
st "sig_i"
blo "26000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*60 (CptPort
uid 6989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,17625,37750,18375"
)
tg (CPTG
uid 6991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6992,0
va (VaSet
)
xt "33900,17500,36000,18500"
st "sig_o"
ju 2
blo "36000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*61 (CptPort
uid 9961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,19625,25000,20375"
)
tg (CPTG
uid 9963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9964,0
va (VaSet
)
xt "26000,19500,28900,20500"
st "com_en"
blo "26000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*62 (CptPort
uid 9965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,18625,25000,19375"
)
tg (CPTG
uid 9967,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9968,0
va (VaSet
)
xt "26000,18500,28200,19500"
st "com_i"
blo "26000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 6994,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,14000,37000,22000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 6995,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 6996,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,14000,31650,15000"
st "hsio"
blo "29950,14800"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 6997,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,15000,35050,16000"
st "four_phase"
blo "29950,15800"
tm "CptNameMgr"
)
*65 (Text
uid 6998,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,16000,35650,17000"
st "Ufourphase0"
blo "29950,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6999,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7000,0
text (MLText
uid 7001,0
va (VaSet
font "clean,8,0"
)
xt "0,58000,0,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*66 (SaComponent
uid 7038,0
optionalChildren [
*67 (CptPort
uid 7002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,35625,25000,36375"
)
tg (CPTG
uid 7004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7005,0
va (VaSet
)
xt "26000,35500,27000,36500"
st "clk"
blo "26000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*68 (CptPort
uid 7006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,40625,37750,41375"
)
tg (CPTG
uid 7008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7009,0
va (VaSet
)
xt "30900,40500,36000,41500"
st "dbg_sig0_o"
ju 2
blo "36000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*69 (CptPort
uid 7018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7019,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,41625,25000,42375"
)
tg (CPTG
uid 7020,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7021,0
va (VaSet
)
xt "26000,41500,28900,42500"
st "invert_i"
blo "26000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*70 (CptPort
uid 7022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7023,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,36625,25000,37375"
)
tg (CPTG
uid 7024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7025,0
va (VaSet
)
xt "26000,36500,27000,37500"
st "rst"
blo "26000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*71 (CptPort
uid 7026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7027,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,38625,25000,39375"
)
tg (CPTG
uid 7028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7029,0
va (VaSet
)
xt "26000,38500,30600,39500"
st "sel_i : (1:0)"
blo "26000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*72 (CptPort
uid 7030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,37625,25000,38375"
)
tg (CPTG
uid 7032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7033,0
va (VaSet
)
xt "26000,37500,27800,38500"
st "sig_i"
blo "26000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*73 (CptPort
uid 7034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,38625,37750,39375"
)
tg (CPTG
uid 7036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7037,0
va (VaSet
)
xt "33900,38500,36000,39500"
st "sig_o"
ju 2
blo "36000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*74 (CptPort
uid 9969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,40625,25000,41375"
)
tg (CPTG
uid 9971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9972,0
va (VaSet
)
xt "26000,40500,28900,41500"
st "com_en"
blo "26000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*75 (CptPort
uid 9973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,39625,25000,40375"
)
tg (CPTG
uid 9975,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9976,0
va (VaSet
)
xt "26000,39500,28200,40500"
st "com_i"
blo "26000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7039,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,35000,37000,43000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7040,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 7041,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,35000,31650,36000"
st "hsio"
blo "29950,35800"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 7042,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,36000,35050,37000"
st "four_phase"
blo "29950,36800"
tm "CptNameMgr"
)
*78 (Text
uid 7043,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,37000,35650,38000"
st "Ufourphase1"
blo "29950,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7044,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7045,0
text (MLText
uid 7046,0
va (VaSet
font "clean,8,0"
)
xt "0,79000,0,79000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*79 (SaComponent
uid 7083,0
optionalChildren [
*80 (CptPort
uid 7047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,57625,25000,58375"
)
tg (CPTG
uid 7049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7050,0
va (VaSet
)
xt "26000,57500,27000,58500"
st "clk"
blo "26000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*81 (CptPort
uid 7051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,62625,37750,63375"
)
tg (CPTG
uid 7053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7054,0
va (VaSet
)
xt "30900,62500,36000,63500"
st "dbg_sig0_o"
ju 2
blo "36000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*82 (CptPort
uid 7063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,63625,25000,64375"
)
tg (CPTG
uid 7065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7066,0
va (VaSet
)
xt "26000,63500,28900,64500"
st "invert_i"
blo "26000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*83 (CptPort
uid 7067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,58625,25000,59375"
)
tg (CPTG
uid 7069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7070,0
va (VaSet
)
xt "26000,58500,27000,59500"
st "rst"
blo "26000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*84 (CptPort
uid 7071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,60625,25000,61375"
)
tg (CPTG
uid 7073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7074,0
va (VaSet
)
xt "26000,60500,30600,61500"
st "sel_i : (1:0)"
blo "26000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*85 (CptPort
uid 7075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,59625,25000,60375"
)
tg (CPTG
uid 7077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7078,0
va (VaSet
)
xt "26000,59500,27800,60500"
st "sig_i"
blo "26000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*86 (CptPort
uid 7079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,60625,37750,61375"
)
tg (CPTG
uid 7081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7082,0
va (VaSet
)
xt "33900,60500,36000,61500"
st "sig_o"
ju 2
blo "36000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*87 (CptPort
uid 9977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,62625,25000,63375"
)
tg (CPTG
uid 9979,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9980,0
va (VaSet
)
xt "26000,62500,28900,63500"
st "com_en"
blo "26000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*88 (CptPort
uid 9981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,61625,25000,62375"
)
tg (CPTG
uid 9983,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9984,0
va (VaSet
)
xt "26000,61500,28200,62500"
st "com_i"
blo "26000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7084,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,57000,37000,65000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7085,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 7086,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,57000,31650,58000"
st "hsio"
blo "29950,57800"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 7087,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,58000,35050,59000"
st "four_phase"
blo "29950,58800"
tm "CptNameMgr"
)
*91 (Text
uid 7088,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,59000,35650,60000"
st "Ufourphase2"
blo "29950,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7089,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7090,0
text (MLText
uid 7091,0
va (VaSet
font "clean,8,0"
)
xt "0,101000,0,101000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*92 (SaComponent
uid 7128,0
optionalChildren [
*93 (CptPort
uid 7092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,14625,84000,15375"
)
tg (CPTG
uid 7094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7095,0
va (VaSet
)
xt "85000,14500,86000,15500"
st "clk"
blo "85000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*94 (CptPort
uid 7096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,19625,96750,20375"
)
tg (CPTG
uid 7098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7099,0
va (VaSet
)
xt "89900,19500,95000,20500"
st "dbg_sig0_o"
ju 2
blo "95000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*95 (CptPort
uid 7108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,20625,84000,21375"
)
tg (CPTG
uid 7110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7111,0
va (VaSet
)
xt "85000,20500,87900,21500"
st "invert_i"
blo "85000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*96 (CptPort
uid 7112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,15625,84000,16375"
)
tg (CPTG
uid 7114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7115,0
va (VaSet
)
xt "85000,15500,86000,16500"
st "rst"
blo "85000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*97 (CptPort
uid 7116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,17625,84000,18375"
)
tg (CPTG
uid 7118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7119,0
va (VaSet
)
xt "85000,17500,89600,18500"
st "sel_i : (1:0)"
blo "85000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*98 (CptPort
uid 7120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,16625,84000,17375"
)
tg (CPTG
uid 7122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7123,0
va (VaSet
)
xt "85000,16500,86800,17500"
st "sig_i"
blo "85000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*99 (CptPort
uid 7124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,17625,96750,18375"
)
tg (CPTG
uid 7126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7127,0
va (VaSet
)
xt "92900,17500,95000,18500"
st "sig_o"
ju 2
blo "95000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*100 (CptPort
uid 10011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,19625,84000,20375"
)
tg (CPTG
uid 10013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10014,0
va (VaSet
)
xt "85000,19500,87900,20500"
st "com_en"
blo "85000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*101 (CptPort
uid 10015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,18625,84000,19375"
)
tg (CPTG
uid 10017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10018,0
va (VaSet
)
xt "85000,18500,87200,19500"
st "com_i"
blo "85000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7129,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,14000,96000,22000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7130,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 7131,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,14000,90650,15000"
st "hsio"
blo "88950,14800"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 7132,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,15000,94050,16000"
st "four_phase"
blo "88950,15800"
tm "CptNameMgr"
)
*104 (Text
uid 7133,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,16000,94650,17000"
st "Ufourphase3"
blo "88950,16800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7134,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7135,0
text (MLText
uid 7136,0
va (VaSet
font "clean,8,0"
)
xt "59000,58000,59000,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*105 (SaComponent
uid 7173,0
optionalChildren [
*106 (CptPort
uid 7137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,35625,84000,36375"
)
tg (CPTG
uid 7139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7140,0
va (VaSet
)
xt "85000,35500,86000,36500"
st "clk"
blo "85000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*107 (CptPort
uid 7141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,40625,96750,41375"
)
tg (CPTG
uid 7143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7144,0
va (VaSet
)
xt "89900,40500,95000,41500"
st "dbg_sig0_o"
ju 2
blo "95000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*108 (CptPort
uid 7153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,41625,84000,42375"
)
tg (CPTG
uid 7155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7156,0
va (VaSet
)
xt "85000,41500,87900,42500"
st "invert_i"
blo "85000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*109 (CptPort
uid 7157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,36625,84000,37375"
)
tg (CPTG
uid 7159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7160,0
va (VaSet
)
xt "85000,36500,86000,37500"
st "rst"
blo "85000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*110 (CptPort
uid 7161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,38625,84000,39375"
)
tg (CPTG
uid 7163,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7164,0
va (VaSet
)
xt "85000,38500,89600,39500"
st "sel_i : (1:0)"
blo "85000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*111 (CptPort
uid 7165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,37625,84000,38375"
)
tg (CPTG
uid 7167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7168,0
va (VaSet
)
xt "85000,37500,86800,38500"
st "sig_i"
blo "85000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*112 (CptPort
uid 7169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,37625,96750,38375"
)
tg (CPTG
uid 7171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7172,0
va (VaSet
)
xt "92900,37500,95000,38500"
st "sig_o"
ju 2
blo "95000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*113 (CptPort
uid 10019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,40625,84000,41375"
)
tg (CPTG
uid 10021,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10022,0
va (VaSet
)
xt "85000,40500,87900,41500"
st "com_en"
blo "85000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*114 (CptPort
uid 10023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,39625,84000,40375"
)
tg (CPTG
uid 10025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10026,0
va (VaSet
)
xt "85000,39500,87200,40500"
st "com_i"
blo "85000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7174,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,35000,96000,43000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7175,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 7176,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,35000,90650,36000"
st "hsio"
blo "88950,35800"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 7177,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,36000,94050,37000"
st "four_phase"
blo "88950,36800"
tm "CptNameMgr"
)
*117 (Text
uid 7178,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,37000,94650,38000"
st "Ufourphase4"
blo "88950,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7179,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7180,0
text (MLText
uid 7181,0
va (VaSet
font "clean,8,0"
)
xt "59000,79000,59000,79000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*118 (SaComponent
uid 7218,0
optionalChildren [
*119 (CptPort
uid 7182,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7183,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-33375,84000,-32625"
)
tg (CPTG
uid 7184,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7185,0
va (VaSet
)
xt "85000,-33500,86000,-32500"
st "clk"
blo "85000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*120 (CptPort
uid 7186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,-28375,96750,-27625"
)
tg (CPTG
uid 7188,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7189,0
va (VaSet
)
xt "89900,-28500,95000,-27500"
st "dbg_sig0_o"
ju 2
blo "95000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
suid 2,0
)
)
)
*121 (CptPort
uid 7198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-27375,84000,-26625"
)
tg (CPTG
uid 7200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7201,0
va (VaSet
)
xt "85000,-27500,87900,-26500"
st "invert_i"
blo "85000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*122 (CptPort
uid 7202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-32375,84000,-31625"
)
tg (CPTG
uid 7204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7205,0
va (VaSet
)
xt "85000,-32500,86000,-31500"
st "rst"
blo "85000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 6,0
)
)
)
*123 (CptPort
uid 7206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-30375,84000,-29625"
)
tg (CPTG
uid 7208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7209,0
va (VaSet
)
xt "85000,-30500,89600,-29500"
st "sel_i : (1:0)"
blo "85000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
suid 7,0
)
)
)
*124 (CptPort
uid 7210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-31375,84000,-30625"
)
tg (CPTG
uid 7212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7213,0
va (VaSet
)
xt "85000,-31500,86800,-30500"
st "sig_i"
blo "85000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
suid 8,0
)
)
)
*125 (CptPort
uid 7214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,-30375,96750,-29625"
)
tg (CPTG
uid 7216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7217,0
va (VaSet
)
xt "92900,-30500,95000,-29500"
st "sig_o"
ju 2
blo "95000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
suid 9,0
)
)
)
*126 (CptPort
uid 10059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-28375,84000,-27625"
)
tg (CPTG
uid 10061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10062,0
va (VaSet
)
xt "85000,-28500,87900,-27500"
st "com_en"
blo "85000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*127 (CptPort
uid 10063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-29375,84000,-28625"
)
tg (CPTG
uid 10065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10066,0
va (VaSet
)
xt "85000,-29500,87200,-28500"
st "com_i"
blo "85000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 7219,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,-34000,96000,-26000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 7220,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 7221,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-34000,90650,-33000"
st "hsio"
blo "88950,-33200"
tm "BdLibraryNameMgr"
)
*129 (Text
uid 7222,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-33000,94050,-32000"
st "four_phase"
blo "88950,-32200"
tm "CptNameMgr"
)
*130 (Text
uid 7223,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-32000,94650,-31000"
st "Ufourphase7"
blo "88950,-31200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7224,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7225,0
text (MLText
uid 7226,0
va (VaSet
font "clean,8,0"
)
xt "59000,10000,59000,10000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*131 (SaComponent
uid 13735,0
optionalChildren [
*132 (CptPort
uid 13744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,53625,-34250,54375"
)
tg (CPTG
uid 13746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13747,0
va (VaSet
)
xt "-36700,53500,-36000,54500"
st "hi"
ju 2
blo "-36000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*133 (CptPort
uid 13748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,54625,-34250,55375"
)
tg (CPTG
uid 13750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13751,0
va (VaSet
)
xt "-36700,54500,-36000,55500"
st "lo"
ju 2
blo "-36000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 13736,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-41000,53000,-35000,56000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 13737,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 13738,0
va (VaSet
font "helvetica,8,1"
)
xt "-39400,56000,-37700,57000"
st "utils"
blo "-39400,56800"
tm "BdLibraryNameMgr"
)
*135 (Text
uid 13739,0
va (VaSet
font "helvetica,8,1"
)
xt "-39400,57000,-35800,58000"
st "m_power"
blo "-39400,57800"
tm "CptNameMgr"
)
*136 (Text
uid 13740,0
va (VaSet
font "helvetica,8,1"
)
xt "-39400,58000,-35700,59000"
st "Umpower"
blo "-39400,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13741,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13742,0
text (MLText
uid 13743,0
va (VaSet
font "clean,8,0"
)
xt "-38500,45000,-38500,45000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*137 (Net
uid 14888,0
decl (Decl
n "clk_bco_i"
t "std_logic"
o 2
suid 192,0
)
declText (MLText
uid 14889,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,53800,-13000,55000"
st "clk_bco_i        : std_logic"
)
)
*138 (Net
uid 17185,0
decl (Decl
n "ibpp1_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 200,0
)
declText (MLText
uid 17186,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,79000,-2400,80200"
st "ibpp1_o          : std_logic_vector(7 DOWNTO 0)"
)
)
*139 (Net
uid 17187,0
decl (Decl
n "ibpp0_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 201,0
)
declText (MLText
uid 17188,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,77800,-2400,79000"
st "ibpp0_o          : std_logic_vector(7 DOWNTO 0)"
)
)
*140 (SaComponent
uid 17659,0
optionalChildren [
*141 (CptPort
uid 17631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,27625,96750,28375"
)
tg (CPTG
uid 17633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17634,0
va (VaSet
)
xt "94400,27500,95000,28500"
st "Q"
ju 2
blo "95000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*142 (CptPort
uid 17635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,26625,84000,27375"
)
tg (CPTG
uid 17637,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17638,0
va (VaSet
)
xt "85000,26500,85600,27500"
st "C"
blo "85000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*143 (CptPort
uid 17639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,27625,84000,28375"
)
tg (CPTG
uid 17641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17642,0
va (VaSet
)
xt "85000,27500,86200,28500"
st "CE"
blo "85000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*144 (CptPort
uid 17643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,28625,84000,29375"
)
tg (CPTG
uid 17645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17646,0
va (VaSet
)
xt "85000,28500,86100,29500"
st "D1"
blo "85000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*145 (CptPort
uid 17647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,29625,84000,30375"
)
tg (CPTG
uid 17649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17650,0
va (VaSet
)
xt "85000,29500,86100,30500"
st "D2"
blo "85000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*146 (CptPort
uid 17651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,30625,84000,31375"
)
tg (CPTG
uid 17653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17654,0
va (VaSet
)
xt "85000,30500,85600,31500"
st "R"
blo "85000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
*147 (CptPort
uid 17655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,31625,84000,32375"
)
tg (CPTG
uid 17657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17658,0
va (VaSet
)
xt "85000,31500,85600,32500"
st "S"
blo "85000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 17660,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,26000,96000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 17661,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 17662,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,29000,92300,30000"
st "unisim"
blo "89700,29800"
tm "BdLibraryNameMgr"
)
*149 (Text
uid 17663,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,30000,92100,31000"
st "ODDR"
blo "89700,30800"
tm "CptNameMgr"
)
*150 (Text
uid 17664,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,31000,95500,32000"
st "Uoddrbcopp1"
blo "89700,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17665,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17666,0
text (MLText
uid 17667,0
va (VaSet
font "clean,8,0"
)
xt "80000,23600,101500,26000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*151 (Net
uid 17828,0
decl (Decl
n "bco_inv"
t "std_logic"
o 32
suid 210,0
)
declText (MLText
uid 17829,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,56000,-10200,57200"
st "signal bco_inv          : std_logic"
)
)
*152 (Net
uid 17830,0
decl (Decl
n "bco_inv_n"
t "std_logic"
o 33
suid 211,0
)
declText (MLText
uid 17831,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,57200,-9700,58400"
st "signal bco_inv_n        : std_logic"
)
)
*153 (Net
uid 17876,0
decl (Decl
n "bco_en"
t "std_logic"
o 31
suid 212,0
)
declText (MLText
uid 17877,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,54800,-10200,56000"
st "signal bco_en           : std_logic"
)
)
*154 (Net
uid 18049,0
decl (Decl
n "dclk_en"
t "std_logic"
o 36
suid 214,0
)
declText (MLText
uid 18050,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,60800,-10200,62000"
st "signal dclk_en          : std_logic"
)
)
*155 (Net
uid 18051,0
decl (Decl
n "dclk_inv"
t "std_logic"
o 37
suid 215,0
)
declText (MLText
uid 18052,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,62000,-10200,63200"
st "signal dclk_inv         : std_logic"
)
)
*156 (SaComponent
uid 18085,0
optionalChildren [
*157 (CptPort
uid 18094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,48625,96750,49375"
)
tg (CPTG
uid 18096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18097,0
va (VaSet
)
xt "94400,48500,95000,49500"
st "Q"
ju 2
blo "95000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*158 (CptPort
uid 18098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,47625,84000,48375"
)
tg (CPTG
uid 18100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18101,0
va (VaSet
)
xt "85000,47500,85600,48500"
st "C"
blo "85000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*159 (CptPort
uid 18102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,48625,84000,49375"
)
tg (CPTG
uid 18104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18105,0
va (VaSet
)
xt "85000,48500,86200,49500"
st "CE"
blo "85000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*160 (CptPort
uid 18106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,49625,84000,50375"
)
tg (CPTG
uid 18108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18109,0
va (VaSet
)
xt "85000,49500,86100,50500"
st "D1"
blo "85000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*161 (CptPort
uid 18110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,50625,84000,51375"
)
tg (CPTG
uid 18112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18113,0
va (VaSet
)
xt "85000,50500,86100,51500"
st "D2"
blo "85000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*162 (CptPort
uid 18114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,51625,84000,52375"
)
tg (CPTG
uid 18116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18117,0
va (VaSet
)
xt "85000,51500,85600,52500"
st "R"
blo "85000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
*163 (CptPort
uid 18118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,52625,84000,53375"
)
tg (CPTG
uid 18120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18121,0
va (VaSet
)
xt "85000,52500,85600,53500"
st "S"
blo "85000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 18086,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,47000,96000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18087,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 18088,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,50000,92300,51000"
st "unisim"
blo "89700,50800"
tm "BdLibraryNameMgr"
)
*165 (Text
uid 18089,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,51000,92100,52000"
st "ODDR"
blo "89700,51800"
tm "CptNameMgr"
)
*166 (Text
uid 18090,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,52000,95700,53000"
st "Uoddrdclkpp1"
blo "89700,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18091,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18092,0
text (MLText
uid 18093,0
va (VaSet
font "clean,8,0"
)
xt "80000,44600,101500,47000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*167 (SaComponent
uid 18166,0
optionalChildren [
*168 (CptPort
uid 18175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,48625,37750,49375"
)
tg (CPTG
uid 18177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18178,0
va (VaSet
)
xt "35400,48500,36000,49500"
st "Q"
ju 2
blo "36000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*169 (CptPort
uid 18179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,47625,25000,48375"
)
tg (CPTG
uid 18181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18182,0
va (VaSet
)
xt "26000,47500,26600,48500"
st "C"
blo "26000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*170 (CptPort
uid 18183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,48625,25000,49375"
)
tg (CPTG
uid 18185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18186,0
va (VaSet
)
xt "26000,48500,27200,49500"
st "CE"
blo "26000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*171 (CptPort
uid 18187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,49625,25000,50375"
)
tg (CPTG
uid 18189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18190,0
va (VaSet
)
xt "26000,49500,27100,50500"
st "D1"
blo "26000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*172 (CptPort
uid 18191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,50625,25000,51375"
)
tg (CPTG
uid 18193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18194,0
va (VaSet
)
xt "26000,50500,27100,51500"
st "D2"
blo "26000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*173 (CptPort
uid 18195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,51625,25000,52375"
)
tg (CPTG
uid 18197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18198,0
va (VaSet
)
xt "26000,51500,26600,52500"
st "R"
blo "26000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
*174 (CptPort
uid 18199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,52625,25000,53375"
)
tg (CPTG
uid 18201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18202,0
va (VaSet
)
xt "26000,52500,26600,53500"
st "S"
blo "26000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
]
shape (Rectangle
uid 18167,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,47000,37000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18168,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 18169,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,50000,33300,51000"
st "unisim"
blo "30700,50800"
tm "BdLibraryNameMgr"
)
*176 (Text
uid 18170,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,51000,33100,52000"
st "ODDR"
blo "30700,51800"
tm "CptNameMgr"
)
*177 (Text
uid 18171,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,52000,36700,53000"
st "Uoddrdclkpp0"
blo "30700,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18172,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18173,0
text (MLText
uid 18174,0
va (VaSet
font "clean,8,0"
)
xt "21000,44600,42500,47000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*178 (SaComponent
uid 18239,0
optionalChildren [
*179 (CptPort
uid 18252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,26625,25000,27375"
)
tg (CPTG
uid 18254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18255,0
va (VaSet
)
xt "26000,26500,26600,27500"
st "C"
blo "26000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*180 (CptPort
uid 18248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,27625,37750,28375"
)
tg (CPTG
uid 18250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18251,0
va (VaSet
)
xt "35400,27500,36000,28500"
st "Q"
ju 2
blo "36000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*181 (CptPort
uid 18260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,28625,25000,29375"
)
tg (CPTG
uid 18262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18263,0
va (VaSet
)
xt "26000,28500,27100,29500"
st "D1"
blo "26000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*182 (CptPort
uid 18264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,29625,25000,30375"
)
tg (CPTG
uid 18266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18267,0
va (VaSet
)
xt "26000,29500,27100,30500"
st "D2"
blo "26000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*183 (CptPort
uid 18256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,27625,25000,28375"
)
tg (CPTG
uid 18258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18259,0
va (VaSet
)
xt "26000,27500,27200,28500"
st "CE"
blo "26000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*184 (CptPort
uid 18272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,31625,25000,32375"
)
tg (CPTG
uid 18274,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18275,0
va (VaSet
)
xt "26000,31500,26600,32500"
st "S"
blo "26000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*185 (CptPort
uid 18268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,30625,25000,31375"
)
tg (CPTG
uid 18270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18271,0
va (VaSet
)
xt "26000,30500,26600,31500"
st "R"
blo "26000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 18240,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,26000,37000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 18242,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,29000,33300,30000"
st "unisim"
blo "30700,29800"
tm "BdLibraryNameMgr"
)
*187 (Text
uid 18243,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,30000,33100,31000"
st "ODDR"
blo "30700,30800"
tm "CptNameMgr"
)
*188 (Text
uid 18244,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,31000,36500,32000"
st "Uoddrbcopp0"
blo "30700,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18245,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18246,0
text (MLText
uid 18247,0
va (VaSet
font "clean,8,0"
)
xt "21000,23600,42500,26000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*189 (SaComponent
uid 18391,0
optionalChildren [
*190 (CptPort
uid 18400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-22375,25000,-21625"
)
tg (CPTG
uid 18402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18403,0
va (VaSet
)
xt "26000,-22500,26600,-21500"
st "C"
blo "26000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*191 (CptPort
uid 18404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-22375,37750,-21625"
)
tg (CPTG
uid 18406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18407,0
va (VaSet
)
xt "35400,-22500,36000,-21500"
st "Q"
ju 2
blo "36000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*192 (CptPort
uid 18408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-20375,25000,-19625"
)
tg (CPTG
uid 18410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18411,0
va (VaSet
)
xt "26000,-20500,27100,-19500"
st "D1"
blo "26000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*193 (CptPort
uid 18412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-19375,25000,-18625"
)
tg (CPTG
uid 18414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18415,0
va (VaSet
)
xt "26000,-19500,27100,-18500"
st "D2"
blo "26000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*194 (CptPort
uid 18416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-21375,25000,-20625"
)
tg (CPTG
uid 18418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18419,0
va (VaSet
)
xt "26000,-21500,27200,-20500"
st "CE"
blo "26000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*195 (CptPort
uid 18420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-17375,25000,-16625"
)
tg (CPTG
uid 18422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18423,0
va (VaSet
)
xt "26000,-17500,26600,-16500"
st "S"
blo "26000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*196 (CptPort
uid 18424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-18375,25000,-17625"
)
tg (CPTG
uid 18426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18427,0
va (VaSet
)
xt "26000,-18500,26600,-17500"
st "R"
blo "26000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 18392,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,-23000,37000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
uid 18394,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,-20000,33300,-19000"
st "unisim"
blo "30700,-19200"
tm "BdLibraryNameMgr"
)
*198 (Text
uid 18395,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,-19000,33100,-18000"
st "ODDR"
blo "30700,-18200"
tm "CptNameMgr"
)
*199 (Text
uid 18396,0
va (VaSet
font "helvetica,8,1"
)
xt "30700,-18000,36500,-17000"
st "Uoddrbcopp5"
blo "30700,-17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 18397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 18398,0
text (MLText
uid 18399,0
va (VaSet
font "clean,8,0"
)
xt "21000,-25400,42500,-23000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*200 (PortIoIn
uid 18472,0
shape (CompositeShape
uid 18473,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18474,0
sl 0
ro 270
xt "-43000,-19375,-41500,-18625"
)
(Line
uid 18475,0
sl 0
ro 270
xt "-41500,-19000,-41000,-19000"
pts [
"-41500,-19000"
"-41000,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18476,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18477,0
va (VaSet
isHidden 1
)
xt "-47600,-19500,-44000,-18500"
st "clk_bco_i"
ju 2
blo "-44000,-18700"
tm "WireNameMgr"
)
)
)
*201 (HdlText
uid 18646,0
optionalChildren [
*202 (EmbeddedText
uid 18699,0
commentText (CommentText
uid 18700,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 18701,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-36000,-7000,-6000,9000"
)
oxt "0,0,18000,5000"
text (MLText
uid 18702,0
va (VaSet
font "clean,8,0"
)
xt "-35800,-6800,-10300,2000"
st "
-- eb1 1
bco_en <= reg_com_enable_i(B_BCO_EN);
-- for compat reasons bco is inverted
bco_inv_n <= reg_com_enable_i(B_BCO_INV);
bco_inv <= not reg_com_enable_i(B_BCO_INV);

dclk_en <= reg_com_enable_i(B_DCLK_EN);
dclk_inv <= reg_com_enable_i(B_DCLK_INV);
--dclk_inv_n <= not(reg_com_enable_i(B_DCLK_INV));

dclk_mode40 <= reg_control_i(CTL_DCLK40_MODE);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 16000
visibleWidth 30000
)
)
)
]
shape (Rectangle
uid 18647,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-37000,-8000,-5000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 18648,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
uid 18649,0
va (VaSet
font "charter,8,0"
)
xt "-36700,-8000,-35300,-7000"
st "eb1"
blo "-36700,-7200"
tm "HdlTextNameMgr"
)
*204 (Text
uid 18650,0
va (VaSet
font "charter,8,0"
)
xt "-36700,-7000,-36200,-6000"
st "1"
blo "-36700,-6200"
tm "HdlTextNumberMgr"
)
]
)
)
*205 (Net
uid 19344,0
decl (Decl
n "ibpp0_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 39
suid 221,0
)
declText (MLText
uid 19345,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,64400,900,65600"
st "signal ibpp0_out        : std_logic_vector(7 DOWNTO 0)"
)
)
*206 (PortIoOut
uid 19348,0
shape (CompositeShape
uid 19349,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19350,0
sl 0
ro 270
xt "59500,63625,61000,64375"
)
(Line
uid 19351,0
sl 0
ro 270
xt "59000,64000,59500,64000"
pts [
"59000,64000"
"59500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19352,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19353,0
va (VaSet
isHidden 1
)
xt "62000,63500,65200,64500"
st "ibpp0_o"
blo "62000,64300"
tm "WireNameMgr"
)
)
)
*207 (PortIoOut
uid 19354,0
shape (CompositeShape
uid 19355,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19356,0
sl 0
ro 270
xt "119500,63625,121000,64375"
)
(Line
uid 19357,0
sl 0
ro 270
xt "119000,64000,119500,64000"
pts [
"119000,64000"
"119500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19358,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19359,0
va (VaSet
isHidden 1
)
xt "122000,63500,125200,64500"
st "ibpp1_o"
blo "122000,64300"
tm "WireNameMgr"
)
)
)
*208 (PortIoOut
uid 19360,0
shape (CompositeShape
uid 19361,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19362,0
sl 0
ro 270
xt "113500,-22375,115000,-21625"
)
(Line
uid 19363,0
sl 0
ro 270
xt "113000,-22000,113500,-22000"
pts [
"113000,-22000"
"113500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19364,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19365,0
va (VaSet
isHidden 1
)
xt "116000,-22500,121000,-21500"
st "ibe_bco_po"
blo "116000,-21700"
tm "WireNameMgr"
)
)
)
*209 (SaComponent
uid 19366,0
optionalChildren [
*210 (CptPort
uid 19375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-22375,106750,-21625"
)
tg (CPTG
uid 19377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19378,0
va (VaSet
)
xt "104400,-22500,105000,-21500"
st "O"
ju 2
blo "105000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*211 (CptPort
uid 19379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-21375,106750,-20625"
)
tg (CPTG
uid 19381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19382,0
va (VaSet
)
xt "103800,-21500,105000,-20500"
st "OB"
ju 2
blo "105000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*212 (CptPort
uid 19383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,-22375,103000,-21625"
)
tg (CPTG
uid 19385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19386,0
va (VaSet
)
xt "104000,-22500,104200,-21500"
st "I"
blo "104000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19367,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,-23000,106000,-20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19368,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
uid 19369,0
va (VaSet
font "helvetica,8,1"
)
xt "103250,-21000,105850,-20000"
st "unisim"
blo "103250,-20200"
tm "BdLibraryNameMgr"
)
*214 (Text
uid 19370,0
va (VaSet
font "helvetica,8,1"
)
xt "103250,-20000,106750,-19000"
st "OBUFDS"
blo "103250,-19200"
tm "CptNameMgr"
)
*215 (Text
uid 19371,0
va (VaSet
font "helvetica,8,1"
)
xt "103250,-19000,105850,-18000"
st "Uob14"
blo "103250,-18200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19372,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19373,0
text (MLText
uid 19374,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "103000,-24600,124000,-23000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*216 (PortIoOut
uid 19387,0
shape (CompositeShape
uid 19388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19389,0
sl 0
ro 270
xt "113500,-21375,115000,-20625"
)
(Line
uid 19390,0
sl 0
ro 270
xt "113000,-21000,113500,-21000"
pts [
"113000,-21000"
"113500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19391,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19392,0
va (VaSet
isHidden 1
)
xt "116000,-21500,121100,-20500"
st "ibe_bco_mo"
blo "116000,-20700"
tm "WireNameMgr"
)
)
)
*217 (PortIoOut
uid 19393,0
shape (CompositeShape
uid 19394,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19395,0
sl 0
ro 270
xt "53500,-22375,55000,-21625"
)
(Line
uid 19396,0
sl 0
ro 270
xt "53000,-22000,53500,-22000"
pts [
"53000,-22000"
"53500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19397,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19398,0
va (VaSet
isHidden 1
)
xt "56000,-22500,61300,-21500"
st "ibe_bcot_po"
blo "56000,-21700"
tm "WireNameMgr"
)
)
)
*218 (SaComponent
uid 19399,0
optionalChildren [
*219 (CptPort
uid 19408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-22375,46750,-21625"
)
tg (CPTG
uid 19410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19411,0
va (VaSet
)
xt "44400,-22500,45000,-21500"
st "O"
ju 2
blo "45000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*220 (CptPort
uid 19412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-21375,46750,-20625"
)
tg (CPTG
uid 19414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19415,0
va (VaSet
)
xt "43800,-21500,45000,-20500"
st "OB"
ju 2
blo "45000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*221 (CptPort
uid 19416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,-22375,43000,-21625"
)
tg (CPTG
uid 19418,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19419,0
va (VaSet
)
xt "44000,-22500,44200,-21500"
st "I"
blo "44000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19400,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,-23000,46000,-20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19401,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 19402,0
va (VaSet
font "helvetica,8,1"
)
xt "43250,-21000,45850,-20000"
st "unisim"
blo "43250,-20200"
tm "BdLibraryNameMgr"
)
*223 (Text
uid 19403,0
va (VaSet
font "helvetica,8,1"
)
xt "43250,-20000,46750,-19000"
st "OBUFDS"
blo "43250,-19200"
tm "CptNameMgr"
)
*224 (Text
uid 19404,0
va (VaSet
font "helvetica,8,1"
)
xt "43250,-19000,45850,-18000"
st "Uob11"
blo "43250,-18200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19405,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19406,0
text (MLText
uid 19407,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "43000,-24600,64000,-23000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*225 (PortIoOut
uid 19420,0
shape (CompositeShape
uid 19421,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19422,0
sl 0
ro 270
xt "53500,-21375,55000,-20625"
)
(Line
uid 19423,0
sl 0
ro 270
xt "53000,-21000,53500,-21000"
pts [
"53000,-21000"
"53500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19424,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19425,0
va (VaSet
isHidden 1
)
xt "56000,-21500,61400,-20500"
st "ibe_bcot_mo"
blo "56000,-20700"
tm "WireNameMgr"
)
)
)
*226 (PortIoOut
uid 19426,0
shape (CompositeShape
uid 19427,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19428,0
sl 0
ro 270
xt "59500,27625,61000,28375"
)
(Line
uid 19429,0
sl 0
ro 270
xt "59000,28000,59500,28000"
pts [
"59000,28000"
"59500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19430,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19431,0
va (VaSet
isHidden 1
)
xt "62000,27500,68100,28500"
st "ibepp0_clk_po"
blo "62000,28300"
tm "WireNameMgr"
)
)
)
*227 (SaComponent
uid 19432,0
optionalChildren [
*228 (CptPort
uid 19441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,27625,48000,28375"
)
tg (CPTG
uid 19443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19444,0
va (VaSet
)
xt "49000,27500,49200,28500"
st "I"
blo "49000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*229 (CptPort
uid 19445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,28625,51750,29375"
)
tg (CPTG
uid 19447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19448,0
va (VaSet
)
xt "48800,28500,50000,29500"
st "OB"
ju 2
blo "50000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*230 (CptPort
uid 19449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,27625,51750,28375"
)
tg (CPTG
uid 19451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19452,0
va (VaSet
)
xt "49400,27500,50000,28500"
st "O"
ju 2
blo "50000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 19433,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,27000,51000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19434,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
uid 19435,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,30000,50850,31000"
st "unisim"
blo "48250,30800"
tm "BdLibraryNameMgr"
)
*232 (Text
uid 19436,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,31000,51750,32000"
st "OBUFDS"
blo "48250,31800"
tm "CptNameMgr"
)
*233 (Text
uid 19437,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,32000,50350,33000"
st "Uob5"
blo "48250,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19438,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19439,0
text (MLText
uid 19440,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,25400,69000,27000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*234 (PortIoOut
uid 19453,0
shape (CompositeShape
uid 19454,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19455,0
sl 0
ro 270
xt "59500,28625,61000,29375"
)
(Line
uid 19456,0
sl 0
ro 270
xt "59000,29000,59500,29000"
pts [
"59000,29000"
"59500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19457,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19458,0
va (VaSet
isHidden 1
)
xt "62000,28500,68200,29500"
st "ibepp0_clk_mo"
blo "62000,29300"
tm "WireNameMgr"
)
)
)
*235 (PortIoOut
uid 19459,0
shape (CompositeShape
uid 19460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19461,0
sl 0
ro 270
xt "59500,48625,61000,49375"
)
(Line
uid 19462,0
sl 0
ro 270
xt "59000,49000,59500,49000"
pts [
"59000,49000"
"59500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19463,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19464,0
va (VaSet
isHidden 1
)
xt "62000,48500,68000,49500"
st "ibepp0_bc_po"
blo "62000,49300"
tm "WireNameMgr"
)
)
)
*236 (SaComponent
uid 19465,0
optionalChildren [
*237 (CptPort
uid 19474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,48625,51750,49375"
)
tg (CPTG
uid 19476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19477,0
va (VaSet
)
xt "49400,48500,50000,49500"
st "O"
ju 2
blo "50000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*238 (CptPort
uid 19478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "51000,49625,51750,50375"
)
tg (CPTG
uid 19480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19481,0
va (VaSet
)
xt "48800,49500,50000,50500"
st "OB"
ju 2
blo "50000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*239 (CptPort
uid 19482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,48625,48000,49375"
)
tg (CPTG
uid 19484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19485,0
va (VaSet
)
xt "49000,48500,49200,49500"
st "I"
blo "49000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19466,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,48000,51000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19467,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 19468,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,51000,50850,52000"
st "unisim"
blo "48250,51800"
tm "BdLibraryNameMgr"
)
*241 (Text
uid 19469,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,52000,51750,53000"
st "OBUFDS"
blo "48250,52800"
tm "CptNameMgr"
)
*242 (Text
uid 19470,0
va (VaSet
font "helvetica,8,1"
)
xt "48250,53000,50350,54000"
st "Uob3"
blo "48250,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19471,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19472,0
text (MLText
uid 19473,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "48000,46400,69000,48000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*243 (PortIoOut
uid 19486,0
shape (CompositeShape
uid 19487,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19488,0
sl 0
ro 270
xt "59500,49625,61000,50375"
)
(Line
uid 19489,0
sl 0
ro 270
xt "59000,50000,59500,50000"
pts [
"59000,50000"
"59500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19490,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19491,0
va (VaSet
isHidden 1
)
xt "62000,49500,68100,50500"
st "ibepp0_bc_mo"
blo "62000,50300"
tm "WireNameMgr"
)
)
)
*244 (PortIoOut
uid 19492,0
shape (CompositeShape
uid 19493,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19494,0
sl 0
ro 270
xt "118500,27625,120000,28375"
)
(Line
uid 19495,0
sl 0
ro 270
xt "118000,28000,118500,28000"
pts [
"118000,28000"
"118500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19496,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19497,0
va (VaSet
isHidden 1
)
xt "121000,27500,127100,28500"
st "ibepp1_clk_po"
blo "121000,28300"
tm "WireNameMgr"
)
)
)
*245 (SaComponent
uid 19498,0
optionalChildren [
*246 (CptPort
uid 19507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,27625,110750,28375"
)
tg (CPTG
uid 19509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19510,0
va (VaSet
)
xt "108400,27500,109000,28500"
st "O"
ju 2
blo "109000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*247 (CptPort
uid 19511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,28625,110750,29375"
)
tg (CPTG
uid 19513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19514,0
va (VaSet
)
xt "107800,28500,109000,29500"
st "OB"
ju 2
blo "109000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*248 (CptPort
uid 19515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,27625,107000,28375"
)
tg (CPTG
uid 19517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19518,0
va (VaSet
)
xt "108000,27500,108200,28500"
st "I"
blo "108000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19499,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,27000,110000,30000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19500,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*249 (Text
uid 19501,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,30000,109850,31000"
st "unisim"
blo "107250,30800"
tm "BdLibraryNameMgr"
)
*250 (Text
uid 19502,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,31000,110750,32000"
st "OBUFDS"
blo "107250,31800"
tm "CptNameMgr"
)
*251 (Text
uid 19503,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,32000,109350,33000"
st "Uob8"
blo "107250,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19504,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19505,0
text (MLText
uid 19506,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "107000,25400,128000,27000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*252 (PortIoOut
uid 19519,0
shape (CompositeShape
uid 19520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19521,0
sl 0
ro 270
xt "118500,28625,120000,29375"
)
(Line
uid 19522,0
sl 0
ro 270
xt "118000,29000,118500,29000"
pts [
"118000,29000"
"118500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19523,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19524,0
va (VaSet
isHidden 1
)
xt "121000,28500,127200,29500"
st "ibepp1_clk_mo"
blo "121000,29300"
tm "WireNameMgr"
)
)
)
*253 (PortIoOut
uid 19525,0
shape (CompositeShape
uid 19526,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19527,0
sl 0
ro 270
xt "119500,48625,121000,49375"
)
(Line
uid 19528,0
sl 0
ro 270
xt "119000,49000,119500,49000"
pts [
"119000,49000"
"119500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19529,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19530,0
va (VaSet
isHidden 1
)
xt "122000,48500,128000,49500"
st "ibepp1_bc_po"
blo "122000,49300"
tm "WireNameMgr"
)
)
)
*254 (SaComponent
uid 19531,0
optionalChildren [
*255 (CptPort
uid 19540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,48625,110750,49375"
)
tg (CPTG
uid 19542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19543,0
va (VaSet
)
xt "108400,48500,109000,49500"
st "O"
ju 2
blo "109000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*256 (CptPort
uid 19544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,49625,110750,50375"
)
tg (CPTG
uid 19546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19547,0
va (VaSet
)
xt "107800,49500,109000,50500"
st "OB"
ju 2
blo "109000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*257 (CptPort
uid 19548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,48625,107000,49375"
)
tg (CPTG
uid 19550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19551,0
va (VaSet
)
xt "108000,48500,108200,49500"
st "I"
blo "108000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 19532,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,48000,110000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19533,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 19534,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,51000,109850,52000"
st "unisim"
blo "107250,51800"
tm "BdLibraryNameMgr"
)
*259 (Text
uid 19535,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,52000,110750,53000"
st "OBUFDS"
blo "107250,52800"
tm "CptNameMgr"
)
*260 (Text
uid 19536,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,53000,109350,54000"
st "Uob9"
blo "107250,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19537,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19538,0
text (MLText
uid 19539,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "107000,46400,128000,48000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*261 (PortIoOut
uid 19552,0
shape (CompositeShape
uid 19553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19554,0
sl 0
ro 270
xt "119500,49625,121000,50375"
)
(Line
uid 19555,0
sl 0
ro 270
xt "119000,50000,119500,50000"
pts [
"119000,50000"
"119500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19556,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19557,0
va (VaSet
isHidden 1
)
xt "122000,49500,128100,50500"
st "ibepp1_bc_mo"
blo "122000,50300"
tm "WireNameMgr"
)
)
)
*262 (Net
uid 19644,0
decl (Decl
n "ibpp1_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 40
suid 223,0
)
declText (MLText
uid 19645,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,65600,900,66800"
st "signal ibpp1_out        : std_logic_vector(7 DOWNTO 0)"
)
)
*263 (Net
uid 19646,0
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 12
suid 224,0
)
declText (MLText
uid 19647,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,65800,11100,67000"
st "ibe_bcot_mo      : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*264 (Net
uid 19648,0
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 11
suid 225,0
)
declText (MLText
uid 19649,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,64600,9700,65800"
st "ibe_bco_po       : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*265 (Net
uid 19652,0
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 19
suid 227,0
)
declText (MLText
uid 19653,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,74200,2200,75400"
st "ibepp1_bc_po     : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*266 (Net
uid 19654,0
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 10
suid 228,0
)
declText (MLText
uid 19655,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,63400,11100,64600"
st "ibe_bco_mo       : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*267 (Net
uid 19656,0
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 18
suid 229,0
)
declText (MLText
uid 19657,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,73000,3700,74200"
st "ibepp1_bc_mo     : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*268 (Net
uid 19658,0
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 15
suid 230,0
)
declText (MLText
uid 19659,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,69400,2200,70600"
st "ibepp0_bc_po     : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*269 (Net
uid 19660,0
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 14
suid 231,0
)
declText (MLText
uid 19661,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,68200,3700,69400"
st "ibepp0_bc_mo     : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*270 (Net
uid 19662,0
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 13
suid 232,0
)
declText (MLText
uid 19663,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,67000,9700,68200"
st "ibe_bcot_po      : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*271 (Net
uid 19664,0
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 21
suid 233,0
)
declText (MLText
uid 19665,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,76600,6100,77800"
st "ibepp1_clk_po    : std_logic -- BC (J32.3/J33.7) SW_CLK (J26.E4)"
)
)
*272 (Net
uid 19666,0
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 20
suid 234,0
)
declText (MLText
uid 19667,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,75400,7600,76600"
st "ibepp1_clk_mo    : std_logic -- BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
)
)
*273 (Net
uid 19670,0
decl (Decl
n "ibstt_bco"
t "std_logic"
o 42
suid 236,0
)
declText (MLText
uid 19671,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,68000,-10300,69200"
st "signal ibstt_bco        : std_logic"
)
)
*274 (SaComponent
uid 19672,0
optionalChildren [
*275 (CptPort
uid 19681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-22375,84000,-21625"
)
tg (CPTG
uid 19683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19684,0
va (VaSet
)
xt "85000,-22500,85600,-21500"
st "C"
blo "85000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*276 (CptPort
uid 19685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,-22375,96750,-21625"
)
tg (CPTG
uid 19687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19688,0
va (VaSet
)
xt "94400,-22500,95000,-21500"
st "Q"
ju 2
blo "95000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*277 (CptPort
uid 19689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-20375,84000,-19625"
)
tg (CPTG
uid 19691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19692,0
va (VaSet
)
xt "85000,-20500,86100,-19500"
st "D1"
blo "85000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*278 (CptPort
uid 19693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-19375,84000,-18625"
)
tg (CPTG
uid 19695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19696,0
va (VaSet
)
xt "85000,-19500,86100,-18500"
st "D2"
blo "85000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*279 (CptPort
uid 19697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-21375,84000,-20625"
)
tg (CPTG
uid 19699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19700,0
va (VaSet
)
xt "85000,-21500,86200,-20500"
st "CE"
blo "85000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*280 (CptPort
uid 19701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-17375,84000,-16625"
)
tg (CPTG
uid 19703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19704,0
va (VaSet
)
xt "85000,-17500,85600,-16500"
st "S"
blo "85000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*281 (CptPort
uid 19705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-18375,84000,-17625"
)
tg (CPTG
uid 19707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19708,0
va (VaSet
)
xt "85000,-18500,85600,-17500"
st "R"
blo "85000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 19673,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,-23000,96000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19674,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*282 (Text
uid 19675,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,-20000,92300,-19000"
st "unisim"
blo "89700,-19200"
tm "BdLibraryNameMgr"
)
*283 (Text
uid 19676,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,-19000,92100,-18000"
st "ODDR"
blo "89700,-18200"
tm "CptNameMgr"
)
*284 (Text
uid 19677,0
va (VaSet
font "helvetica,8,1"
)
xt "89700,-18000,95500,-17000"
st "Uoddrbcopp6"
blo "89700,-17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19678,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19679,0
text (MLText
uid 19680,0
va (VaSet
font "clean,8,0"
)
xt "81000,-25400,102500,-23000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*285 (Net
uid 19751,0
decl (Decl
n "ibstb_bco"
t "std_logic"
o 41
suid 237,0
)
declText (MLText
uid 19752,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,66800,-10000,68000"
st "signal ibstb_bco        : std_logic"
)
)
*286 (Net
uid 19783,0
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 17
suid 238,0
)
declText (MLText
uid 19784,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,71800,2100,73000"
st "ibepp0_clk_po    : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*287 (Net
uid 19785,0
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 16
suid 239,0
)
declText (MLText
uid 19786,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,70600,3600,71800"
st "ibepp0_clk_mo    : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*288 (HdlText
uid 20102,0
optionalChildren [
*289 (EmbeddedText
uid 20107,0
commentText (CommentText
uid 20108,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 20109,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-30000,30000,-7000,42000"
)
oxt "0,0,18000,5000"
text (MLText
uid 20110,0
va (VaSet
font "clean,8,0"
)
xt "-29800,30200,-7300,41400"
st "
-- eb2 2
dclk_ddr_d1 <= not(dclk_inv) 
            when 
              (dclk_mode40 = '0')
            else
               (strobe40_i xor dclk_inv) 
                   after 100 ps;

dclk_ddr_d2 <= dclk_inv  
            when 
               (dclk_mode40 = '0') 
            else
               not (strobe40_i xor dclk_inv)
                  after 100 ps;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 23000
)
)
)
]
shape (Rectangle
uid 20103,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-31000,29000,-6000,37000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20104,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
uid 20105,0
va (VaSet
font "charter,8,0"
)
xt "-30700,29000,-29300,30000"
st "eb2"
blo "-30700,29800"
tm "HdlTextNameMgr"
)
*291 (Text
uid 20106,0
va (VaSet
font "charter,8,0"
)
xt "-30700,30000,-30200,31000"
st "2"
blo "-30700,30800"
tm "HdlTextNumberMgr"
)
]
)
)
*292 (Net
uid 20139,0
decl (Decl
n "strobe40_i"
t "std_logic"
o 8
suid 241,0
)
declText (MLText
uid 20140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,61000,-12800,62200"
st "strobe40_i       : std_logic"
)
)
*293 (PortIoIn
uid 20141,0
shape (CompositeShape
uid 20142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20143,0
sl 0
ro 270
xt "-43000,30625,-41500,31375"
)
(Line
uid 20144,0
sl 0
ro 270
xt "-41500,31000,-41000,31000"
pts [
"-41500,31000"
"-41000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20145,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20146,0
va (VaSet
isHidden 1
)
xt "-48600,30500,-44000,31500"
st "strobe40_i"
ju 2
blo "-44000,31300"
tm "WireNameMgr"
)
)
)
*294 (Net
uid 20147,0
decl (Decl
n "dclk_mode40"
t "std_logic"
o 38
suid 242,0
)
declText (MLText
uid 20148,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,63200,-8600,64400"
st "signal dclk_mode40      : std_logic"
)
)
*295 (Net
uid 20169,0
decl (Decl
n "dclk_ddr_d1"
t "std_logic"
o 34
suid 243,0
)
declText (MLText
uid 20170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,58400,-8900,59600"
st "signal dclk_ddr_d1      : std_logic"
)
)
*296 (Net
uid 20179,0
decl (Decl
n "dclk_ddr_d2"
t "std_logic"
o 35
suid 244,0
)
declText (MLText
uid 20180,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,59600,-8900,60800"
st "signal dclk_ddr_d2      : std_logic"
)
)
*297 (CommentText
uid 21214,0
shape (Rectangle
uid 21215,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "113000,30000,121000,38000"
)
oxt "0,0,15000,5000"
text (MLText
uid 21216,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "113200,30200,120800,37400"
st "
SWAPPED BECAUSE CONNECTOR 
LABELS WERE JUST PLAIN WRONG!
"
tm "CommentText"
wrapOption 3
visibleHeight 8000
visibleWidth 8000
)
)
*298 (SaComponent
uid 21855,0
optionalChildren [
*299 (CptPort
uid 21864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-2375,25000,-1625"
)
tg (CPTG
uid 21866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21867,0
va (VaSet
)
xt "26000,-2500,27800,-1500"
st "sig_i"
blo "26000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
)
)
)
*300 (CptPort
uid 21868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-3375,25000,-2625"
)
tg (CPTG
uid 21870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21871,0
va (VaSet
)
xt "26000,-3500,27000,-2500"
st "rst"
blo "26000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*301 (CptPort
uid 21872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-4375,25000,-3625"
)
tg (CPTG
uid 21874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21875,0
va (VaSet
)
xt "26000,-4500,27000,-3500"
st "clk"
blo "26000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*302 (CptPort
uid 21876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-1375,25000,-625"
)
tg (CPTG
uid 21878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21879,0
va (VaSet
)
xt "26000,-1500,30600,-500"
st "sel_i : (1:0)"
blo "26000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
)
)
)
*303 (CptPort
uid 21880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-1375,37750,-625"
)
tg (CPTG
uid 21882,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21883,0
va (VaSet
)
xt "33900,-1500,36000,-500"
st "sig_o"
ju 2
blo "36000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
)
)
)
*304 (CptPort
uid 21884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,1625,25000,2375"
)
tg (CPTG
uid 21886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21887,0
va (VaSet
)
xt "26000,1500,28900,2500"
st "invert_i"
blo "26000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
)
)
)
*305 (CptPort
uid 21892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,625,37750,1375"
)
tg (CPTG
uid 21894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21895,0
va (VaSet
)
xt "30900,500,36000,1500"
st "dbg_sig0_o"
ju 2
blo "36000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
)
)
)
*306 (CptPort
uid 21896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,625,25000,1375"
)
tg (CPTG
uid 21898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21899,0
va (VaSet
)
xt "26000,500,28900,1500"
st "com_en"
blo "26000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*307 (CptPort
uid 21900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-375,25000,375"
)
tg (CPTG
uid 21902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21903,0
va (VaSet
)
xt "26000,-500,28200,500"
st "com_i"
blo "26000,300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 21856,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,-5000,37000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 21857,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*308 (Text
uid 21858,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-5000,31650,-4000"
st "hsio"
blo "29950,-4200"
tm "BdLibraryNameMgr"
)
*309 (Text
uid 21859,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-4000,35050,-3000"
st "four_phase"
blo "29950,-3200"
tm "CptNameMgr"
)
*310 (Text
uid 21860,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-3000,35650,-2000"
st "Ufourphase9"
blo "29950,-2200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21861,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21862,0
text (MLText
uid 21863,0
va (VaSet
font "clean,8,0"
)
xt "29500,-5000,29500,-5000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*311 (PortIoOut
uid 21904,0
shape (CompositeShape
uid 21905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21906,0
sl 0
ro 270
xt "53500,-1375,55000,-625"
)
(Line
uid 21907,0
sl 0
ro 270
xt "53000,-1000,53500,-1000"
pts [
"53000,-1000"
"53500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21908,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21909,0
va (VaSet
isHidden 1
)
xt "56000,-1500,61700,-500"
st "ibstt_noise_o"
blo "56000,-700"
tm "WireNameMgr"
)
)
)
*312 (SaComponent
uid 21910,0
optionalChildren [
*313 (CptPort
uid 21919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-13375,25000,-12625"
)
tg (CPTG
uid 21921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21922,0
va (VaSet
)
xt "26000,-13500,27000,-12500"
st "clk"
blo "26000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*314 (CptPort
uid 21923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-8375,37750,-7625"
)
tg (CPTG
uid 21925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21926,0
va (VaSet
)
xt "30900,-8500,36000,-7500"
st "dbg_sig0_o"
ju 2
blo "36000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
)
)
)
*315 (CptPort
uid 21931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-7375,25000,-6625"
)
tg (CPTG
uid 21933,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21934,0
va (VaSet
)
xt "26000,-7500,28900,-6500"
st "invert_i"
blo "26000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
)
)
)
*316 (CptPort
uid 21935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-12375,25000,-11625"
)
tg (CPTG
uid 21937,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21938,0
va (VaSet
)
xt "26000,-12500,27000,-11500"
st "rst"
blo "26000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*317 (CptPort
uid 21939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-10375,25000,-9625"
)
tg (CPTG
uid 21941,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21942,0
va (VaSet
)
xt "26000,-10500,30600,-9500"
st "sel_i : (1:0)"
blo "26000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
)
)
)
*318 (CptPort
uid 21943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-11375,25000,-10625"
)
tg (CPTG
uid 21945,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21946,0
va (VaSet
)
xt "26000,-11500,27800,-10500"
st "sig_i"
blo "26000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
)
)
)
*319 (CptPort
uid 21947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-10375,37750,-9625"
)
tg (CPTG
uid 21949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21950,0
va (VaSet
)
xt "33900,-10500,36000,-9500"
st "sig_o"
ju 2
blo "36000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
)
)
)
*320 (CptPort
uid 21951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-8375,25000,-7625"
)
tg (CPTG
uid 21953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21954,0
va (VaSet
)
xt "26000,-8500,28900,-7500"
st "com_en"
blo "26000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*321 (CptPort
uid 21955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-9375,25000,-8625"
)
tg (CPTG
uid 21957,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21958,0
va (VaSet
)
xt "26000,-9500,28200,-8500"
st "com_i"
blo "26000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 21911,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,-14000,37000,-6000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 21912,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*322 (Text
uid 21913,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-14000,31650,-13000"
st "hsio"
blo "29950,-13200"
tm "BdLibraryNameMgr"
)
*323 (Text
uid 21914,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-13000,35050,-12000"
st "four_phase"
blo "29950,-12200"
tm "CptNameMgr"
)
*324 (Text
uid 21915,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-12000,36150,-11000"
st "Ufourphase10"
blo "29950,-11200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21916,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21917,0
text (MLText
uid 21918,0
va (VaSet
font "clean,8,0"
)
xt "0,30000,0,30000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*325 (PortIoOut
uid 21959,0
shape (CompositeShape
uid 21960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 21961,0
sl 0
ro 270
xt "53500,-10375,55000,-9625"
)
(Line
uid 21962,0
sl 0
ro 270
xt "53000,-10000,53500,-10000"
pts [
"53000,-10000"
"53500,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 21963,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21964,0
va (VaSet
isHidden 1
)
xt "56000,-10500,60700,-9500"
st "ibstt_l1r_o"
blo "56000,-9700"
tm "WireNameMgr"
)
)
)
*326 (SaComponent
uid 21965,0
optionalChildren [
*327 (CptPort
uid 21974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-33375,25000,-32625"
)
tg (CPTG
uid 21976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21977,0
va (VaSet
)
xt "26000,-33500,27000,-32500"
st "clk"
blo "26000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*328 (CptPort
uid 21978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-28375,37750,-27625"
)
tg (CPTG
uid 21980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21981,0
va (VaSet
)
xt "30900,-28500,36000,-27500"
st "dbg_sig0_o"
ju 2
blo "36000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
)
)
)
*329 (CptPort
uid 21986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-27375,25000,-26625"
)
tg (CPTG
uid 21988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21989,0
va (VaSet
)
xt "26000,-27500,28900,-26500"
st "invert_i"
blo "26000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
)
)
)
*330 (CptPort
uid 21990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-32375,25000,-31625"
)
tg (CPTG
uid 21992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21993,0
va (VaSet
)
xt "26000,-32500,27000,-31500"
st "rst"
blo "26000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*331 (CptPort
uid 21994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-30375,25000,-29625"
)
tg (CPTG
uid 21996,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21997,0
va (VaSet
)
xt "26000,-30500,30600,-29500"
st "sel_i : (1:0)"
blo "26000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
)
)
)
*332 (CptPort
uid 21998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-31375,25000,-30625"
)
tg (CPTG
uid 22000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22001,0
va (VaSet
)
xt "26000,-31500,27800,-30500"
st "sig_i"
blo "26000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
)
)
)
*333 (CptPort
uid 22002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-30375,37750,-29625"
)
tg (CPTG
uid 22004,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22005,0
va (VaSet
)
xt "33900,-30500,36000,-29500"
st "sig_o"
ju 2
blo "36000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
)
)
)
*334 (CptPort
uid 22006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-28375,25000,-27625"
)
tg (CPTG
uid 22008,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22009,0
va (VaSet
)
xt "26000,-28500,28900,-27500"
st "com_en"
blo "26000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*335 (CptPort
uid 22010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,-29375,25000,-28625"
)
tg (CPTG
uid 22012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22013,0
va (VaSet
)
xt "26000,-29500,28200,-28500"
st "com_i"
blo "26000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 21966,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,-34000,37000,-26000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 21967,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 21968,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-34000,31650,-33000"
st "hsio"
blo "29950,-33200"
tm "BdLibraryNameMgr"
)
*337 (Text
uid 21969,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-33000,35050,-32000"
st "four_phase"
blo "29950,-32200"
tm "CptNameMgr"
)
*338 (Text
uid 21970,0
va (VaSet
font "helvetica,8,1"
)
xt "29950,-32000,36150,-31000"
st "Ufourphase11"
blo "29950,-31200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21971,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21972,0
text (MLText
uid 21973,0
va (VaSet
font "clean,8,0"
)
xt "0,10000,0,10000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*339 (PortIoOut
uid 22014,0
shape (CompositeShape
uid 22015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22016,0
sl 0
ro 270
xt "53500,-30375,55000,-29625"
)
(Line
uid 22017,0
sl 0
ro 270
xt "53000,-30000,53500,-30000"
pts [
"53000,-30000"
"53500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22018,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22019,0
va (VaSet
isHidden 1
)
xt "56000,-30500,61200,-29500"
st "ibstt_com_o"
blo "56000,-29700"
tm "WireNameMgr"
)
)
)
*340 (Net
uid 22170,0
decl (Decl
n "ibstb_noise_o"
t "std_logic"
o 26
suid 248,0
)
declText (MLText
uid 22171,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,82600,-12300,83800"
st "ibstb_noise_o    : std_logic"
)
)
*341 (Net
uid 22174,0
decl (Decl
n "ibstb_com_o"
t "std_logic"
o 24
suid 250,0
)
declText (MLText
uid 22175,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,80200,-12100,81400"
st "ibstb_com_o      : std_logic"
)
)
*342 (Net
uid 22194,0
decl (Decl
n "ibstt_noise_o"
t "std_logic"
o 29
suid 254,0
)
declText (MLText
uid 22195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,86200,-12600,87400"
st "ibstt_noise_o    : std_logic"
)
)
*343 (Net
uid 22198,0
decl (Decl
n "ibstt_com_o"
t "std_logic"
o 27
suid 256,0
)
declText (MLText
uid 22199,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,83800,-12400,85000"
st "ibstt_com_o      : std_logic"
)
)
*344 (Net
uid 22238,0
decl (Decl
n "outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 4
suid 259,0
)
declText (MLText
uid 22239,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,56200,-3200,57400"
st "outsigs_i        : std_logic_vector(15 downto 0)"
)
)
*345 (CommentText
uid 22268,0
shape (Rectangle
uid 22269,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "53000,31000,61000,38000"
)
oxt "0,0,15000,5000"
text (MLText
uid 22270,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "53200,31200,61200,36000"
st "
SWAPPED BECAUSE CON-LABLES WERE JUST WRONG!
"
tm "CommentText"
wrapOption 3
visibleHeight 7000
visibleWidth 8000
)
)
*346 (Net
uid 22410,0
decl (Decl
n "ibstt_l1r_o"
t "std_logic"
o 28
suid 262,0
)
declText (MLText
uid 22411,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,85000,-13100,86200"
st "ibstt_l1r_o      : std_logic"
)
)
*347 (SaComponent
uid 22459,0
optionalChildren [
*348 (CptPort
uid 22468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-13375,84000,-12625"
)
tg (CPTG
uid 22470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22471,0
va (VaSet
)
xt "85000,-13500,86000,-12500"
st "clk"
blo "85000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*349 (CptPort
uid 22472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,-8375,96750,-7625"
)
tg (CPTG
uid 22474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22475,0
va (VaSet
)
xt "89900,-8500,95000,-7500"
st "dbg_sig0_o"
ju 2
blo "95000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_sig0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 3
)
)
)
*350 (CptPort
uid 22480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-7375,84000,-6625"
)
tg (CPTG
uid 22482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22483,0
va (VaSet
)
xt "85000,-7500,87900,-6500"
st "invert_i"
blo "85000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "invert_i"
t "std_logic"
o 5
)
)
)
*351 (CptPort
uid 22484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-12375,84000,-11625"
)
tg (CPTG
uid 22486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22487,0
va (VaSet
)
xt "85000,-12500,86000,-11500"
st "rst"
blo "85000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*352 (CptPort
uid 22488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-10375,84000,-9625"
)
tg (CPTG
uid 22490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22491,0
va (VaSet
)
xt "85000,-10500,89600,-9500"
st "sel_i : (1:0)"
blo "85000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "sel_i"
t "std_logic_vector"
b "(1 downto 0)"
prec "--    sig_0_o   : out std_logic;
--    sig_90_o  : out std_logic;
--    sig_180_o : out std_logic;
--    sig_270_o : out std_logic;"
preAdd 0
o 4
)
)
)
*353 (CptPort
uid 22492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-11375,84000,-10625"
)
tg (CPTG
uid 22494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22495,0
va (VaSet
)
xt "85000,-11500,86800,-10500"
st "sig_i"
blo "85000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "sig_i"
t "std_logic"
o 1
)
)
)
*354 (CptPort
uid 22496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,-10375,96750,-9625"
)
tg (CPTG
uid 22498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22499,0
va (VaSet
)
xt "92900,-10500,95000,-9500"
st "sig_o"
ju 2
blo "95000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sig_o"
t "std_logic"
posAdd 0
o 2
)
)
)
*355 (CptPort
uid 22500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-8375,84000,-7625"
)
tg (CPTG
uid 22502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22503,0
va (VaSet
)
xt "85000,-8500,87900,-7500"
st "com_en"
blo "85000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "com_en"
t "std_logic"
o 7
)
)
)
*356 (CptPort
uid 22504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83250,-9375,84000,-8625"
)
tg (CPTG
uid 22506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22507,0
va (VaSet
)
xt "85000,-9500,87200,-8500"
st "com_i"
blo "85000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 22460,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,-14000,96000,-6000"
)
oxt "15000,18000,27000,26000"
ttg (MlTextGroup
uid 22461,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*357 (Text
uid 22462,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-14000,90650,-13000"
st "hsio"
blo "88950,-13200"
tm "BdLibraryNameMgr"
)
*358 (Text
uid 22463,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-13000,94050,-12000"
st "four_phase"
blo "88950,-12200"
tm "CptNameMgr"
)
*359 (Text
uid 22464,0
va (VaSet
font "helvetica,8,1"
)
xt "88950,-12000,95150,-11000"
st "Ufourphase12"
blo "88950,-11200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22465,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22466,0
text (MLText
uid 22467,0
va (VaSet
font "clean,8,0"
)
xt "59000,30000,59000,30000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*360 (PortIoOut
uid 22508,0
shape (CompositeShape
uid 22509,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22510,0
sl 0
ro 270
xt "113500,-10375,115000,-9625"
)
(Line
uid 22511,0
sl 0
ro 270
xt "113000,-10000,113500,-10000"
pts [
"113000,-10000"
"113500,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22512,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22513,0
va (VaSet
isHidden 1
)
xt "116000,-10500,120900,-9500"
st "ibstb_l1r_o"
blo "116000,-9700"
tm "WireNameMgr"
)
)
)
*361 (Net
uid 22842,0
decl (Decl
n "ibstb_l1r_o"
t "std_logic"
o 25
suid 270,0
)
declText (MLText
uid 22843,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,81400,-12800,82600"
st "ibstb_l1r_o      : std_logic"
)
)
*362 (PortIoIn
uid 24002,0
shape (CompositeShape
uid 24003,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24004,0
sl 0
ro 270
xt "-43000,-17375,-41500,-16625"
)
(Line
uid 24005,0
sl 0
ro 270
xt "-41500,-17000,-41000,-17000"
pts [
"-41500,-17000"
"-41000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24006,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24007,0
va (VaSet
isHidden 1
)
xt "-47400,-17500,-44000,-16500"
st "outsigs_i"
ju 2
blo "-44000,-16700"
tm "WireNameMgr"
)
)
)
*363 (Net
uid 24730,0
decl (Decl
n "dbg_outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 272,0
)
declText (MLText
uid 24731,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,62200,-1800,63400"
st "dbg_outsigs_o    : std_logic_vector(15 downto 0)"
)
)
*364 (PortIoOut
uid 24822,0
shape (CompositeShape
uid 24823,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24824,0
sl 0
ro 270
xt "-30500,-16375,-29000,-15625"
)
(Line
uid 24825,0
sl 0
ro 270
xt "-31000,-16000,-30500,-16000"
pts [
"-31000,-16000"
"-30500,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24826,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24827,0
va (VaSet
isHidden 1
)
xt "-28000,-16500,-21800,-15500"
st "dbg_outsigs_o"
blo "-28000,-15700"
tm "WireNameMgr"
)
)
)
*365 (HdlText
uid 25205,0
optionalChildren [
*366 (EmbeddedText
uid 25218,0
commentText (CommentText
uid 25219,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 25220,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-37000,15000,-24000,21000"
)
oxt "0,0,18000,5000"
text (MLText
uid 25221,0
va (VaSet
font "clean,8,0"
)
xt "-36800,15200,-24300,19200"
st "
-- eb3 3
dbg_outsigs_o(7) <= '0';
dbg_outsigs_o(5) <= '0';
dbg_outsigs_o(3) <= '0';
dbg_outsigs_o(1) <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 13000
)
)
)
]
shape (Rectangle
uid 25206,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-38000,14000,-23000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 25207,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*367 (Text
uid 25208,0
va (VaSet
font "charter,8,0"
)
xt "-37700,14000,-36300,15000"
st "eb3"
blo "-37700,14800"
tm "HdlTextNameMgr"
)
*368 (Text
uid 25209,0
va (VaSet
font "charter,8,0"
)
xt "-37700,15000,-37200,16000"
st "3"
blo "-37700,15800"
tm "HdlTextNumberMgr"
)
]
)
)
*369 (Net
uid 26361,0
decl (Decl
n "com_i"
t "std_logic"
o 3
suid 273,0
)
declText (MLText
uid 26362,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-25000,55000,-13300,56200"
st "com_i            : std_logic"
)
)
*370 (Wire
uid 1341,0
shape (OrthoPolyLine
uid 1342,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,20000,24250,20000"
pts [
"8000,20000"
"24250,20000"
]
)
end &61
sat 16
eat 32
sty 1
sl "(B_J37_COM_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1346,0
va (VaSet
)
xt "9000,19000,23500,20000"
st "reg_com_enable_i(B_J37_COM_EN)"
blo "9000,19800"
tm "WireNameMgr"
)
)
on &17
)
*371 (Wire
uid 1347,0
shape (OrthoPolyLine
uid 1348,0
va (VaSet
vasetType 3
)
xt "8000,19000,24250,19000"
pts [
"8000,19000"
"24250,19000"
]
)
end &62
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1352,0
va (VaSet
)
xt "9000,18000,11200,19000"
st "com_i"
blo "9000,18800"
tm "WireNameMgr"
)
)
on &369
)
*372 (Wire
uid 1353,0
shape (OrthoPolyLine
uid 1354,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,41000,24250,41000"
pts [
"8000,41000"
"24250,41000"
]
)
end &74
sat 16
eat 32
sty 1
sl "(B_COM_J37_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1358,0
va (VaSet
)
xt "9000,40000,23300,41000"
st "reg_com_enable_i(B_COM_J37_L1)"
blo "9000,40800"
tm "WireNameMgr"
)
)
on &17
)
*373 (Wire
uid 1359,0
shape (OrthoPolyLine
uid 1360,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,63000,24250,63000"
pts [
"8000,63000"
"24250,63000"
]
)
end &87
sat 16
eat 32
sty 1
sl "(B_COM_J37_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1364,0
va (VaSet
)
xt "9000,62000,23900,63000"
st "reg_com_enable_i(B_COM_J37_RST)"
blo "9000,62800"
tm "WireNameMgr"
)
)
on &17
)
*374 (Wire
uid 1365,0
shape (OrthoPolyLine
uid 1366,0
va (VaSet
vasetType 3
)
xt "8000,62000,24250,62000"
pts [
"8000,62000"
"24250,62000"
]
)
end &88
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1370,0
va (VaSet
)
xt "9000,61000,11200,62000"
st "com_i"
blo "9000,61800"
tm "WireNameMgr"
)
)
on &369
)
*375 (Wire
uid 1423,0
shape (OrthoPolyLine
uid 1424,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,18000,24250,18000"
pts [
"8000,18000"
"24250,18000"
]
)
end &58
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1428,0
va (VaSet
)
xt "9000,17000,19100,18000"
st "reg_com_enable_i(15:14)"
blo "9000,17800"
tm "WireNameMgr"
)
)
on &17
)
*376 (Wire
uid 1445,0
shape (OrthoPolyLine
uid 1446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,64000,24250,64000"
pts [
"8000,64000"
"24250,64000"
]
)
end &82
sat 16
eat 32
sty 1
sl "(B_RST_INV)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1450,0
va (VaSet
)
xt "9000,63000,21500,64000"
st "reg_com_enable_i(B_RST_INV)"
blo "9000,63800"
tm "WireNameMgr"
)
)
on &17
)
*377 (Wire
uid 1457,0
shape (OrthoPolyLine
uid 1458,0
va (VaSet
vasetType 3
)
xt "-41000,-29000,-31000,-29000"
pts [
"-41000,-29000"
"-31000,-29000"
]
)
start &23
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1464,0
va (VaSet
)
xt "-40000,-30000,-37800,-29000"
st "com_i"
blo "-40000,-29200"
tm "WireNameMgr"
)
)
on &369
)
*378 (Wire
uid 1641,0
shape (OrthoPolyLine
uid 1642,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,1000,83250,1000"
pts [
"66000,1000"
"83250,1000"
]
)
end &48
es 0
sat 16
eat 32
sty 1
sl "(CTL_COM_NOISE_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1646,0
va (VaSet
)
xt "67000,0,81900,1000"
st "reg_control_i(CTL_COM_NOISE_EN)"
blo "67000,800"
tm "WireNameMgr"
)
)
on &19
)
*379 (Wire
uid 1653,0
shape (OrthoPolyLine
uid 1654,0
va (VaSet
vasetType 3
)
xt "96750,-1000,113000,-1000"
pts [
"96750,-1000"
"113000,-1000"
]
)
start &45
end &13
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1656,0
va (VaSet
)
xt "101000,-2000,106900,-1000"
st "ibstb_noise_o"
blo "101000,-1200"
tm "WireNameMgr"
)
)
on &340
)
*380 (Wire
uid 1669,0
shape (OrthoPolyLine
uid 1670,0
va (VaSet
vasetType 3
)
xt "-41000,-32000,-31000,-32000"
pts [
"-41000,-32000"
"-31000,-32000"
]
)
start &21
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1676,0
va (VaSet
)
xt "-40000,-33000,-39000,-32000"
st "clk"
blo "-40000,-32200"
tm "WireNameMgr"
)
)
on &18
)
*381 (Wire
uid 1677,0
shape (OrthoPolyLine
uid 1678,0
va (VaSet
vasetType 3
)
xt "-41000,-31000,-31000,-31000"
pts [
"-41000,-31000"
"-31000,-31000"
]
)
start &22
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1684,0
va (VaSet
)
xt "-40000,-32000,-39000,-31000"
st "rst"
blo "-40000,-31200"
tm "WireNameMgr"
)
)
on &20
)
*382 (Wire
uid 1715,0
shape (OrthoPolyLine
uid 1716,0
va (VaSet
vasetType 3
)
xt "96750,-30000,113000,-30000"
pts [
"96750,-30000"
"113000,-30000"
]
)
start &125
end &12
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1720,0
va (VaSet
)
xt "101000,-31000,106400,-30000"
st "ibstb_com_o"
blo "101000,-30200"
tm "WireNameMgr"
)
)
on &341
)
*383 (Wire
uid 1943,0
shape (OrthoPolyLine
uid 1944,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41000,-24000,-31000,-24000"
pts [
"-41000,-24000"
"-31000,-24000"
]
)
start &24
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1950,0
va (VaSet
)
xt "-40000,-25000,-32700,-24000"
st "reg_com_enable_i"
blo "-40000,-24200"
tm "WireNameMgr"
)
)
on &17
)
*384 (Wire
uid 1981,0
shape (OrthoPolyLine
uid 1982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41000,-25000,-31000,-25000"
pts [
"-41000,-25000"
"-31000,-25000"
]
)
start &25
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1988,0
va (VaSet
)
xt "-40000,-26000,-34400,-25000"
st "reg_control_i"
blo "-40000,-25200"
tm "WireNameMgr"
)
)
on &19
)
*385 (Wire
uid 4744,0
shape (OrthoPolyLine
uid 4745,0
va (VaSet
vasetType 3
)
xt "21000,16000,24250,16000"
pts [
"21000,16000"
"24250,16000"
]
)
end &57
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4749,0
va (VaSet
)
xt "22000,15000,23000,16000"
st "rst"
blo "22000,15800"
tm "WireNameMgr"
)
)
on &20
)
*386 (Wire
uid 4750,0
shape (OrthoPolyLine
uid 4751,0
va (VaSet
vasetType 3
)
xt "21000,15000,24250,15000"
pts [
"21000,15000"
"24250,15000"
]
)
end &54
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4755,0
va (VaSet
)
xt "22000,14000,23000,15000"
st "clk"
blo "22000,14800"
tm "WireNameMgr"
)
)
on &18
)
*387 (Wire
uid 4940,0
shape (OrthoPolyLine
uid 4941,0
va (VaSet
vasetType 3
)
xt "21000,36000,24250,36000"
pts [
"21000,36000"
"24250,36000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4945,0
va (VaSet
)
xt "22000,35000,23000,36000"
st "clk"
blo "22000,35800"
tm "WireNameMgr"
)
)
on &18
)
*388 (Wire
uid 4946,0
shape (OrthoPolyLine
uid 4947,0
va (VaSet
vasetType 3
)
xt "21000,37000,24250,37000"
pts [
"21000,37000"
"24250,37000"
]
)
end &70
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4951,0
va (VaSet
)
xt "22000,36000,23000,37000"
st "rst"
blo "22000,36800"
tm "WireNameMgr"
)
)
on &20
)
*389 (Wire
uid 4952,0
shape (OrthoPolyLine
uid 4953,0
va (VaSet
vasetType 3
)
xt "8000,40000,24250,40000"
pts [
"8000,40000"
"24250,40000"
]
)
end &75
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4957,0
va (VaSet
)
xt "9000,39000,11200,40000"
st "com_i"
blo "9000,39800"
tm "WireNameMgr"
)
)
on &369
)
*390 (Wire
uid 4958,0
shape (OrthoPolyLine
uid 4959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,39000,24250,39000"
pts [
"8000,39000"
"24250,39000"
]
)
end &71
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4963,0
va (VaSet
)
xt "9000,38000,19100,39000"
st "reg_com_enable_i(15:14)"
blo "9000,38800"
tm "WireNameMgr"
)
)
on &17
)
*391 (Wire
uid 5013,0
shape (OrthoPolyLine
uid 5014,0
va (VaSet
vasetType 3
)
xt "21000,59000,24250,59000"
pts [
"21000,59000"
"24250,59000"
]
)
end &83
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5018,0
va (VaSet
)
xt "22000,58000,23000,59000"
st "rst"
blo "22000,58800"
tm "WireNameMgr"
)
)
on &20
)
*392 (Wire
uid 5019,0
shape (OrthoPolyLine
uid 5020,0
va (VaSet
vasetType 3
)
xt "21000,58000,24250,58000"
pts [
"21000,58000"
"24250,58000"
]
)
end &80
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5024,0
va (VaSet
)
xt "22000,57000,23000,58000"
st "clk"
blo "22000,57800"
tm "WireNameMgr"
)
)
on &18
)
*393 (Wire
uid 5025,0
shape (OrthoPolyLine
uid 5026,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,61000,24250,61000"
pts [
"8000,61000"
"24250,61000"
]
)
end &84
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5030,0
va (VaSet
)
xt "9000,60000,19100,61000"
st "reg_com_enable_i(15:14)"
blo "9000,60800"
tm "WireNameMgr"
)
)
on &17
)
*394 (Wire
uid 5037,0
shape (OrthoPolyLine
uid 5038,0
va (VaSet
vasetType 3
)
xt "21000,21000,24250,21000"
pts [
"21000,21000"
"24250,21000"
]
)
end &56
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5042,0
va (VaSet
)
xt "22000,20000,23100,21000"
st "LO"
blo "22000,20800"
tm "WireNameMgr"
)
)
on &26
)
*395 (Wire
uid 5051,0
shape (OrthoPolyLine
uid 5052,0
va (VaSet
vasetType 3
)
xt "21000,42000,24250,42000"
pts [
"21000,42000"
"24250,42000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5056,0
va (VaSet
)
xt "22000,41000,23100,42000"
st "LO"
blo "22000,41800"
tm "WireNameMgr"
)
)
on &26
)
*396 (Wire
uid 5326,0
shape (OrthoPolyLine
uid 5327,0
va (VaSet
vasetType 3
)
xt "80000,37000,83250,37000"
pts [
"80000,37000"
"83250,37000"
]
)
end &109
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5331,0
va (VaSet
)
xt "81000,36000,82000,37000"
st "rst"
blo "81000,36800"
tm "WireNameMgr"
)
)
on &20
)
*397 (Wire
uid 5332,0
shape (OrthoPolyLine
uid 5333,0
va (VaSet
vasetType 3
)
xt "80000,15000,83250,15000"
pts [
"80000,15000"
"83250,15000"
]
)
end &93
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5337,0
va (VaSet
)
xt "81000,14000,82000,15000"
st "clk"
blo "81000,14800"
tm "WireNameMgr"
)
)
on &18
)
*398 (Wire
uid 5344,0
shape (OrthoPolyLine
uid 5345,0
va (VaSet
vasetType 3
)
xt "66000,27000,83250,27000"
pts [
"66000,27000"
"83250,27000"
]
)
end &142
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5349,0
va (VaSet
)
xt "67000,26000,70600,27000"
st "clk_bco_i"
blo "67000,26800"
tm "WireNameMgr"
)
)
on &137
)
*399 (Wire
uid 5350,0
shape (OrthoPolyLine
uid 5351,0
va (VaSet
vasetType 3
)
xt "80000,36000,83250,36000"
pts [
"80000,36000"
"83250,36000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5355,0
va (VaSet
)
xt "81000,35000,82000,36000"
st "clk"
blo "81000,35800"
tm "WireNameMgr"
)
)
on &18
)
*400 (Wire
uid 5356,0
shape (OrthoPolyLine
uid 5357,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,60000,83250,60000"
pts [
"66000,60000"
"83250,60000"
]
)
end &31
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5361,0
va (VaSet
)
xt "67000,59000,77100,60000"
st "reg_com_enable_i(15:14)"
blo "67000,59800"
tm "WireNameMgr"
)
)
on &17
)
*401 (Wire
uid 5362,0
shape (OrthoPolyLine
uid 5363,0
va (VaSet
vasetType 3
)
xt "66000,40000,83250,40000"
pts [
"66000,40000"
"83250,40000"
]
)
end &114
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5367,0
va (VaSet
)
xt "67000,39000,69200,40000"
st "com_i"
blo "67000,39800"
tm "WireNameMgr"
)
)
on &369
)
*402 (Wire
uid 5400,0
shape (OrthoPolyLine
uid 5401,0
va (VaSet
vasetType 3
)
xt "80000,16000,83250,16000"
pts [
"80000,16000"
"83250,16000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5405,0
va (VaSet
)
xt "81000,15000,82000,16000"
st "rst"
blo "81000,15800"
tm "WireNameMgr"
)
)
on &20
)
*403 (Wire
uid 5406,0
shape (OrthoPolyLine
uid 5407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,20000,83250,20000"
pts [
"66000,20000"
"83250,20000"
]
)
end &100
sat 16
eat 32
sty 1
sl "(B_J38_COM_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5411,0
va (VaSet
)
xt "68000,19000,82500,20000"
st "reg_com_enable_i(B_J38_COM_EN)"
blo "68000,19800"
tm "WireNameMgr"
)
)
on &17
)
*404 (Wire
uid 5412,0
shape (OrthoPolyLine
uid 5413,0
va (VaSet
vasetType 3
)
xt "66000,19000,83250,19000"
pts [
"66000,19000"
"83250,19000"
]
)
end &101
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5416,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5417,0
va (VaSet
)
xt "67000,18000,69200,19000"
st "com_i"
blo "67000,18800"
tm "WireNameMgr"
)
)
on &369
)
*405 (Wire
uid 5418,0
shape (OrthoPolyLine
uid 5419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,41000,83250,41000"
pts [
"66000,41000"
"83250,41000"
]
)
end &113
sat 16
eat 32
sty 1
sl "(B_COM_J38_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5423,0
va (VaSet
)
xt "68000,40000,82300,41000"
st "reg_com_enable_i(B_COM_J38_L1)"
blo "68000,40800"
tm "WireNameMgr"
)
)
on &17
)
*406 (Wire
uid 5424,0
shape (OrthoPolyLine
uid 5425,0
va (VaSet
vasetType 3
)
xt "80000,57000,83250,57000"
pts [
"80000,57000"
"83250,57000"
]
)
end &30
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5429,0
va (VaSet
)
xt "81000,56000,82000,57000"
st "clk"
blo "81000,56800"
tm "WireNameMgr"
)
)
on &18
)
*407 (Wire
uid 5430,0
shape (OrthoPolyLine
uid 5431,0
va (VaSet
vasetType 3
)
xt "80000,21000,83250,21000"
pts [
"80000,21000"
"83250,21000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5435,0
va (VaSet
)
xt "81000,20000,82100,21000"
st "LO"
blo "81000,20800"
tm "WireNameMgr"
)
)
on &26
)
*408 (Wire
uid 5436,0
shape (OrthoPolyLine
uid 5437,0
va (VaSet
vasetType 3
)
xt "80000,58000,83250,58000"
pts [
"80000,58000"
"83250,58000"
]
)
end &29
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5440,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5441,0
va (VaSet
)
xt "81000,57000,82000,58000"
st "rst"
blo "81000,57800"
tm "WireNameMgr"
)
)
on &20
)
*409 (Wire
uid 5442,0
shape (OrthoPolyLine
uid 5443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,39000,83250,39000"
pts [
"66000,39000"
"83250,39000"
]
)
end &110
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5447,0
va (VaSet
)
xt "67000,38000,77100,39000"
st "reg_com_enable_i(15:14)"
blo "67000,38800"
tm "WireNameMgr"
)
)
on &17
)
*410 (Wire
uid 5448,0
shape (OrthoPolyLine
uid 5449,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,62000,83250,62000"
pts [
"66000,62000"
"83250,62000"
]
)
end &35
sat 16
eat 32
sty 1
sl "(B_COM_J38_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5453,0
va (VaSet
)
xt "68000,61000,82900,62000"
st "reg_com_enable_i(B_COM_J38_RST)"
blo "68000,61800"
tm "WireNameMgr"
)
)
on &17
)
*411 (Wire
uid 5460,0
shape (OrthoPolyLine
uid 5461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,18000,83250,18000"
pts [
"66000,18000"
"83250,18000"
]
)
end &97
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5465,0
va (VaSet
)
xt "67000,17000,77100,18000"
st "reg_com_enable_i(15:14)"
blo "67000,17800"
tm "WireNameMgr"
)
)
on &17
)
*412 (Wire
uid 5466,0
shape (OrthoPolyLine
uid 5467,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,63000,83250,63000"
pts [
"66000,63000"
"83250,63000"
]
)
end &33
sat 16
eat 32
sty 1
sl "(B_RST_INV)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5471,0
va (VaSet
)
xt "67000,62000,79500,63000"
st "reg_com_enable_i(B_RST_INV)"
blo "67000,62800"
tm "WireNameMgr"
)
)
on &17
)
*413 (Wire
uid 5472,0
shape (OrthoPolyLine
uid 5473,0
va (VaSet
vasetType 3
)
xt "66000,42000,83250,42000"
pts [
"66000,42000"
"83250,42000"
]
)
end &108
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5477,0
va (VaSet
)
xt "67000,41000,68100,42000"
st "LO"
blo "67000,41800"
tm "WireNameMgr"
)
)
on &26
)
*414 (Wire
uid 5759,0
shape (OrthoPolyLine
uid 5760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-30000,83250,-30000"
pts [
"66000,-30000"
"83250,-30000"
]
)
end &123
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5764,0
va (VaSet
)
xt "67000,-31000,77100,-30000"
st "reg_com_enable_i(15:14)"
blo "67000,-30200"
tm "WireNameMgr"
)
)
on &17
)
*415 (Wire
uid 5765,0
shape (OrthoPolyLine
uid 5766,0
va (VaSet
vasetType 3
)
xt "80000,-27000,83250,-27000"
pts [
"80000,-27000"
"83250,-27000"
]
)
end &121
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5770,0
va (VaSet
)
xt "81000,-28000,82100,-27000"
st "LO"
blo "81000,-27200"
tm "WireNameMgr"
)
)
on &26
)
*416 (Wire
uid 5771,0
shape (OrthoPolyLine
uid 5772,0
va (VaSet
vasetType 3
)
xt "80000,-32000,83250,-32000"
pts [
"80000,-32000"
"83250,-32000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5776,0
va (VaSet
)
xt "81000,-33000,82000,-32000"
st "rst"
blo "81000,-32200"
tm "WireNameMgr"
)
)
on &20
)
*417 (Wire
uid 5777,0
shape (OrthoPolyLine
uid 5778,0
va (VaSet
vasetType 3
)
xt "80000,-33000,83250,-33000"
pts [
"80000,-33000"
"83250,-33000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5782,0
va (VaSet
)
xt "81000,-34000,82000,-33000"
st "clk"
blo "81000,-33200"
tm "WireNameMgr"
)
)
on &18
)
*418 (Wire
uid 5836,0
shape (OrthoPolyLine
uid 5837,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-1000,83250,-1000"
pts [
"66000,-1000"
"83250,-1000"
]
)
end &44
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5841,0
va (VaSet
)
xt "67000,-2000,77100,-1000"
st "reg_com_enable_i(15:14)"
blo "67000,-1200"
tm "WireNameMgr"
)
)
on &17
)
*419 (Wire
uid 5842,0
shape (OrthoPolyLine
uid 5843,0
va (VaSet
vasetType 3
)
xt "66000,0,83250,0"
pts [
"66000,0"
"83250,0"
]
)
end &49
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5847,0
va (VaSet
)
xt "67000,-1000,69200,0"
st "com_i"
blo "67000,-200"
tm "WireNameMgr"
)
)
on &369
)
*420 (Wire
uid 5848,0
shape (OrthoPolyLine
uid 5849,0
va (VaSet
vasetType 3
)
xt "80000,2000,83250,2000"
pts [
"80000,2000"
"83250,2000"
]
)
end &46
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5853,0
va (VaSet
)
xt "81000,1000,82100,2000"
st "LO"
blo "81000,1800"
tm "WireNameMgr"
)
)
on &26
)
*421 (Wire
uid 5854,0
shape (OrthoPolyLine
uid 5855,0
va (VaSet
vasetType 3
)
xt "80000,-3000,83250,-3000"
pts [
"80000,-3000"
"83250,-3000"
]
)
end &42
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5859,0
va (VaSet
)
xt "81000,-4000,82000,-3000"
st "rst"
blo "81000,-3200"
tm "WireNameMgr"
)
)
on &20
)
*422 (Wire
uid 5860,0
shape (OrthoPolyLine
uid 5861,0
va (VaSet
vasetType 3
)
xt "80000,-4000,83250,-4000"
pts [
"80000,-4000"
"83250,-4000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5865,0
va (VaSet
)
xt "81000,-5000,82000,-4000"
st "clk"
blo "81000,-4200"
tm "WireNameMgr"
)
)
on &18
)
*423 (Wire
uid 6660,0
shape (OrthoPolyLine
uid 6661,0
va (VaSet
vasetType 3
)
xt "66000,61000,83250,61000"
pts [
"66000,61000"
"83250,61000"
]
)
end &36
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6665,0
va (VaSet
)
xt "67000,60000,69200,61000"
st "com_i"
blo "67000,60800"
tm "WireNameMgr"
)
)
on &369
)
*424 (Wire
uid 13758,0
shape (OrthoPolyLine
uid 13759,0
va (VaSet
vasetType 3
)
xt "-34250,55000,-31000,55000"
pts [
"-34250,55000"
"-31000,55000"
]
)
start &133
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13763,0
va (VaSet
)
xt "-33000,54000,-31900,55000"
st "LO"
blo "-33000,54800"
tm "WireNameMgr"
)
)
on &26
)
*425 (Wire
uid 14811,0
shape (OrthoPolyLine
uid 14812,0
va (VaSet
vasetType 3
)
xt "66000,-29000,83250,-29000"
pts [
"66000,-29000"
"83250,-29000"
]
)
end &127
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14816,0
va (VaSet
)
xt "67000,-30000,69200,-29000"
st "com_i"
blo "67000,-29200"
tm "WireNameMgr"
)
)
on &369
)
*426 (Wire
uid 14823,0
shape (OrthoPolyLine
uid 14824,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-28000,83250,-28000"
pts [
"66000,-28000"
"83250,-28000"
]
)
end &126
es 0
sat 16
eat 32
sty 1
sl "(B_ST_COM_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14830,0
va (VaSet
)
xt "67000,-29000,81100,-28000"
st "reg_com_enable_i(B_ST_COM_EN)"
blo "67000,-28200"
tm "WireNameMgr"
)
)
on &17
)
*427 (Wire
uid 17097,0
shape (OrthoPolyLine
uid 17098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,61000,50000,61000"
pts [
"37750,61000"
"50000,61000"
]
)
start &86
sat 32
eat 16
sty 1
sl "(PP_RESET)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17104,0
va (VaSet
)
xt "39000,60000,47800,61000"
st "ibpp0_o(PP_RESET)"
blo "39000,60800"
tm "WireNameMgr"
)
)
on &139
)
*428 (Wire
uid 17121,0
shape (OrthoPolyLine
uid 17122,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,38000,110000,38000"
pts [
"96750,38000"
"110000,38000"
]
)
start &112
sat 32
eat 16
sty 1
sl "(PP_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17128,0
va (VaSet
)
xt "98000,37000,105000,38000"
st "ibpp1_o(PP_L1)"
blo "98000,37800"
tm "WireNameMgr"
)
)
on &138
)
*429 (Wire
uid 17129,0
shape (OrthoPolyLine
uid 17130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,60000,109000,60000"
pts [
"96750,60000"
"109000,60000"
]
)
start &32
sat 32
eat 16
sty 1
sl "(PP_RESET)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17136,0
va (VaSet
)
xt "98000,59000,106800,60000"
st "ibpp1_o(PP_RESET)"
blo "98000,59800"
tm "WireNameMgr"
)
)
on &138
)
*430 (Wire
uid 17137,0
shape (OrthoPolyLine
uid 17138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,39000,51000,39000"
pts [
"37750,39000"
"51000,39000"
]
)
start &73
sat 32
eat 16
sty 1
sl "(PP_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17144,0
va (VaSet
)
xt "39000,38000,46000,39000"
st "ibpp0_o(PP_L1)"
blo "39000,38800"
tm "WireNameMgr"
)
)
on &139
)
*431 (Wire
uid 17145,0
shape (OrthoPolyLine
uid 17146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,18000,50000,18000"
pts [
"37750,18000"
"50000,18000"
]
)
start &60
sat 32
eat 16
sty 1
sl "(PP_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17152,0
va (VaSet
)
xt "39000,17000,46900,18000"
st "ibpp0_o(PP_COM)"
blo "39000,17800"
tm "WireNameMgr"
)
)
on &139
)
*432 (Wire
uid 17153,0
shape (OrthoPolyLine
uid 17154,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,18000,108000,18000"
pts [
"96750,18000"
"108000,18000"
]
)
start &99
sat 32
eat 16
sty 1
sl "(PP_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17160,0
va (VaSet
)
xt "98000,17000,105900,18000"
st "ibpp1_o(PP_COM)"
blo "98000,17800"
tm "WireNameMgr"
)
)
on &138
)
*433 (Wire
uid 17169,0
shape (OrthoPolyLine
uid 17170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "51000,64000,59000,64000"
pts [
"51000,64000"
"59000,64000"
]
)
end &206
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17176,0
va (VaSet
)
xt "52000,63000,55200,64000"
st "ibpp0_o"
blo "52000,63800"
tm "WireNameMgr"
)
)
on &139
)
*434 (Wire
uid 17177,0
shape (OrthoPolyLine
uid 17178,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108000,64000,119000,64000"
pts [
"108000,64000"
"119000,64000"
]
)
end &207
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17184,0
va (VaSet
)
xt "109000,63000,112200,64000"
st "ibpp1_o"
blo "109000,63800"
tm "WireNameMgr"
)
)
on &138
)
*435 (Wire
uid 17694,0
shape (OrthoPolyLine
uid 17695,0
va (VaSet
vasetType 3
)
xt "66000,29000,83250,29000"
pts [
"66000,29000"
"83250,29000"
]
)
end &144
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17699,0
va (VaSet
)
xt "67000,28000,71100,29000"
st "bco_inv_n"
blo "67000,28800"
tm "WireNameMgr"
)
)
on &152
)
*436 (Wire
uid 17710,0
shape (OrthoPolyLine
uid 17711,0
va (VaSet
vasetType 3
)
xt "80000,31000,83250,31000"
pts [
"80000,31000"
"83250,31000"
]
)
end &146
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17714,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17715,0
va (VaSet
)
xt "81000,30000,82000,31000"
st "rst"
blo "81000,30800"
tm "WireNameMgr"
)
)
on &20
)
*437 (Wire
uid 17718,0
shape (OrthoPolyLine
uid 17719,0
va (VaSet
vasetType 3
)
xt "80000,32000,83250,32000"
pts [
"80000,32000"
"83250,32000"
]
)
end &147
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17723,0
va (VaSet
)
xt "81000,31000,82100,32000"
st "LO"
blo "81000,31800"
tm "WireNameMgr"
)
)
on &26
)
*438 (Wire
uid 17740,0
shape (OrthoPolyLine
uid 17741,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50000,-5000,-37000,-5000"
pts [
"-50000,-5000"
"-37000,-5000"
]
)
end &201
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17747,0
va (VaSet
)
xt "-49000,-6000,-41700,-5000"
st "reg_com_enable_i"
blo "-49000,-5200"
tm "WireNameMgr"
)
)
on &17
)
*439 (Wire
uid 17880,0
shape (OrthoPolyLine
uid 17881,0
va (VaSet
vasetType 3
)
xt "66000,28000,83250,28000"
pts [
"66000,28000"
"83250,28000"
]
)
end &143
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17885,0
va (VaSet
)
xt "67000,27000,69800,28000"
st "bco_en"
blo "67000,27800"
tm "WireNameMgr"
)
)
on &153
)
*440 (Wire
uid 17886,0
shape (OrthoPolyLine
uid 17887,0
va (VaSet
vasetType 3
)
xt "66000,30000,83250,30000"
pts [
"66000,30000"
"83250,30000"
]
)
end &145
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17893,0
va (VaSet
)
xt "67000,29000,70100,30000"
st "bco_inv"
blo "67000,29800"
tm "WireNameMgr"
)
)
on &151
)
*441 (Wire
uid 18128,0
shape (OrthoPolyLine
uid 18129,0
va (VaSet
vasetType 3
)
xt "80000,53000,83250,53000"
pts [
"80000,53000"
"83250,53000"
]
)
end &163
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18133,0
va (VaSet
)
xt "81000,52000,82100,53000"
st "LO"
blo "81000,52800"
tm "WireNameMgr"
)
)
on &26
)
*442 (Wire
uid 18140,0
shape (OrthoPolyLine
uid 18141,0
va (VaSet
vasetType 3
)
xt "80000,52000,83250,52000"
pts [
"80000,52000"
"83250,52000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18145,0
va (VaSet
)
xt "81000,51000,82000,52000"
st "rst"
blo "81000,51800"
tm "WireNameMgr"
)
)
on &20
)
*443 (Wire
uid 18203,0
shape (OrthoPolyLine
uid 18204,0
va (VaSet
vasetType 3
)
xt "8000,48000,24250,48000"
pts [
"8000,48000"
"24250,48000"
]
)
end &169
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18208,0
va (VaSet
)
xt "9000,47000,10000,48000"
st "clk"
blo "9000,47800"
tm "WireNameMgr"
)
)
on &18
)
*444 (Wire
uid 18209,0
shape (OrthoPolyLine
uid 18210,0
va (VaSet
vasetType 3
)
xt "21000,53000,24250,53000"
pts [
"21000,53000"
"24250,53000"
]
)
end &174
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18214,0
va (VaSet
)
xt "22000,52000,23100,53000"
st "LO"
blo "22000,52800"
tm "WireNameMgr"
)
)
on &26
)
*445 (Wire
uid 18215,0
shape (OrthoPolyLine
uid 18216,0
va (VaSet
vasetType 3
)
xt "8000,49000,24250,49000"
pts [
"8000,49000"
"24250,49000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18220,0
va (VaSet
)
xt "9000,48000,11900,49000"
st "dclk_en"
blo "9000,48800"
tm "WireNameMgr"
)
)
on &154
)
*446 (Wire
uid 18221,0
shape (OrthoPolyLine
uid 18222,0
va (VaSet
vasetType 3
)
xt "21000,52000,24250,52000"
pts [
"21000,52000"
"24250,52000"
]
)
end &173
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18226,0
va (VaSet
)
xt "22000,51000,23000,52000"
st "rst"
blo "22000,51800"
tm "WireNameMgr"
)
)
on &20
)
*447 (Wire
uid 18276,0
shape (OrthoPolyLine
uid 18277,0
va (VaSet
vasetType 3
)
xt "8000,27000,24250,27000"
pts [
"8000,27000"
"24250,27000"
]
)
end &179
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18281,0
va (VaSet
)
xt "9000,26000,12600,27000"
st "clk_bco_i"
blo "9000,26800"
tm "WireNameMgr"
)
)
on &137
)
*448 (Wire
uid 18282,0
shape (OrthoPolyLine
uid 18283,0
va (VaSet
vasetType 3
)
xt "21000,32000,24250,32000"
pts [
"21000,32000"
"24250,32000"
]
)
end &184
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18287,0
va (VaSet
)
xt "22000,31000,23100,32000"
st "LO"
blo "22000,31800"
tm "WireNameMgr"
)
)
on &26
)
*449 (Wire
uid 18288,0
shape (OrthoPolyLine
uid 18289,0
va (VaSet
vasetType 3
)
xt "8000,28000,24250,28000"
pts [
"8000,28000"
"24250,28000"
]
)
end &183
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18293,0
va (VaSet
)
xt "9000,27000,11800,28000"
st "bco_en"
blo "9000,27800"
tm "WireNameMgr"
)
)
on &153
)
*450 (Wire
uid 18294,0
shape (OrthoPolyLine
uid 18295,0
va (VaSet
vasetType 3
)
xt "21000,31000,24250,31000"
pts [
"21000,31000"
"24250,31000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18299,0
va (VaSet
)
xt "22000,30000,23000,31000"
st "rst"
blo "22000,30800"
tm "WireNameMgr"
)
)
on &20
)
*451 (Wire
uid 18300,0
shape (OrthoPolyLine
uid 18301,0
va (VaSet
vasetType 3
)
xt "8000,29000,24250,29000"
pts [
"8000,29000"
"24250,29000"
]
)
end &181
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18305,0
va (VaSet
)
xt "9000,28000,13100,29000"
st "bco_inv_n"
blo "9000,28800"
tm "WireNameMgr"
)
)
on &152
)
*452 (Wire
uid 18306,0
shape (OrthoPolyLine
uid 18307,0
va (VaSet
vasetType 3
)
xt "8000,30000,24250,30000"
pts [
"8000,30000"
"24250,30000"
]
)
end &182
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18311,0
va (VaSet
)
xt "9000,29000,12100,30000"
st "bco_inv"
blo "9000,29800"
tm "WireNameMgr"
)
)
on &151
)
*453 (Wire
uid 18428,0
shape (OrthoPolyLine
uid 18429,0
va (VaSet
vasetType 3
)
xt "21000,-18000,24250,-18000"
pts [
"21000,-18000"
"24250,-18000"
]
)
end &196
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18433,0
va (VaSet
)
xt "22000,-19000,23000,-18000"
st "rst"
blo "22000,-18200"
tm "WireNameMgr"
)
)
on &20
)
*454 (Wire
uid 18434,0
shape (OrthoPolyLine
uid 18435,0
va (VaSet
vasetType 3
)
xt "21000,-17000,24250,-17000"
pts [
"21000,-17000"
"24250,-17000"
]
)
end &195
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18439,0
va (VaSet
)
xt "22000,-18000,23100,-17000"
st "LO"
blo "22000,-17200"
tm "WireNameMgr"
)
)
on &26
)
*455 (Wire
uid 18440,0
shape (OrthoPolyLine
uid 18441,0
va (VaSet
vasetType 3
)
xt "8000,-22000,24250,-22000"
pts [
"8000,-22000"
"24250,-22000"
]
)
end &190
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18445,0
va (VaSet
)
xt "9000,-23000,12600,-22000"
st "clk_bco_i"
blo "9000,-22200"
tm "WireNameMgr"
)
)
on &137
)
*456 (Wire
uid 18446,0
shape (OrthoPolyLine
uid 18447,0
va (VaSet
vasetType 3
)
xt "8000,-21000,24250,-21000"
pts [
"8000,-21000"
"24250,-21000"
]
)
end &194
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18451,0
va (VaSet
)
xt "9000,-22000,11800,-21000"
st "bco_en"
blo "9000,-21200"
tm "WireNameMgr"
)
)
on &153
)
*457 (Wire
uid 18452,0
shape (OrthoPolyLine
uid 18453,0
va (VaSet
vasetType 3
)
xt "8000,-20000,24250,-20000"
pts [
"8000,-20000"
"24250,-20000"
]
)
end &192
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18457,0
va (VaSet
)
xt "9000,-21000,13100,-20000"
st "bco_inv_n"
blo "9000,-20200"
tm "WireNameMgr"
)
)
on &152
)
*458 (Wire
uid 18458,0
shape (OrthoPolyLine
uid 18459,0
va (VaSet
vasetType 3
)
xt "8000,-19000,24250,-19000"
pts [
"8000,-19000"
"24250,-19000"
]
)
end &193
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18463,0
va (VaSet
)
xt "9000,-20000,12100,-19000"
st "bco_inv"
blo "9000,-19200"
tm "WireNameMgr"
)
)
on &151
)
*459 (Wire
uid 18464,0
shape (OrthoPolyLine
uid 18465,0
va (VaSet
vasetType 3
)
xt "-41000,-19000,-31000,-19000"
pts [
"-41000,-19000"
"-31000,-19000"
]
)
start &200
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18470,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18471,0
va (VaSet
)
xt "-40000,-20000,-36400,-19000"
st "clk_bco_i"
blo "-40000,-19200"
tm "WireNameMgr"
)
)
on &137
)
*460 (Wire
uid 18478,0
shape (OrthoPolyLine
uid 18479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50000,-2000,-37000,-2000"
pts [
"-50000,-2000"
"-37000,-2000"
]
)
end &201
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18485,0
va (VaSet
)
xt "-49000,-3000,-43400,-2000"
st "reg_control_i"
blo "-49000,-2200"
tm "WireNameMgr"
)
)
on &19
)
*461 (Wire
uid 18651,0
shape (OrthoPolyLine
uid 18652,0
va (VaSet
vasetType 3
)
xt "-5000,-1000,5000,-1000"
pts [
"-5000,-1000"
"5000,-1000"
]
)
start &201
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18658,0
va (VaSet
)
xt "-4000,-2000,-1100,-1000"
st "dclk_en"
blo "-4000,-1200"
tm "WireNameMgr"
)
)
on &154
)
*462 (Wire
uid 18659,0
shape (OrthoPolyLine
uid 18660,0
va (VaSet
vasetType 3
)
xt "-5000,0,5000,0"
pts [
"-5000,0"
"5000,0"
]
)
start &201
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18666,0
va (VaSet
)
xt "-4000,-1000,-800,0"
st "dclk_inv"
blo "-4000,-200"
tm "WireNameMgr"
)
)
on &155
)
*463 (Wire
uid 18675,0
shape (OrthoPolyLine
uid 18676,0
va (VaSet
vasetType 3
)
xt "-5000,-6000,5000,-6000"
pts [
"-5000,-6000"
"5000,-6000"
]
)
start &201
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18682,0
va (VaSet
)
xt "-4000,-7000,-1200,-6000"
st "bco_en"
blo "-4000,-6200"
tm "WireNameMgr"
)
)
on &153
)
*464 (Wire
uid 18683,0
shape (OrthoPolyLine
uid 18684,0
va (VaSet
vasetType 3
)
xt "-5000,-3000,5000,-3000"
pts [
"-5000,-3000"
"5000,-3000"
]
)
start &201
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18690,0
va (VaSet
)
xt "-4000,-4000,-900,-3000"
st "bco_inv"
blo "-4000,-3200"
tm "WireNameMgr"
)
)
on &151
)
*465 (Wire
uid 18691,0
shape (OrthoPolyLine
uid 18692,0
va (VaSet
vasetType 3
)
xt "-5000,-4000,5000,-4000"
pts [
"-5000,-4000"
"5000,-4000"
]
)
start &201
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18698,0
va (VaSet
)
xt "-4000,-5000,100,-4000"
st "bco_inv_n"
blo "-4000,-4200"
tm "WireNameMgr"
)
)
on &152
)
*466 (Wire
uid 19336,0
shape (OrthoPolyLine
uid 19337,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,28000,47250,28000"
pts [
"37750,28000"
"47250,28000"
]
)
start &180
end &228
sat 32
eat 32
sty 1
sl "(PP_BCO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19343,0
va (VaSet
)
xt "39000,27000,47500,28000"
st "ibpp0_out(PP_BCO)"
blo "39000,27800"
tm "WireNameMgr"
)
)
on &205
)
*467 (Wire
uid 19558,0
shape (OrthoPolyLine
uid 19559,0
va (VaSet
vasetType 3
)
xt "110750,29000,118000,29000"
pts [
"110750,29000"
"118000,29000"
]
)
start &247
end &252
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19561,0
va (VaSet
)
xt "112000,28000,118200,29000"
st "ibepp1_clk_mo"
blo "112000,28800"
tm "WireNameMgr"
)
)
on &272
)
*468 (Wire
uid 19562,0
shape (OrthoPolyLine
uid 19563,0
va (VaSet
vasetType 3
)
xt "110750,28000,118000,28000"
pts [
"110750,28000"
"118000,28000"
]
)
start &246
end &244
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19565,0
va (VaSet
)
xt "112000,27000,118100,28000"
st "ibepp1_clk_po"
blo "112000,27800"
tm "WireNameMgr"
)
)
on &271
)
*469 (Wire
uid 19572,0
shape (OrthoPolyLine
uid 19573,0
va (VaSet
vasetType 3
)
xt "51750,49000,59000,49000"
pts [
"51750,49000"
"59000,49000"
]
)
start &237
end &235
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19575,0
va (VaSet
)
xt "52000,48000,58000,49000"
st "ibepp0_bc_po"
blo "52000,48800"
tm "WireNameMgr"
)
)
on &268
)
*470 (Wire
uid 19576,0
shape (OrthoPolyLine
uid 19577,0
va (VaSet
vasetType 3
)
xt "110750,49000,119000,49000"
pts [
"110750,49000"
"119000,49000"
]
)
start &255
end &253
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19579,0
va (VaSet
)
xt "112000,48000,118000,49000"
st "ibepp1_bc_po"
blo "112000,48800"
tm "WireNameMgr"
)
)
on &265
)
*471 (Wire
uid 19580,0
shape (OrthoPolyLine
uid 19581,0
va (VaSet
vasetType 3
)
xt "106750,-22000,113000,-22000"
pts [
"106750,-22000"
"113000,-22000"
]
)
start &210
end &208
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19583,0
va (VaSet
)
xt "108000,-23000,113000,-22000"
st "ibe_bco_po"
blo "108000,-22200"
tm "WireNameMgr"
)
)
on &264
)
*472 (Wire
uid 19584,0
shape (OrthoPolyLine
uid 19585,0
va (VaSet
vasetType 3
)
xt "37750,-22000,42250,-22000"
pts [
"37750,-22000"
"42250,-22000"
]
)
start &191
end &221
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19589,0
va (VaSet
)
xt "38000,-23000,41600,-22000"
st "ibstt_bco"
blo "38000,-22200"
tm "WireNameMgr"
)
)
on &273
)
*473 (Wire
uid 19590,0
shape (OrthoPolyLine
uid 19591,0
va (VaSet
vasetType 3
)
xt "106750,-21000,113000,-21000"
pts [
"106750,-21000"
"113000,-21000"
]
)
start &211
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19593,0
va (VaSet
)
xt "108000,-22000,113100,-21000"
st "ibe_bco_mo"
blo "108000,-21200"
tm "WireNameMgr"
)
)
on &266
)
*474 (Wire
uid 19594,0
shape (OrthoPolyLine
uid 19595,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,28000,106250,28000"
pts [
"96750,28000"
"106250,28000"
]
)
start &141
end &248
sat 32
eat 32
sty 1
sl "(PP_BCO)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19599,0
va (VaSet
)
xt "98000,27000,106500,28000"
st "ibpp1_out(PP_BCO)"
blo "98000,27800"
tm "WireNameMgr"
)
)
on &262
)
*475 (Wire
uid 19600,0
shape (OrthoPolyLine
uid 19601,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,49000,47250,49000"
pts [
"37750,49000"
"47250,49000"
]
)
start &168
end &239
es 0
sat 32
eat 32
sty 1
sl "(PP_DCLK)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19605,0
va (VaSet
)
xt "39000,48000,48000,49000"
st "ibpp0_out(PP_DCLK)"
blo "39000,48800"
tm "WireNameMgr"
)
)
on &205
)
*476 (Wire
uid 19606,0
shape (OrthoPolyLine
uid 19607,0
va (VaSet
vasetType 3
)
xt "96750,-22000,102250,-22000"
pts [
"96750,-22000"
"102250,-22000"
]
)
start &276
end &212
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19611,0
va (VaSet
)
xt "98000,-23000,101800,-22000"
st "ibstb_bco"
blo "98000,-22200"
tm "WireNameMgr"
)
)
on &285
)
*477 (Wire
uid 19612,0
shape (OrthoPolyLine
uid 19613,0
va (VaSet
vasetType 3
)
xt "51750,29000,59000,29000"
pts [
"51750,29000"
"59000,29000"
]
)
start &229
end &234
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19615,0
va (VaSet
)
xt "53000,28000,59200,29000"
st "ibepp0_clk_mo"
blo "53000,28800"
tm "WireNameMgr"
)
)
on &287
)
*478 (Wire
uid 19616,0
shape (OrthoPolyLine
uid 19617,0
va (VaSet
vasetType 3
)
xt "46750,-21000,53000,-21000"
pts [
"46750,-21000"
"53000,-21000"
]
)
start &220
end &225
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19619,0
va (VaSet
)
xt "48000,-22000,53400,-21000"
st "ibe_bcot_mo"
blo "48000,-21200"
tm "WireNameMgr"
)
)
on &263
)
*479 (Wire
uid 19620,0
shape (OrthoPolyLine
uid 19621,0
va (VaSet
vasetType 3
)
xt "110750,50000,119000,50000"
pts [
"110750,50000"
"119000,50000"
]
)
start &256
end &261
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19623,0
va (VaSet
)
xt "112000,49000,118100,50000"
st "ibepp1_bc_mo"
blo "112000,49800"
tm "WireNameMgr"
)
)
on &267
)
*480 (Wire
uid 19624,0
shape (OrthoPolyLine
uid 19625,0
va (VaSet
vasetType 3
)
xt "51750,50000,59000,50000"
pts [
"51750,50000"
"59000,50000"
]
)
start &238
end &243
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19627,0
va (VaSet
)
xt "52000,49000,58100,50000"
st "ibepp0_bc_mo"
blo "52000,49800"
tm "WireNameMgr"
)
)
on &269
)
*481 (Wire
uid 19628,0
shape (OrthoPolyLine
uid 19629,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,49000,106250,49000"
pts [
"96750,49000"
"106250,49000"
]
)
start &157
end &257
sat 32
eat 32
sty 1
sl "(PP_DCLK)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19633,0
va (VaSet
)
xt "98000,48000,107000,49000"
st "ibpp1_out(PP_DCLK)"
blo "98000,48800"
tm "WireNameMgr"
)
)
on &262
)
*482 (Wire
uid 19634,0
shape (OrthoPolyLine
uid 19635,0
va (VaSet
vasetType 3
)
xt "46750,-22000,53000,-22000"
pts [
"46750,-22000"
"53000,-22000"
]
)
start &219
end &217
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19637,0
va (VaSet
)
xt "48000,-23000,53300,-22000"
st "ibe_bcot_po"
blo "48000,-22200"
tm "WireNameMgr"
)
)
on &270
)
*483 (Wire
uid 19638,0
shape (OrthoPolyLine
uid 19639,0
va (VaSet
vasetType 3
)
xt "51750,28000,59000,28000"
pts [
"51750,28000"
"59000,28000"
]
)
start &230
end &226
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19641,0
va (VaSet
)
xt "53000,27000,59100,28000"
st "ibepp0_clk_po"
blo "53000,27800"
tm "WireNameMgr"
)
)
on &286
)
*484 (Wire
uid 19709,0
shape (OrthoPolyLine
uid 19710,0
va (VaSet
vasetType 3
)
xt "80000,-17000,83250,-17000"
pts [
"80000,-17000"
"83250,-17000"
]
)
end &280
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19714,0
va (VaSet
)
xt "81000,-18000,82100,-17000"
st "LO"
blo "81000,-17200"
tm "WireNameMgr"
)
)
on &26
)
*485 (Wire
uid 19715,0
shape (OrthoPolyLine
uid 19716,0
va (VaSet
vasetType 3
)
xt "66000,-22000,83250,-22000"
pts [
"66000,-22000"
"83250,-22000"
]
)
end &275
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19720,0
va (VaSet
)
xt "67000,-23000,70600,-22000"
st "clk_bco_i"
blo "67000,-22200"
tm "WireNameMgr"
)
)
on &137
)
*486 (Wire
uid 19721,0
shape (OrthoPolyLine
uid 19722,0
va (VaSet
vasetType 3
)
xt "66000,-19000,83250,-19000"
pts [
"66000,-19000"
"83250,-19000"
]
)
end &278
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19726,0
va (VaSet
)
xt "67000,-20000,70100,-19000"
st "bco_inv"
blo "67000,-19200"
tm "WireNameMgr"
)
)
on &151
)
*487 (Wire
uid 19733,0
shape (OrthoPolyLine
uid 19734,0
va (VaSet
vasetType 3
)
xt "66000,-20000,83250,-20000"
pts [
"66000,-20000"
"83250,-20000"
]
)
end &277
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19738,0
va (VaSet
)
xt "67000,-21000,71100,-20000"
st "bco_inv_n"
blo "67000,-20200"
tm "WireNameMgr"
)
)
on &152
)
*488 (Wire
uid 19739,0
shape (OrthoPolyLine
uid 19740,0
va (VaSet
vasetType 3
)
xt "80000,-18000,83250,-18000"
pts [
"80000,-18000"
"83250,-18000"
]
)
end &281
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19744,0
va (VaSet
)
xt "81000,-19000,82000,-18000"
st "rst"
blo "81000,-18200"
tm "WireNameMgr"
)
)
on &20
)
*489 (Wire
uid 19745,0
shape (OrthoPolyLine
uid 19746,0
va (VaSet
vasetType 3
)
xt "66000,-21000,83250,-21000"
pts [
"66000,-21000"
"83250,-21000"
]
)
end &279
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19750,0
va (VaSet
)
xt "67000,-22000,69800,-21000"
st "bco_en"
blo "67000,-21200"
tm "WireNameMgr"
)
)
on &153
)
*490 (Wire
uid 20111,0
shape (OrthoPolyLine
uid 20112,0
va (VaSet
vasetType 3
)
xt "-41000,33000,-31000,33000"
pts [
"-41000,33000"
"-31000,33000"
]
)
end &288
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20118,0
va (VaSet
)
xt "-40000,32000,-36800,33000"
st "dclk_inv"
blo "-40000,32800"
tm "WireNameMgr"
)
)
on &155
)
*491 (Wire
uid 20119,0
shape (OrthoPolyLine
uid 20120,0
va (VaSet
vasetType 3
)
xt "-41000,31000,-31000,31000"
pts [
"-41000,31000"
"-31000,31000"
]
)
start &293
end &288
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20126,0
va (VaSet
)
xt "-40000,30000,-35400,31000"
st "strobe40_i"
blo "-40000,30800"
tm "WireNameMgr"
)
)
on &292
)
*492 (Wire
uid 20131,0
shape (OrthoPolyLine
uid 20132,0
va (VaSet
vasetType 3
)
xt "-41000,32000,-31000,32000"
pts [
"-41000,32000"
"-31000,32000"
]
)
end &288
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20138,0
va (VaSet
)
xt "-40000,31000,-34500,32000"
st "dclk_mode40"
blo "-40000,31800"
tm "WireNameMgr"
)
)
on &294
)
*493 (Wire
uid 20149,0
shape (OrthoPolyLine
uid 20150,0
va (VaSet
vasetType 3
)
xt "-5000,2000,5000,2000"
pts [
"-5000,2000"
"5000,2000"
]
)
start &201
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20156,0
va (VaSet
)
xt "-4000,1000,1500,2000"
st "dclk_mode40"
blo "-4000,1800"
tm "WireNameMgr"
)
)
on &294
)
*494 (Wire
uid 20161,0
shape (OrthoPolyLine
uid 20162,0
va (VaSet
vasetType 3
)
xt "-6000,32000,5000,32000"
pts [
"-6000,32000"
"5000,32000"
]
)
start &288
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20168,0
va (VaSet
)
xt "-5000,31000,300,32000"
st "dclk_ddr_d1"
blo "-5000,31800"
tm "WireNameMgr"
)
)
on &295
)
*495 (Wire
uid 20171,0
shape (OrthoPolyLine
uid 20172,0
va (VaSet
vasetType 3
)
xt "-6000,33000,5000,33000"
pts [
"-6000,33000"
"5000,33000"
]
)
start &288
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20178,0
va (VaSet
)
xt "-5000,32000,300,33000"
st "dclk_ddr_d2"
blo "-5000,32800"
tm "WireNameMgr"
)
)
on &296
)
*496 (Wire
uid 20181,0
shape (OrthoPolyLine
uid 20182,0
va (VaSet
vasetType 3
)
xt "8000,51000,24250,51000"
pts [
"8000,51000"
"24250,51000"
]
)
end &172
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20188,0
va (VaSet
)
xt "9000,50000,14300,51000"
st "dclk_ddr_d2"
blo "9000,50800"
tm "WireNameMgr"
)
)
on &296
)
*497 (Wire
uid 20189,0
shape (OrthoPolyLine
uid 20190,0
va (VaSet
vasetType 3
)
xt "8000,50000,24250,50000"
pts [
"8000,50000"
"24250,50000"
]
)
end &171
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20196,0
va (VaSet
)
xt "9000,49000,14300,50000"
st "dclk_ddr_d1"
blo "9000,49800"
tm "WireNameMgr"
)
)
on &295
)
*498 (Wire
uid 20197,0
shape (OrthoPolyLine
uid 20198,0
va (VaSet
vasetType 3
)
xt "66000,49000,83250,49000"
pts [
"66000,49000"
"83250,49000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20204,0
va (VaSet
)
xt "67000,48000,69900,49000"
st "dclk_en"
blo "67000,48800"
tm "WireNameMgr"
)
)
on &154
)
*499 (Wire
uid 20205,0
shape (OrthoPolyLine
uid 20206,0
va (VaSet
vasetType 3
)
xt "66000,48000,83250,48000"
pts [
"66000,48000"
"83250,48000"
]
)
end &158
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20212,0
va (VaSet
)
xt "67000,47000,68000,48000"
st "clk"
blo "67000,47800"
tm "WireNameMgr"
)
)
on &18
)
*500 (Wire
uid 20213,0
shape (OrthoPolyLine
uid 20214,0
va (VaSet
vasetType 3
)
xt "66000,51000,83250,51000"
pts [
"66000,51000"
"83250,51000"
]
)
end &161
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20220,0
va (VaSet
)
xt "67000,50000,72300,51000"
st "dclk_ddr_d2"
blo "67000,50800"
tm "WireNameMgr"
)
)
on &296
)
*501 (Wire
uid 20221,0
shape (OrthoPolyLine
uid 20222,0
va (VaSet
vasetType 3
)
xt "66000,50000,83250,50000"
pts [
"66000,50000"
"83250,50000"
]
)
end &160
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20228,0
va (VaSet
)
xt "67000,49000,72300,50000"
st "dclk_ddr_d1"
blo "67000,49800"
tm "WireNameMgr"
)
)
on &295
)
*502 (Wire
uid 22026,0
shape (OrthoPolyLine
uid 22027,0
va (VaSet
vasetType 3
)
xt "8000,-29000,24250,-29000"
pts [
"8000,-29000"
"24250,-29000"
]
)
end &335
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22031,0
va (VaSet
)
xt "9000,-30000,11200,-29000"
st "com_i"
blo "9000,-29200"
tm "WireNameMgr"
)
)
on &369
)
*503 (Wire
uid 22032,0
shape (OrthoPolyLine
uid 22033,0
va (VaSet
vasetType 3
)
xt "37750,-10000,53000,-10000"
pts [
"37750,-10000"
"53000,-10000"
]
)
start &319
end &325
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22035,0
va (VaSet
)
xt "48000,-11000,52700,-10000"
st "ibstt_l1r_o"
blo "48000,-10200"
tm "WireNameMgr"
)
)
on &346
)
*504 (Wire
uid 22036,0
shape (OrthoPolyLine
uid 22037,0
va (VaSet
vasetType 3
)
xt "37750,-1000,53000,-1000"
pts [
"37750,-1000"
"53000,-1000"
]
)
start &303
end &311
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22039,0
va (VaSet
)
xt "39000,-2000,44700,-1000"
st "ibstt_noise_o"
blo "39000,-1200"
tm "WireNameMgr"
)
)
on &342
)
*505 (Wire
uid 22040,0
shape (OrthoPolyLine
uid 22041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,1000,24250,1000"
pts [
"8000,1000"
"24250,1000"
]
)
end &306
es 0
sat 16
eat 32
sty 1
sl "(CTL_COM_NOISE_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22045,0
va (VaSet
)
xt "9000,0,23900,1000"
st "reg_control_i(CTL_COM_NOISE_EN)"
blo "9000,800"
tm "WireNameMgr"
)
)
on &19
)
*506 (Wire
uid 22046,0
shape (OrthoPolyLine
uid 22047,0
va (VaSet
vasetType 3
)
xt "8000,-9000,24250,-9000"
pts [
"8000,-9000"
"24250,-9000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22051,0
va (VaSet
)
xt "9000,-10000,11200,-9000"
st "com_i"
blo "9000,-9200"
tm "WireNameMgr"
)
)
on &369
)
*507 (Wire
uid 22052,0
shape (OrthoPolyLine
uid 22053,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-30000,24250,-30000"
pts [
"8000,-30000"
"24250,-30000"
]
)
end &331
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22057,0
va (VaSet
)
xt "9000,-31000,19100,-30000"
st "reg_com_enable_i(15:14)"
blo "9000,-30200"
tm "WireNameMgr"
)
)
on &17
)
*508 (Wire
uid 22058,0
shape (OrthoPolyLine
uid 22059,0
va (VaSet
vasetType 3
)
xt "21000,-27000,24250,-27000"
pts [
"21000,-27000"
"24250,-27000"
]
)
end &329
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22063,0
va (VaSet
)
xt "22000,-28000,23100,-27000"
st "LO"
blo "22000,-27200"
tm "WireNameMgr"
)
)
on &26
)
*509 (Wire
uid 22064,0
shape (OrthoPolyLine
uid 22065,0
va (VaSet
vasetType 3
)
xt "21000,-33000,24250,-33000"
pts [
"21000,-33000"
"24250,-33000"
]
)
end &327
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22069,0
va (VaSet
)
xt "22000,-34000,23000,-33000"
st "clk"
blo "22000,-33200"
tm "WireNameMgr"
)
)
on &18
)
*510 (Wire
uid 22070,0
shape (OrthoPolyLine
uid 22071,0
va (VaSet
vasetType 3
)
xt "8000,0,24250,0"
pts [
"8000,0"
"24250,0"
]
)
end &307
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22075,0
va (VaSet
)
xt "9000,-1000,11200,0"
st "com_i"
blo "9000,-200"
tm "WireNameMgr"
)
)
on &369
)
*511 (Wire
uid 22076,0
shape (OrthoPolyLine
uid 22077,0
va (VaSet
vasetType 3
)
xt "37750,-30000,53000,-30000"
pts [
"37750,-30000"
"53000,-30000"
]
)
start &333
end &339
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22079,0
va (VaSet
)
xt "48000,-31000,53200,-30000"
st "ibstt_com_o"
blo "48000,-30200"
tm "WireNameMgr"
)
)
on &343
)
*512 (Wire
uid 22080,0
shape (OrthoPolyLine
uid 22081,0
va (VaSet
vasetType 3
)
xt "21000,-13000,24250,-13000"
pts [
"21000,-13000"
"24250,-13000"
]
)
end &313
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22085,0
va (VaSet
)
xt "22000,-14000,23000,-13000"
st "clk"
blo "22000,-13200"
tm "WireNameMgr"
)
)
on &18
)
*513 (Wire
uid 22086,0
shape (OrthoPolyLine
uid 22087,0
va (VaSet
vasetType 3
)
xt "21000,-3000,24250,-3000"
pts [
"21000,-3000"
"24250,-3000"
]
)
end &300
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22091,0
va (VaSet
)
xt "22000,-4000,23000,-3000"
st "rst"
blo "22000,-3200"
tm "WireNameMgr"
)
)
on &20
)
*514 (Wire
uid 22092,0
shape (OrthoPolyLine
uid 22093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-10000,24250,-10000"
pts [
"8000,-10000"
"24250,-10000"
]
)
end &317
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22097,0
va (VaSet
)
xt "9000,-11000,19100,-10000"
st "reg_com_enable_i(15:14)"
blo "9000,-10200"
tm "WireNameMgr"
)
)
on &17
)
*515 (Wire
uid 22098,0
shape (OrthoPolyLine
uid 22099,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-28000,24250,-28000"
pts [
"8000,-28000"
"24250,-28000"
]
)
end &334
es 0
sat 16
eat 32
sty 1
sl "(B_ST_COM_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22103,0
va (VaSet
)
xt "9000,-29000,23100,-28000"
st "reg_com_enable_i(B_ST_COM_EN)"
blo "9000,-28200"
tm "WireNameMgr"
)
)
on &17
)
*516 (Wire
uid 22104,0
shape (OrthoPolyLine
uid 22105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-8000,24250,-8000"
pts [
"8000,-8000"
"24250,-8000"
]
)
end &320
es 0
sat 16
eat 32
sty 1
sl "(B_COM_ST_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22109,0
va (VaSet
)
xt "9000,-9000,23500,-8000"
st "reg_com_enable_i(B_COM_ST_L1R)"
blo "9000,-8200"
tm "WireNameMgr"
)
)
on &17
)
*517 (Wire
uid 22110,0
shape (OrthoPolyLine
uid 22111,0
va (VaSet
vasetType 3
)
xt "21000,2000,24250,2000"
pts [
"21000,2000"
"24250,2000"
]
)
end &304
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22115,0
va (VaSet
)
xt "22000,1000,23100,2000"
st "LO"
blo "22000,1800"
tm "WireNameMgr"
)
)
on &26
)
*518 (Wire
uid 22116,0
shape (OrthoPolyLine
uid 22117,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-1000,24250,-1000"
pts [
"8000,-1000"
"24250,-1000"
]
)
end &302
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22121,0
va (VaSet
)
xt "9000,-2000,19100,-1000"
st "reg_com_enable_i(15:14)"
blo "9000,-1200"
tm "WireNameMgr"
)
)
on &17
)
*519 (Wire
uid 22122,0
shape (OrthoPolyLine
uid 22123,0
va (VaSet
vasetType 3
)
xt "21000,-32000,24250,-32000"
pts [
"21000,-32000"
"24250,-32000"
]
)
end &330
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22127,0
va (VaSet
)
xt "22000,-33000,23000,-32000"
st "rst"
blo "22000,-32200"
tm "WireNameMgr"
)
)
on &20
)
*520 (Wire
uid 22140,0
shape (OrthoPolyLine
uid 22141,0
va (VaSet
vasetType 3
)
xt "21000,-7000,24250,-7000"
pts [
"21000,-7000"
"24250,-7000"
]
)
end &315
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22145,0
va (VaSet
)
xt "22000,-8000,23100,-7000"
st "LO"
blo "22000,-7200"
tm "WireNameMgr"
)
)
on &26
)
*521 (Wire
uid 22146,0
shape (OrthoPolyLine
uid 22147,0
va (VaSet
vasetType 3
)
xt "21000,-4000,24250,-4000"
pts [
"21000,-4000"
"24250,-4000"
]
)
end &301
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22151,0
va (VaSet
)
xt "22000,-5000,23000,-4000"
st "clk"
blo "22000,-4200"
tm "WireNameMgr"
)
)
on &18
)
*522 (Wire
uid 22152,0
shape (OrthoPolyLine
uid 22153,0
va (VaSet
vasetType 3
)
xt "21000,-12000,24250,-12000"
pts [
"21000,-12000"
"24250,-12000"
]
)
end &316
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22157,0
va (VaSet
)
xt "22000,-13000,23000,-12000"
st "rst"
blo "22000,-12200"
tm "WireNameMgr"
)
)
on &20
)
*523 (Wire
uid 22230,0
shape (OrthoPolyLine
uid 22231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-2000,24250,-2000"
pts [
"8000,-2000"
"24250,-2000"
]
)
end &299
sat 16
eat 32
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22237,0
va (VaSet
)
xt "9000,-3000,18900,-2000"
st "outsigs_i(OS_STT_NOS)"
blo "9000,-2200"
tm "WireNameMgr"
)
)
on &344
)
*524 (Wire
uid 22240,0
shape (OrthoPolyLine
uid 22241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-31000,24250,-31000"
pts [
"8000,-31000"
"24250,-31000"
]
)
end &332
es 0
sat 16
eat 32
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22247,0
va (VaSet
)
xt "9000,-32000,19000,-31000"
st "outsigs_i(OS_STT_COM)"
blo "9000,-31200"
tm "WireNameMgr"
)
)
on &344
)
*525 (Wire
uid 22250,0
shape (OrthoPolyLine
uid 22251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-2000,83250,-2000"
pts [
"66000,-2000"
"83250,-2000"
]
)
end &41
sat 16
eat 32
sty 1
sl "(OS_STB_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22257,0
va (VaSet
)
xt "67000,-3000,77100,-2000"
st "outsigs_i(OS_STB_NOS)"
blo "67000,-2200"
tm "WireNameMgr"
)
)
on &344
)
*526 (Wire
uid 22258,0
shape (OrthoPolyLine
uid 22259,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-31000,83250,-31000"
pts [
"66000,-31000"
"83250,-31000"
]
)
end &124
es 0
sat 16
eat 32
sty 1
sl "(OS_STB_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22265,0
va (VaSet
)
xt "67000,-32000,77200,-31000"
st "outsigs_i(OS_STB_COM)"
blo "67000,-31200"
tm "WireNameMgr"
)
)
on &344
)
*527 (Wire
uid 22400,0
shape (OrthoPolyLine
uid 22401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,-11000,24250,-11000"
pts [
"8000,-11000"
"24250,-11000"
]
)
end &318
es 0
sat 16
eat 32
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22407,0
va (VaSet
)
xt "9000,-12000,18700,-11000"
st "outsigs_i(OS_STT_L1R)"
blo "9000,-11200"
tm "WireNameMgr"
)
)
on &344
)
*528 (Wire
uid 22514,0
shape (OrthoPolyLine
uid 22515,0
va (VaSet
vasetType 3
)
xt "96750,-10000,113000,-10000"
pts [
"96750,-10000"
"113000,-10000"
]
)
start &354
end &360
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22517,0
va (VaSet
)
xt "101000,-11000,105900,-10000"
st "ibstb_l1r_o"
blo "101000,-10200"
tm "WireNameMgr"
)
)
on &361
)
*529 (Wire
uid 22518,0
shape (OrthoPolyLine
uid 22519,0
va (VaSet
vasetType 3
)
xt "66000,-9000,83250,-9000"
pts [
"66000,-9000"
"83250,-9000"
]
)
end &356
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22523,0
va (VaSet
)
xt "67000,-10000,69200,-9000"
st "com_i"
blo "67000,-9200"
tm "WireNameMgr"
)
)
on &369
)
*530 (Wire
uid 22524,0
shape (OrthoPolyLine
uid 22525,0
va (VaSet
vasetType 3
)
xt "80000,-13000,83250,-13000"
pts [
"80000,-13000"
"83250,-13000"
]
)
end &348
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22529,0
va (VaSet
)
xt "81000,-14000,82000,-13000"
st "clk"
blo "81000,-13200"
tm "WireNameMgr"
)
)
on &18
)
*531 (Wire
uid 22530,0
shape (OrthoPolyLine
uid 22531,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-10000,83250,-10000"
pts [
"66000,-10000"
"83250,-10000"
]
)
end &352
sat 16
eat 32
sty 1
sl "(15 DOWNTO 14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22535,0
va (VaSet
)
xt "67000,-11000,77100,-10000"
st "reg_com_enable_i(15:14)"
blo "67000,-10200"
tm "WireNameMgr"
)
)
on &17
)
*532 (Wire
uid 22536,0
shape (OrthoPolyLine
uid 22537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-8000,83250,-8000"
pts [
"66000,-8000"
"83250,-8000"
]
)
end &355
es 0
sat 16
eat 32
sty 1
sl "(B_COM_ST_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22541,0
va (VaSet
)
xt "67000,-9000,81500,-8000"
st "reg_com_enable_i(B_COM_ST_L1R)"
blo "67000,-8200"
tm "WireNameMgr"
)
)
on &17
)
*533 (Wire
uid 22548,0
shape (OrthoPolyLine
uid 22549,0
va (VaSet
vasetType 3
)
xt "80000,-7000,83250,-7000"
pts [
"80000,-7000"
"83250,-7000"
]
)
end &350
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22553,0
va (VaSet
)
xt "81000,-8000,82100,-7000"
st "LO"
blo "81000,-7200"
tm "WireNameMgr"
)
)
on &26
)
*534 (Wire
uid 22554,0
shape (OrthoPolyLine
uid 22555,0
va (VaSet
vasetType 3
)
xt "80000,-12000,83250,-12000"
pts [
"80000,-12000"
"83250,-12000"
]
)
end &351
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22559,0
va (VaSet
)
xt "81000,-13000,82000,-12000"
st "rst"
blo "81000,-12200"
tm "WireNameMgr"
)
)
on &20
)
*535 (Wire
uid 22560,0
shape (OrthoPolyLine
uid 22561,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-11000,83250,-11000"
pts [
"66000,-11000"
"83250,-11000"
]
)
end &353
sat 16
eat 32
sty 1
sl "(OS_STB_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22565,0
va (VaSet
)
xt "67000,-12000,76900,-11000"
st "outsigs_i(OS_STB_L1R)"
blo "67000,-11200"
tm "WireNameMgr"
)
)
on &344
)
*536 (Wire
uid 22584,0
shape (OrthoPolyLine
uid 22585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,17000,24250,17000"
pts [
"8000,17000"
"24250,17000"
]
)
end &59
es 0
sat 16
eat 32
sty 1
sl "(OS_ID0_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22591,0
va (VaSet
)
xt "9000,16000,18900,17000"
st "outsigs_i(OS_ID0_COM)"
blo "9000,16800"
tm "WireNameMgr"
)
)
on &344
)
*537 (Wire
uid 22651,0
shape (OrthoPolyLine
uid 22652,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,38000,24250,38000"
pts [
"8000,38000"
"24250,38000"
]
)
end &72
es 0
sat 16
eat 32
sty 1
sl "(OS_ID0_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22656,0
va (VaSet
)
xt "9000,37000,18600,38000"
st "outsigs_i(OS_ID0_L1R)"
blo "9000,37800"
tm "WireNameMgr"
)
)
on &344
)
*538 (Wire
uid 22818,0
shape (OrthoPolyLine
uid 22819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,17000,83250,17000"
pts [
"66000,17000"
"83250,17000"
]
)
end &98
sat 16
eat 32
sty 1
sl "(OS_ID1_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22825,0
va (VaSet
)
xt "67000,16000,76900,17000"
st "outsigs_i(OS_ID1_COM)"
blo "67000,16800"
tm "WireNameMgr"
)
)
on &344
)
*539 (Wire
uid 22826,0
shape (OrthoPolyLine
uid 22827,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8000,60000,24250,60000"
pts [
"8000,60000"
"24250,60000"
]
)
end &85
es 0
sat 16
eat 32
sty 1
sl "(OS_ID0_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22833,0
va (VaSet
)
xt "9000,59000,18600,60000"
st "outsigs_i(OS_ID0_RST)"
blo "9000,59800"
tm "WireNameMgr"
)
)
on &344
)
*540 (Wire
uid 22834,0
shape (OrthoPolyLine
uid 22835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,59000,83250,59000"
pts [
"66000,59000"
"83250,59000"
]
)
end &28
es 0
sat 16
eat 32
sty 1
sl "(OS_ID1_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22841,0
va (VaSet
)
xt "67000,58000,76600,59000"
st "outsigs_i(OS_ID1_RST)"
blo "67000,58800"
tm "WireNameMgr"
)
)
on &344
)
*541 (Wire
uid 23612,0
shape (OrthoPolyLine
uid 23613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,38000,83250,38000"
pts [
"66000,38000"
"83250,38000"
]
)
end &111
es 0
sat 16
eat 32
sty 1
sl "(OS_ID1_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23619,0
va (VaSet
)
xt "67000,37000,76600,38000"
st "outsigs_i(OS_ID1_L1R)"
blo "67000,37800"
tm "WireNameMgr"
)
)
on &344
)
*542 (Wire
uid 23994,0
shape (OrthoPolyLine
uid 23995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41000,-17000,-31000,-17000"
pts [
"-41000,-17000"
"-31000,-17000"
]
)
start &362
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24001,0
va (VaSet
)
xt "-40000,-18000,-36600,-17000"
st "outsigs_i"
blo "-40000,-17200"
tm "WireNameMgr"
)
)
on &344
)
*543 (Wire
uid 24722,0
shape (OrthoPolyLine
uid 24723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-28000,51000,-28000"
pts [
"37750,-28000"
"51000,-28000"
]
)
start &328
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24729,0
va (VaSet
)
xt "39000,-29000,51300,-28000"
st "dbg_outsigs_o(OS_STT_COM)"
blo "39000,-28200"
tm "WireNameMgr"
)
)
on &363
)
*544 (Wire
uid 24732,0
shape (OrthoPolyLine
uid 24733,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-8000,51000,-8000"
pts [
"37750,-8000"
"51000,-8000"
]
)
start &314
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24739,0
va (VaSet
)
xt "39000,-9000,51000,-8000"
st "dbg_outsigs_o(OS_STT_L1R)"
blo "39000,-8200"
tm "WireNameMgr"
)
)
on &363
)
*545 (Wire
uid 24740,0
shape (OrthoPolyLine
uid 24741,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,1000,51000,1000"
pts [
"37750,1000"
"51000,1000"
]
)
start &305
sat 32
eat 16
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24747,0
va (VaSet
)
xt "39000,0,51200,1000"
st "dbg_outsigs_o(OS_STT_NOS)"
blo "39000,800"
tm "WireNameMgr"
)
)
on &363
)
*546 (Wire
uid 24750,0
shape (OrthoPolyLine
uid 24751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,-28000,111000,-28000"
pts [
"96750,-28000"
"111000,-28000"
]
)
start &120
es 0
sat 32
eat 16
sty 1
sl "(OS_STB_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24757,0
va (VaSet
)
xt "98000,-29000,110500,-28000"
st "dbg_outsigs_o(OS_STB_COM)"
blo "98000,-28200"
tm "WireNameMgr"
)
)
on &363
)
*547 (Wire
uid 24758,0
shape (OrthoPolyLine
uid 24759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,-8000,111000,-8000"
pts [
"96750,-8000"
"111000,-8000"
]
)
start &349
sat 32
eat 16
sty 1
sl "(OS_STB_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24765,0
va (VaSet
)
xt "98000,-9000,110200,-8000"
st "dbg_outsigs_o(OS_STB_L1R)"
blo "98000,-8200"
tm "WireNameMgr"
)
)
on &363
)
*548 (Wire
uid 24766,0
shape (OrthoPolyLine
uid 24767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,1000,111000,1000"
pts [
"96750,1000"
"111000,1000"
]
)
start &47
sat 32
eat 16
sty 1
sl "(OS_STB_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24773,0
va (VaSet
)
xt "98000,0,110400,1000"
st "dbg_outsigs_o(OS_STB_NOS)"
blo "98000,800"
tm "WireNameMgr"
)
)
on &363
)
*549 (Wire
uid 24774,0
shape (OrthoPolyLine
uid 24775,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,20000,55000,20000"
pts [
"37750,20000"
"55000,20000"
]
)
start &55
es 0
sat 32
eat 16
sty 1
sl "(OS_ID0_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24781,0
va (VaSet
)
xt "39000,19000,51200,20000"
st "dbg_outsigs_o(OS_ID0_COM)"
blo "39000,19800"
tm "WireNameMgr"
)
)
on &363
)
*550 (Wire
uid 24782,0
shape (OrthoPolyLine
uid 24783,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,41000,51000,41000"
pts [
"37750,41000"
"51000,41000"
]
)
start &68
es 0
sat 32
eat 16
sty 1
sl "(OS_ID0_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24789,0
va (VaSet
)
xt "39000,40000,50900,41000"
st "dbg_outsigs_o(OS_ID0_L1R)"
blo "39000,40800"
tm "WireNameMgr"
)
)
on &363
)
*551 (Wire
uid 24790,0
shape (OrthoPolyLine
uid 24791,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,63000,55250,63000"
pts [
"37750,63000"
"55250,63000"
]
)
start &81
es 0
sat 32
eat 16
sty 1
sl "(OS_ID0_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24797,0
va (VaSet
)
xt "39000,62000,50900,63000"
st "dbg_outsigs_o(OS_ID0_RST)"
blo "39000,62800"
tm "WireNameMgr"
)
)
on &363
)
*552 (Wire
uid 24798,0
shape (OrthoPolyLine
uid 24799,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,62000,109000,62000"
pts [
"96750,62000"
"109000,62000"
]
)
start &34
es 0
sat 32
eat 16
sty 1
sl "(OS_ID1_RST)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24805,0
va (VaSet
)
xt "98000,61000,109900,62000"
st "dbg_outsigs_o(OS_ID1_RST)"
blo "98000,61800"
tm "WireNameMgr"
)
)
on &363
)
*553 (Wire
uid 24806,0
shape (OrthoPolyLine
uid 24807,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,20000,116250,20000"
pts [
"96750,20000"
"116250,20000"
]
)
start &94
sat 32
eat 16
sty 1
sl "(OS_ID1_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24813,0
va (VaSet
)
xt "98000,19000,110200,20000"
st "dbg_outsigs_o(OS_ID1_COM)"
blo "98000,19800"
tm "WireNameMgr"
)
)
on &363
)
*554 (Wire
uid 24814,0
shape (OrthoPolyLine
uid 24815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-41000,-16000,-31000,-16000"
pts [
"-41000,-16000"
"-31000,-16000"
]
)
end &364
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24821,0
va (VaSet
)
xt "-40000,-17000,-33800,-16000"
st "dbg_outsigs_o"
blo "-40000,-16200"
tm "WireNameMgr"
)
)
on &363
)
*555 (Wire
uid 25210,0
shape (OrthoPolyLine
uid 25211,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-23000,17000,-1750,17000"
pts [
"-23000,17000"
"-1750,17000"
]
)
start &365
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25217,0
va (VaSet
)
xt "-22000,16000,-15800,17000"
st "dbg_outsigs_o"
blo "-22000,16800"
tm "WireNameMgr"
)
)
on &363
)
*556 (Wire
uid 25603,0
shape (OrthoPolyLine
uid 25604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "96750,41000,110000,41000"
pts [
"96750,41000"
"110000,41000"
]
)
start &107
sat 32
eat 16
sty 1
sl "(OS_ID1_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25610,0
va (VaSet
)
xt "98000,40000,109900,41000"
st "dbg_outsigs_o(OS_ID1_L1R)"
blo "98000,40800"
tm "WireNameMgr"
)
)
on &363
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *557 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*558 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "-57000,53100,-50500,54000"
st "Package List"
blo "-57000,53800"
)
*559 (MLText
uid 44,0
va (VaSet
)
xt "-57000,54000,-44900,65000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_hsio_globals.all;

library unisim;
use unisim.VCOMPONENTS.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*560 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*561 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*562 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*563 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*564 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*565 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*566 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,1,1604,1155"
viewArea "-74179,42969,-27683,76004"
cachedDiagramExtent "-57000,-34000,128100,87400"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 26739,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*567 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*568 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*569 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*570 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*571 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*572 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*573 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*574 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*575 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*576 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*577 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*578 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*579 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*580 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*581 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*582 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*583 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*584 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*585 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*586 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*587 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "-27000,50600,-21500,51600"
st "Declarations"
blo "-27000,51400"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-27000,51600,-24600,52600"
st "Ports:"
blo "-27000,52400"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-27000,51600,-23300,52600"
st "Pre User:"
blo "-27000,52400"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-27000,50600,-27000,50600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-27000,52600,-19800,53600"
st "Diagram Signals:"
blo "-27000,53400"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "-27000,51600,-22300,52600"
st "Post User:"
blo "-27000,52400"
)
postUserText (MLText
uid 8,0
va (VaSet
font "charter,10,0"
)
xt "-25000,52600,-400,58600"
st "attribute KEEP : string;
attribute KEEP of reg_control_i : signal is \"true\";
attribute KEEP of reg_com_enable_i : signal is \"true\";
--attribute KEEP of dbg_sig_o : signal is \"true\";
--attribute KEEP of sink_sig_o : signal is \"true\";"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 273,0
usingSuid 1
emptyRow *588 (LEmptyRow
)
uid 54,0
optionalChildren [
*589 (RefLabelRowHdr
)
*590 (TitleRowHdr
)
*591 (FilterRowHdr
)
*592 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*593 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*594 (GroupColHdr
tm "GroupColHdrMgr"
)
*595 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*596 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*597 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*598 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*599 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*600 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*601 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg_com_enable_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 2,0
)
)
uid 1997,0
)
*602 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 23,0
)
)
uid 2039,0
)
*603 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg_control_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 36,0
)
)
uid 2065,0
)
*604 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 40,0
)
)
uid 2073,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 30
suid 138,0
)
)
uid 5057,0
)
*606 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_bco_i"
t "std_logic"
o 2
suid 192,0
)
)
uid 14890,0
)
*607 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp1_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 200,0
)
)
uid 17195,0
)
*608 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibpp0_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 201,0
)
)
uid 17197,0
)
*609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_inv"
t "std_logic"
o 32
suid 210,0
)
)
uid 17894,0
)
*610 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_inv_n"
t "std_logic"
o 33
suid 211,0
)
)
uid 17896,0
)
*611 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_en"
t "std_logic"
o 31
suid 212,0
)
)
uid 17898,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_en"
t "std_logic"
o 36
suid 214,0
)
)
uid 18158,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_inv"
t "std_logic"
o 37
suid 215,0
)
)
uid 18160,0
)
*614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 39
suid 221,0
)
)
uid 19346,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_out"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 40
suid 223,0
)
)
uid 19755,0
)
*616 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 12
suid 224,0
)
)
uid 19757,0
)
*617 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 11
suid 225,0
)
)
uid 19759,0
)
*618 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 19
suid 227,0
)
)
uid 19761,0
)
*619 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 10
suid 228,0
)
)
uid 19763,0
)
*620 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 18
suid 229,0
)
)
uid 19765,0
)
*621 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 15
suid 230,0
)
)
uid 19767,0
)
*622 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 14
suid 231,0
)
)
uid 19769,0
)
*623 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 13
suid 232,0
)
)
uid 19771,0
)
*624 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 21
suid 233,0
)
)
uid 19773,0
)
*625 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 20
suid 234,0
)
)
uid 19775,0
)
*626 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibstt_bco"
t "std_logic"
o 42
suid 236,0
)
)
uid 19779,0
)
*627 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibstb_bco"
t "std_logic"
o 41
suid 237,0
)
)
uid 19781,0
)
*628 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 17
suid 238,0
)
)
uid 19787,0
)
*629 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 16
suid 239,0
)
)
uid 19789,0
)
*630 (LeafLogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 8
suid 241,0
)
)
uid 20157,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_mode40"
t "std_logic"
o 38
suid 242,0
)
)
uid 20159,0
)
*632 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_ddr_d1"
t "std_logic"
o 34
suid 243,0
)
)
uid 20229,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_ddr_d2"
t "std_logic"
o 35
suid 244,0
)
)
uid 20231,0
)
*634 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibstb_noise_o"
t "std_logic"
o 26
suid 248,0
)
)
uid 22182,0
)
*635 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibstb_com_o"
t "std_logic"
o 24
suid 250,0
)
)
uid 22186,0
)
*636 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibstt_noise_o"
t "std_logic"
o 29
suid 254,0
)
)
uid 22200,0
)
*637 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibstt_com_o"
t "std_logic"
o 27
suid 256,0
)
)
uid 22204,0
)
*638 (LeafLogPort
port (LogicalPort
decl (Decl
n "outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 4
suid 259,0
)
)
uid 22248,0
)
*639 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibstt_l1r_o"
t "std_logic"
o 28
suid 262,0
)
)
uid 22576,0
)
*640 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ibstb_l1r_o"
t "std_logic"
o 25
suid 270,0
)
)
uid 22844,0
)
*641 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 272,0
)
)
uid 24748,0
)
*642 (LeafLogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 3
suid 273,0
)
)
uid 26363,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*643 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *644 (MRCItem
litem &588
pos 42
dimension 20
)
uid 69,0
optionalChildren [
*645 (MRCItem
litem &589
pos 0
dimension 20
uid 70,0
)
*646 (MRCItem
litem &590
pos 1
dimension 23
uid 71,0
)
*647 (MRCItem
litem &591
pos 2
hidden 1
dimension 20
uid 72,0
)
*648 (MRCItem
litem &601
pos 3
dimension 20
uid 1998,0
)
*649 (MRCItem
litem &602
pos 0
dimension 20
uid 2040,0
)
*650 (MRCItem
litem &603
pos 1
dimension 20
uid 2066,0
)
*651 (MRCItem
litem &604
pos 2
dimension 20
uid 2074,0
)
*652 (MRCItem
litem &605
pos 28
dimension 20
uid 5058,0
)
*653 (MRCItem
litem &606
pos 4
dimension 20
uid 14891,0
)
*654 (MRCItem
litem &607
pos 5
dimension 20
uid 17196,0
)
*655 (MRCItem
litem &608
pos 6
dimension 20
uid 17198,0
)
*656 (MRCItem
litem &609
pos 29
dimension 20
uid 17895,0
)
*657 (MRCItem
litem &610
pos 30
dimension 20
uid 17897,0
)
*658 (MRCItem
litem &611
pos 31
dimension 20
uid 17899,0
)
*659 (MRCItem
litem &612
pos 32
dimension 20
uid 18159,0
)
*660 (MRCItem
litem &613
pos 33
dimension 20
uid 18161,0
)
*661 (MRCItem
litem &614
pos 34
dimension 20
uid 19347,0
)
*662 (MRCItem
litem &615
pos 35
dimension 20
uid 19756,0
)
*663 (MRCItem
litem &616
pos 7
dimension 20
uid 19758,0
)
*664 (MRCItem
litem &617
pos 8
dimension 20
uid 19760,0
)
*665 (MRCItem
litem &618
pos 9
dimension 20
uid 19762,0
)
*666 (MRCItem
litem &619
pos 10
dimension 20
uid 19764,0
)
*667 (MRCItem
litem &620
pos 11
dimension 20
uid 19766,0
)
*668 (MRCItem
litem &621
pos 12
dimension 20
uid 19768,0
)
*669 (MRCItem
litem &622
pos 13
dimension 20
uid 19770,0
)
*670 (MRCItem
litem &623
pos 14
dimension 20
uid 19772,0
)
*671 (MRCItem
litem &624
pos 15
dimension 20
uid 19774,0
)
*672 (MRCItem
litem &625
pos 16
dimension 20
uid 19776,0
)
*673 (MRCItem
litem &626
pos 36
dimension 20
uid 19780,0
)
*674 (MRCItem
litem &627
pos 37
dimension 20
uid 19782,0
)
*675 (MRCItem
litem &628
pos 17
dimension 20
uid 19788,0
)
*676 (MRCItem
litem &629
pos 18
dimension 20
uid 19790,0
)
*677 (MRCItem
litem &630
pos 19
dimension 20
uid 20158,0
)
*678 (MRCItem
litem &631
pos 38
dimension 20
uid 20160,0
)
*679 (MRCItem
litem &632
pos 39
dimension 20
uid 20230,0
)
*680 (MRCItem
litem &633
pos 40
dimension 20
uid 20232,0
)
*681 (MRCItem
litem &634
pos 20
dimension 20
uid 22183,0
)
*682 (MRCItem
litem &635
pos 21
dimension 20
uid 22187,0
)
*683 (MRCItem
litem &636
pos 22
dimension 20
uid 22201,0
)
*684 (MRCItem
litem &637
pos 23
dimension 20
uid 22205,0
)
*685 (MRCItem
litem &638
pos 24
dimension 20
uid 22249,0
)
*686 (MRCItem
litem &639
pos 25
dimension 20
uid 22577,0
)
*687 (MRCItem
litem &640
pos 26
dimension 20
uid 22845,0
)
*688 (MRCItem
litem &641
pos 27
dimension 20
uid 24749,0
)
*689 (MRCItem
litem &642
pos 41
dimension 20
uid 26364,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*690 (MRCItem
litem &592
pos 0
dimension 20
uid 74,0
)
*691 (MRCItem
litem &594
pos 1
dimension 50
uid 75,0
)
*692 (MRCItem
litem &595
pos 2
dimension 100
uid 76,0
)
*693 (MRCItem
litem &596
pos 3
dimension 50
sortAscending 0
uid 77,0
)
*694 (MRCItem
litem &597
pos 4
dimension 100
uid 78,0
)
*695 (MRCItem
litem &598
pos 5
dimension 100
uid 79,0
)
*696 (MRCItem
litem &599
pos 6
dimension 50
uid 80,0
)
*697 (MRCItem
litem &600
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *698 (LEmptyRow
)
uid 83,0
optionalChildren [
*699 (RefLabelRowHdr
)
*700 (TitleRowHdr
)
*701 (FilterRowHdr
)
*702 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*703 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*704 (GroupColHdr
tm "GroupColHdrMgr"
)
*705 (NameColHdr
tm "GenericNameColHdrMgr"
)
*706 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*707 (InitColHdr
tm "GenericValueColHdrMgr"
)
*708 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*709 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*710 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *711 (MRCItem
litem &698
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*712 (MRCItem
litem &699
pos 0
dimension 20
uid 98,0
)
*713 (MRCItem
litem &700
pos 1
dimension 23
uid 99,0
)
*714 (MRCItem
litem &701
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*715 (MRCItem
litem &702
pos 0
dimension 20
uid 102,0
)
*716 (MRCItem
litem &704
pos 1
dimension 50
uid 103,0
)
*717 (MRCItem
litem &705
pos 2
dimension 100
uid 104,0
)
*718 (MRCItem
litem &706
pos 3
dimension 100
uid 105,0
)
*719 (MRCItem
litem &707
pos 4
dimension 50
uid 106,0
)
*720 (MRCItem
litem &708
pos 5
dimension 50
uid 107,0
)
*721 (MRCItem
litem &709
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
