Loading db file '/home/grads/a/arnab_2014/Desktop/Lab3/standard/osu018_stdcells.db'
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : IIR_main
Version: D-2010.03-SP2
Date   : Fri Mar 30 23:16:42 2018
****************************************


Library(s) Used:

    osu018_stdcells (File: /home/grads/a/arnab_2014/Desktop/Lab3/standard/osu018_stdcells.db)


Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  46.7607 mW   (48%)
  Net Switching Power  =  50.9033 mW   (52%)
                         ---------
Total Dynamic Power    =  97.6640 mW  (100%)

Cell Leakage Power     = 674.4273 nW

