<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] New patch to review for openocd: 2d7fe5d Add	flash wait state support.
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20New%20patch%20to%20review%20for%20openocd%3A%202d7fe5d%20Add%0A%09flash%20wait%20state%20support.&In-Reply-To=%3C20111025210628.2337F2424F%40openocd.zylin.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="021404.html">
   <LINK REL="Next"  HREF="021406.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] New patch to review for openocd: 2d7fe5d Add	flash wait state support.</H1>
    <B>gerrit at openocd.zylin.com</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20New%20patch%20to%20review%20for%20openocd%3A%202d7fe5d%20Add%0A%09flash%20wait%20state%20support.&In-Reply-To=%3C20111025210628.2337F2424F%40openocd.zylin.com%3E"
       TITLE="[Openocd-development] New patch to review for openocd: 2d7fe5d Add	flash wait state support.">gerrit at openocd.zylin.com
       </A><BR>
    <I>Tue Oct 25 23:06:28 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="021404.html">[Openocd-development] New patch to review for openocd: cc5d73e Add	configuration file for ATMEL SAM3N-EK board.
</A></li>
        <LI>Next message: <A HREF="021406.html">[Openocd-development] git gui
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#21405">[ date ]</a>
              <a href="thread.html#21405">[ thread ]</a>
              <a href="subject.html#21405">[ subject ]</a>
              <a href="author.html#21405">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from Gerrit.

Jim Norris (<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">u17263 at att.net</A>) just uploaded a new patch set to Gerrit, which you can find at <A HREF="http://openocd.zylin.com/123">http://openocd.zylin.com/123</A>

-- gerrit

commit 2d7fe5da261bad5008d163d472933c6603ad6505
Author: Jim Norris &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">u17263 at att.net</A>&gt;
Date:   Tue Oct 25 16:05:26 2011 -0500

    Add flash wait state support.
    
    Change-Id: I477446f9bfb3e910ea3e2414a6e9a75beb14a214
    Signed-off-by: Jim Norris &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">u17263 at att.net</A>&gt;

diff --git a/src/flash/nor/at91sam3.c b/src/flash/nor/at91sam3.c
index c46829e..1421221 100644
--- a/src/flash/nor/at91sam3.c
+++ b/src/flash/nor/at91sam3.c
@@ -22,6 +22,20 @@
  *   59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.             *
 ****************************************************************************/
 
+/*
+ * Quirks ...
+ *
+ *	AT91SAM3N Series Silicon (SILICON BUG - AT91SAM3N - flash wait state)
+ *		The datasheet errate (04-Oct-2010) states for flash writes the
+ *		flash wait state (FWS) must be set to a value of 6. It also appears
+ *		the wait state should be set for reads as well!
+ *
+ *	AT91SAM3S Series Silicon (SILICON BUG - AT91SAM3S - flash wait state)
+ *		The datasheet errate (09-Feb-2011) states for flash writes the
+ *		flash wait state (FWS) must be set to a value of 6. It also appears
+ *		the wait state should be set for reads as well!
+ */
+
 /* Some of the the lower level code was based on code supplied by
  * ATMEL under this copyright. */
 
@@ -100,6 +114,11 @@
 #define  offset_EFC_FSR   8
 #define  offset_EFC_FRR   12
 
+typedef enum {
+	AT91SAM3N,
+	AT91SAM3S,
+	AT91SAM3U
+} sam3_series;
 
 extern struct flash_driver at91sam3_flash;
 
@@ -200,6 +219,7 @@ struct sam3_chip_details {
 	// 'runtime' copy of this structure
 	uint32_t chipid_cidr;
 	const char *name;
+	sam3_series series;
 
 	unsigned n_gpnvms;
 #define SAM3_N_NVM_BITS 3
@@ -207,6 +227,7 @@ struct sam3_chip_details {
 	unsigned  total_flash_size;
 	unsigned  total_sram_size;
 	unsigned  n_banks;
+	uint8_t   flash_wait;
 #define SAM3_MAX_FLASH_BANKS 2
 	// these are &quot;initialized&quot; from the global const data
 	struct sam3_bank_private bank[SAM3_MAX_FLASH_BANKS];
@@ -269,10 +290,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28100960,
 		.name           = &quot;at91sam3u4e&quot;,
+		.series			= AT91SAM3U,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 52 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 2,
+		.flash_wait		= 0,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -325,10 +348,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x281a0760,
 		.name           = &quot;at91sam3u2e&quot;,
+		.series			= AT91SAM3U,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      =  36 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 0,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -364,10 +389,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28190560,
 		.name           = &quot;at91sam3u1e&quot;,
+		.series			= AT91SAM3U,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 20 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 0,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -407,10 +434,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28000960,
 		.name           = &quot;at91sam3u4c&quot;,
+		.series			= AT91SAM3U,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 52 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 2,
+		.flash_wait		= 0,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -462,10 +491,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x280a0760,
 		.name           = &quot;at91sam3u2c&quot;,
+		.series			= AT91SAM3U,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 36 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 0,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -501,10 +532,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28090560,
 		.name           = &quot;at91sam3u1c&quot;,
+		.series			= AT91SAM3U,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 20 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 0,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -549,10 +582,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28A00960,
 		.name           = &quot;at91sam3s4c&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 48 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -582,10 +617,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28900960,
 		.name           = &quot;at91sam3s4b&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 48 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -614,10 +651,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28800960,
 		.name           = &quot;at91sam3s4a&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 48 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -646,10 +685,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28AA0760,
 		.name           = &quot;at91sam3s2c&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 32 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -677,11 +718,13 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	},
 	{
 		.chipid_cidr    = 0x289A0760,
+		.series			= AT91SAM3S,
 		.name           = &quot;at91sam3s2b&quot;,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 32 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -710,10 +753,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x288A0760,
 		.name           = &quot;at91sam3s2a&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 32 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -742,10 +787,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28A90560,
 		.name           = &quot;at91sam3s1c&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 16 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -774,10 +821,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28990560,
 		.name           = &quot;at91sam3s1b&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 16 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -806,10 +855,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x28890560,
 		.name           = &quot;at91sam3s1a&quot;,
+		.series			= AT91SAM3S,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 16 * 1024,
 		.n_gpnvms       = 2,
 		.n_banks        = 1,
+		.flash_wait		= 4,
 		{
 //		.bank[0] = {
 		  {
@@ -840,10 +891,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29540960,
 		.name           = &quot;at91sam3n4c&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 24 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -871,7 +924,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 256 * 1024,
-			.nsectors   = 16,
+			.nsectors   = 32,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -888,10 +941,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29440960,
 		.name           = &quot;at91sam3n4b&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 24 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -919,7 +974,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 256 * 1024,
-			.nsectors   = 16,
+			.nsectors   = 32,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -936,10 +991,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29340960,
 		.name           = &quot;at91sam3n4a&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 256 * 1024,
 		.total_sram_size      = 24 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -967,7 +1024,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 256 * 1024,
-			.nsectors   = 16,
+			.nsectors   = 32,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -984,10 +1041,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29590760,
 		.name           = &quot;at91sam3n2c&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 16 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -1015,7 +1074,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 128 * 1024,
-			.nsectors   = 8,
+			.nsectors   = 16,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -1032,10 +1091,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29490760,
 		.name           = &quot;at91sam3n2b&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 16 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -1063,7 +1124,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 128 * 1024,
-			.nsectors   = 8,
+			.nsectors   = 16,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -1080,10 +1141,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29390760,
 		.name           = &quot;at91sam3n2a&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 128 * 1024,
 		.total_sram_size      = 16 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -1111,7 +1174,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 128 * 1024,
-			.nsectors   = 8,
+			.nsectors   = 16,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -1128,10 +1191,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29580560,
 		.name           = &quot;at91sam3n1c&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 8 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -1159,7 +1224,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 64 * 1024,
-			.nsectors   = 4,
+			.nsectors   = 8,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -1176,10 +1241,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29480560,
 		.name           = &quot;at91sam3n1b&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 8 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -1207,7 +1274,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 64 * 1024,
-			.nsectors   = 4,
+			.nsectors   = 8,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -1224,10 +1291,12 @@ static const struct sam3_chip_details all_sam3_details[] = {
 	{
 		.chipid_cidr    = 0x29380560,
 		.name           = &quot;at91sam3n1a&quot;,
+		.series			= AT91SAM3N,
 		.total_flash_size     = 64 * 1024,
 		.total_sram_size      = 8 * 1024,
 		.n_gpnvms       = 3,
 		.n_banks        = 1,
+		.flash_wait		= 2,
 
 		// System boots at address 0x0
 		// gpnvm[1] = selects boot code
@@ -1255,7 +1324,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.controller_address = 0x400e0A00,
 			.present = 1,
 			.size_bytes = 64 * 1024,
-			.nsectors   = 4,
+			.nsectors   = 8,
 			.sector_size = 16384,
 			.page_size   = 256,
 		  },
@@ -1404,6 +1473,34 @@ EFC_StartCommand(struct sam3_bank_private *pPrivate,
 		}
 	}
 
+	// Get flash mode register value
+	r = target_read_u32(pPrivate-&gt;pChip-&gt;target,
+							pPrivate-&gt;controller_address + offset_EFC_FMR, &amp;v);
+	if (r != ERROR_OK) {
+		LOG_DEBUG(&quot;Error Read failed: read flash mode register&quot;);
+	}
+
+	// Clear flash wait state field
+	v &amp;= 0xfffff0ff;
+
+	// SILICON BUG - SAM3N - wait state
+	// SILICON BUG - SAM3S - wait state
+	if (((pPrivate-&gt;pChip-&gt;details.series == AT91SAM3N) ||
+		 (pPrivate-&gt;pChip-&gt;details.series == AT91SAM3S))) {
+		v |= 6 &lt;&lt; 8;	// set FWS = 6
+	}
+	else
+	{
+		v |= pPrivate-&gt;pChip-&gt;details.flash_wait &lt;&lt; 8; 
+	}
+
+	LOG_DEBUG(&quot;Flash Mode: 0x%08x&quot;, ((unsigned int)(v)));
+	r = target_write_u32(pPrivate-&gt;pBank-&gt;target,
+							pPrivate-&gt;controller_address + offset_EFC_FMR, v);
+	if (r != ERROR_OK) {
+		LOG_DEBUG(&quot;Error Write failed: set flash mode register&quot;);
+	}
+
 	v = (0x5A &lt;&lt; 24) | (argument &lt;&lt; 8) | command;
 	LOG_DEBUG(&quot;Command: 0x%08x&quot;, ((unsigned int)(v)));
 	r = target_write_u32(pPrivate-&gt;pBank-&gt;target,

-- 

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="021404.html">[Openocd-development] New patch to review for openocd: cc5d73e Add	configuration file for ATMEL SAM3N-EK board.
</A></li>
	<LI>Next message: <A HREF="021406.html">[Openocd-development] git gui
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#21405">[ date ]</a>
              <a href="thread.html#21405">[ thread ]</a>
              <a href="subject.html#21405">[ subject ]</a>
              <a href="author.html#21405">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
