{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664525701259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664525701259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 05:15:01 2022 " "Processing started: Fri Sep 30 05:15:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664525701259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664525701259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664525701259 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664525702034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/fdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decoder7.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664525702124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664525702124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664525702164 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk main.v(22) " "Verilog HDL Always Construct warning at main.v(22): inferring latch(es) for variable \"clk\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(113) " "Verilog HDL assignment warning at main.v(113): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(118) " "Verilog HDL assignment warning at main.v(118): truncated value with size 32 to match size of target (16)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D main.v(83) " "Verilog HDL Always Construct warning at main.v(83): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sadd main.v(83) " "Verilog HDL Always Construct warning at main.v(83): inferring latch(es) for variable \"Sadd\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX6 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX7 main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"HEX7\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] main.v(13) " "Output port \"LEDR\[1\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[0\] main.v(206) " "Inferred latch for \"HEX7\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[1\] main.v(206) " "Inferred latch for \"HEX7\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[2\] main.v(206) " "Inferred latch for \"HEX7\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[3\] main.v(206) " "Inferred latch for \"HEX7\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[4\] main.v(206) " "Inferred latch for \"HEX7\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[5\] main.v(206) " "Inferred latch for \"HEX7\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX7\[6\] main.v(206) " "Inferred latch for \"HEX7\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[0\] main.v(206) " "Inferred latch for \"HEX6\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[1\] main.v(206) " "Inferred latch for \"HEX6\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[2\] main.v(206) " "Inferred latch for \"HEX6\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[3\] main.v(206) " "Inferred latch for \"HEX6\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[4\] main.v(206) " "Inferred latch for \"HEX6\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[5\] main.v(206) " "Inferred latch for \"HEX6\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX6\[6\] main.v(206) " "Inferred latch for \"HEX6\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] main.v(206) " "Inferred latch for \"HEX5\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] main.v(206) " "Inferred latch for \"HEX5\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] main.v(206) " "Inferred latch for \"HEX5\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] main.v(206) " "Inferred latch for \"HEX5\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] main.v(206) " "Inferred latch for \"HEX5\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] main.v(206) " "Inferred latch for \"HEX5\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] main.v(206) " "Inferred latch for \"HEX5\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] main.v(206) " "Inferred latch for \"HEX4\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] main.v(206) " "Inferred latch for \"HEX4\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] main.v(206) " "Inferred latch for \"HEX4\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] main.v(206) " "Inferred latch for \"HEX4\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] main.v(206) " "Inferred latch for \"HEX4\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] main.v(206) " "Inferred latch for \"HEX4\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] main.v(206) " "Inferred latch for \"HEX4\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] main.v(206) " "Inferred latch for \"HEX3\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] main.v(206) " "Inferred latch for \"HEX3\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] main.v(206) " "Inferred latch for \"HEX3\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] main.v(206) " "Inferred latch for \"HEX3\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] main.v(206) " "Inferred latch for \"HEX3\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] main.v(206) " "Inferred latch for \"HEX3\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] main.v(206) " "Inferred latch for \"HEX3\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] main.v(206) " "Inferred latch for \"HEX2\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] main.v(206) " "Inferred latch for \"HEX2\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] main.v(206) " "Inferred latch for \"HEX2\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] main.v(206) " "Inferred latch for \"HEX2\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] main.v(206) " "Inferred latch for \"HEX2\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] main.v(206) " "Inferred latch for \"HEX2\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] main.v(206) " "Inferred latch for \"HEX2\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] main.v(206) " "Inferred latch for \"HEX1\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] main.v(206) " "Inferred latch for \"HEX1\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] main.v(206) " "Inferred latch for \"HEX1\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] main.v(206) " "Inferred latch for \"HEX1\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] main.v(206) " "Inferred latch for \"HEX1\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] main.v(206) " "Inferred latch for \"HEX1\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702169 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] main.v(206) " "Inferred latch for \"HEX1\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] main.v(206) " "Inferred latch for \"HEX0\[0\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] main.v(206) " "Inferred latch for \"HEX0\[1\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] main.v(206) " "Inferred latch for \"HEX0\[2\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] main.v(206) " "Inferred latch for \"HEX0\[3\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] main.v(206) " "Inferred latch for \"HEX0\[4\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] main.v(206) " "Inferred latch for \"HEX0\[5\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] main.v(206) " "Inferred latch for \"HEX0\[6\]\" at main.v(206)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[0\] main.v(90) " "Inferred latch for \"Sadd\[0\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[1\] main.v(90) " "Inferred latch for \"Sadd\[1\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[2\] main.v(90) " "Inferred latch for \"Sadd\[2\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[3\] main.v(90) " "Inferred latch for \"Sadd\[3\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[4\] main.v(90) " "Inferred latch for \"Sadd\[4\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[5\] main.v(90) " "Inferred latch for \"Sadd\[5\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[6\] main.v(90) " "Inferred latch for \"Sadd\[6\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[7\] main.v(90) " "Inferred latch for \"Sadd\[7\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[8\] main.v(90) " "Inferred latch for \"Sadd\[8\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[9\] main.v(90) " "Inferred latch for \"Sadd\[9\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[10\] main.v(90) " "Inferred latch for \"Sadd\[10\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[11\] main.v(90) " "Inferred latch for \"Sadd\[11\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[12\] main.v(90) " "Inferred latch for \"Sadd\[12\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[13\] main.v(90) " "Inferred latch for \"Sadd\[13\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[14\] main.v(90) " "Inferred latch for \"Sadd\[14\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadd\[15\] main.v(90) " "Inferred latch for \"Sadd\[15\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] main.v(90) " "Inferred latch for \"D\[0\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] main.v(90) " "Inferred latch for \"D\[1\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] main.v(90) " "Inferred latch for \"D\[2\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] main.v(90) " "Inferred latch for \"D\[3\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] main.v(90) " "Inferred latch for \"D\[4\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] main.v(90) " "Inferred latch for \"D\[5\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] main.v(90) " "Inferred latch for \"D\[6\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] main.v(90) " "Inferred latch for \"D\[7\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] main.v(90) " "Inferred latch for \"D\[8\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] main.v(90) " "Inferred latch for \"D\[9\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] main.v(90) " "Inferred latch for \"D\[10\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] main.v(90) " "Inferred latch for \"D\[11\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] main.v(90) " "Inferred latch for \"D\[12\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] main.v(90) " "Inferred latch for \"D\[13\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] main.v(90) " "Inferred latch for \"D\[14\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] main.v(90) " "Inferred latch for \"D\[15\]\" at main.v(90)" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702174 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:U0 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:U0\"" {  } { { "main.v" "U0" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:U1 " "Elaborating entity \"pc\" for hierarchy \"pc:U1\"" {  } { { "main.v" "U1" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:U2 " "Elaborating entity \"rom\" for hierarchy \"rom:U2\"" {  } { { "main.v" "U2" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702184 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "22 0 1023 rom.v(6) " "Verilog HDL warning at rom.v(6): number of words (22) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/rom.v" 6 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1664525702194 "|main|rom:U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 rom.v(5) " "Net \"ROM.data_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664525702224 "|main|rom:U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 rom.v(5) " "Net \"ROM.waddr_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664525702224 "|main|rom:U2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 rom.v(5) " "Net \"ROM.we_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1664525702224 "|main|rom:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:U3 " "Elaborating entity \"controle\" for hierarchy \"controle:U3\"" {  } { { "main.v" "U3" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controle.v(18) " "Verilog HDL assignment warning at controle.v(18): truncated value with size 32 to match size of target (4)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/controle.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702245 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controle.v(20) " "Verilog HDL assignment warning at controle.v(20): truncated value with size 32 to match size of target (4)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/controle.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702245 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controle.v(21) " "Verilog HDL assignment warning at controle.v(21): truncated value with size 32 to match size of target (4)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/controle.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702245 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controle.v(22) " "Verilog HDL assignment warning at controle.v(22): truncated value with size 32 to match size of target (4)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/controle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702245 "|main|controle:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 controle.v(23) " "Verilog HDL assignment warning at controle.v(23): truncated value with size 33 to match size of target (16)" {  } { { "controle.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/controle.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664525702245 "|main|controle:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:U5 " "Elaborating entity \"registrador\" for hierarchy \"registrador:U5\"" {  } { { "main.v" "U5" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702245 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A registrador.v(53) " "Verilog HDL Always Construct warning at registrador.v(53): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B registrador.v(53) " "Verilog HDL Always Construct warning at registrador.v(53): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] registrador.v(178) " "Inferred latch for \"B\[0\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] registrador.v(178) " "Inferred latch for \"B\[1\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] registrador.v(178) " "Inferred latch for \"B\[2\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] registrador.v(178) " "Inferred latch for \"B\[3\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] registrador.v(178) " "Inferred latch for \"B\[4\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] registrador.v(178) " "Inferred latch for \"B\[5\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] registrador.v(178) " "Inferred latch for \"B\[6\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] registrador.v(178) " "Inferred latch for \"B\[7\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] registrador.v(178) " "Inferred latch for \"B\[8\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] registrador.v(178) " "Inferred latch for \"B\[9\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] registrador.v(178) " "Inferred latch for \"B\[10\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] registrador.v(178) " "Inferred latch for \"B\[11\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] registrador.v(178) " "Inferred latch for \"B\[12\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] registrador.v(178) " "Inferred latch for \"B\[13\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] registrador.v(178) " "Inferred latch for \"B\[14\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] registrador.v(178) " "Inferred latch for \"B\[15\]\" at registrador.v(178)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] registrador.v(113) " "Inferred latch for \"A\[0\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] registrador.v(113) " "Inferred latch for \"A\[1\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] registrador.v(113) " "Inferred latch for \"A\[2\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] registrador.v(113) " "Inferred latch for \"A\[3\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] registrador.v(113) " "Inferred latch for \"A\[4\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] registrador.v(113) " "Inferred latch for \"A\[5\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] registrador.v(113) " "Inferred latch for \"A\[6\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] registrador.v(113) " "Inferred latch for \"A\[7\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] registrador.v(113) " "Inferred latch for \"A\[8\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] registrador.v(113) " "Inferred latch for \"A\[9\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] registrador.v(113) " "Inferred latch for \"A\[10\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] registrador.v(113) " "Inferred latch for \"A\[11\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] registrador.v(113) " "Inferred latch for \"A\[12\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] registrador.v(113) " "Inferred latch for \"A\[13\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] registrador.v(113) " "Inferred latch for \"A\[14\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] registrador.v(113) " "Inferred latch for \"A\[15\]\" at registrador.v(113)" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702245 "|main|registrador:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:U6 " "Elaborating entity \"comparador\" for hierarchy \"comparador:U6\"" {  } { { "main.v" "U6" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702254 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S comparador.v(8) " "Verilog HDL Always Construct warning at comparador.v(8): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702254 "|comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] comparador.v(29) " "Inferred latch for \"S\[0\]\" at comparador.v(29)" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] comparador.v(29) " "Inferred latch for \"S\[1\]\" at comparador.v(29)" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] comparador.v(29) " "Inferred latch for \"S\[2\]\" at comparador.v(29)" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] comparador.v(29) " "Inferred latch for \"S\[3\]\" at comparador.v(29)" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:U7 " "Elaborating entity \"ula\" for hierarchy \"ula:U7\"" {  } { { "main.v" "U7" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702254 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ula.v(8) " "Verilog HDL Always Construct warning at ula.v(8): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ula.v(29) " "Inferred latch for \"S\[0\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ula.v(29) " "Inferred latch for \"S\[1\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ula.v(29) " "Inferred latch for \"S\[2\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ula.v(29) " "Inferred latch for \"S\[3\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ula.v(29) " "Inferred latch for \"S\[4\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ula.v(29) " "Inferred latch for \"S\[5\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ula.v(29) " "Inferred latch for \"S\[6\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ula.v(29) " "Inferred latch for \"S\[7\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] ula.v(29) " "Inferred latch for \"S\[8\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] ula.v(29) " "Inferred latch for \"S\[9\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] ula.v(29) " "Inferred latch for \"S\[10\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] ula.v(29) " "Inferred latch for \"S\[11\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] ula.v(29) " "Inferred latch for \"S\[12\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] ula.v(29) " "Inferred latch for \"S\[13\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] ula.v(29) " "Inferred latch for \"S\[14\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] ula.v(29) " "Inferred latch for \"S\[15\]\" at ula.v(29)" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1664525702254 "|main|ula:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:D0 " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:D0\"" {  } { { "main.v" "D0" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525702264 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1664525702424 "|main|clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk~synth " "Found clock multiplexer clk~synth" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 16 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1664525702424 "|main|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1664525702424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[0\] " "LATCH primitive \"ula:U9\|S\[0\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[1\] " "LATCH primitive \"ula:U9\|S\[1\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[2\] " "LATCH primitive \"ula:U9\|S\[2\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[3\] " "LATCH primitive \"ula:U9\|S\[3\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[4\] " "LATCH primitive \"ula:U9\|S\[4\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[5\] " "LATCH primitive \"ula:U9\|S\[5\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[6\] " "LATCH primitive \"ula:U9\|S\[6\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[7\] " "LATCH primitive \"ula:U9\|S\[7\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[8\] " "LATCH primitive \"ula:U9\|S\[8\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[9\] " "LATCH primitive \"ula:U9\|S\[9\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[10\] " "LATCH primitive \"ula:U9\|S\[10\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[11\] " "LATCH primitive \"ula:U9\|S\[11\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[12\] " "LATCH primitive \"ula:U9\|S\[12\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[13\] " "LATCH primitive \"ula:U9\|S\[13\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[14\] " "LATCH primitive \"ula:U9\|S\[14\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[15\] " "LATCH primitive \"ula:U9\|S\[15\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[0\] " "LATCH primitive \"ula:U9\|S\[0\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[1\] " "LATCH primitive \"ula:U9\|S\[1\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[2\] " "LATCH primitive \"ula:U9\|S\[2\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[3\] " "LATCH primitive \"ula:U9\|S\[3\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[4\] " "LATCH primitive \"ula:U9\|S\[4\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[5\] " "LATCH primitive \"ula:U9\|S\[5\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[6\] " "LATCH primitive \"ula:U9\|S\[6\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[7\] " "LATCH primitive \"ula:U9\|S\[7\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[8\] " "LATCH primitive \"ula:U9\|S\[8\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[9\] " "LATCH primitive \"ula:U9\|S\[9\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[10\] " "LATCH primitive \"ula:U9\|S\[10\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[11\] " "LATCH primitive \"ula:U9\|S\[11\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[12\] " "LATCH primitive \"ula:U9\|S\[12\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[13\] " "LATCH primitive \"ula:U9\|S\[13\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[14\] " "LATCH primitive \"ula:U9\|S\[14\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ula:U9\|S\[15\] " "LATCH primitive \"ula:U9\|S\[15\]\" is permanently enabled" {  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702590 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/db/ProjetoFinal.ram0_rom_1d582.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/db/ProjetoFinal.ram0_rom_1d582.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1664525702747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[0\] " "LATCH primitive \"registrador:U5\|A\[0\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[1\] " "LATCH primitive \"registrador:U5\|A\[1\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[2\] " "LATCH primitive \"registrador:U5\|A\[2\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[3\] " "LATCH primitive \"registrador:U5\|A\[3\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[4\] " "LATCH primitive \"registrador:U5\|A\[4\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[5\] " "LATCH primitive \"registrador:U5\|A\[5\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[6\] " "LATCH primitive \"registrador:U5\|A\[6\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[7\] " "LATCH primitive \"registrador:U5\|A\[7\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[8\] " "LATCH primitive \"registrador:U5\|A\[8\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[9\] " "LATCH primitive \"registrador:U5\|A\[9\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[10\] " "LATCH primitive \"registrador:U5\|A\[10\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[11\] " "LATCH primitive \"registrador:U5\|A\[11\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[12\] " "LATCH primitive \"registrador:U5\|A\[12\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[13\] " "LATCH primitive \"registrador:U5\|A\[13\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[14\] " "LATCH primitive \"registrador:U5\|A\[14\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|A\[15\] " "LATCH primitive \"registrador:U5\|A\[15\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 113 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[0\] " "LATCH primitive \"registrador:U5\|B\[0\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[1\] " "LATCH primitive \"registrador:U5\|B\[1\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[2\] " "LATCH primitive \"registrador:U5\|B\[2\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[3\] " "LATCH primitive \"registrador:U5\|B\[3\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[4\] " "LATCH primitive \"registrador:U5\|B\[4\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[5\] " "LATCH primitive \"registrador:U5\|B\[5\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[6\] " "LATCH primitive \"registrador:U5\|B\[6\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[7\] " "LATCH primitive \"registrador:U5\|B\[7\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[8\] " "LATCH primitive \"registrador:U5\|B\[8\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[9\] " "LATCH primitive \"registrador:U5\|B\[9\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[10\] " "LATCH primitive \"registrador:U5\|B\[10\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[11\] " "LATCH primitive \"registrador:U5\|B\[11\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[12\] " "LATCH primitive \"registrador:U5\|B\[12\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[13\] " "LATCH primitive \"registrador:U5\|B\[13\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[14\] " "LATCH primitive \"registrador:U5\|B\[14\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registrador:U5\|B\[15\] " "LATCH primitive \"registrador:U5\|B\[15\]\" is permanently enabled" {  } { { "registrador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/registrador.v" 178 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[0\]\$latch " "LATCH primitive \"HEX0\[0\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[1\]\$latch " "LATCH primitive \"HEX0\[1\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[2\]\$latch " "LATCH primitive \"HEX0\[2\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[3\]\$latch " "LATCH primitive \"HEX0\[3\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[4\]\$latch " "LATCH primitive \"HEX0\[4\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[5\]\$latch " "LATCH primitive \"HEX0\[5\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX0\[6\]\$latch " "LATCH primitive \"HEX0\[6\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[0\]\$latch " "LATCH primitive \"HEX1\[0\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[1\]\$latch " "LATCH primitive \"HEX1\[1\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[2\]\$latch " "LATCH primitive \"HEX1\[2\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[3\]\$latch " "LATCH primitive \"HEX1\[3\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[4\]\$latch " "LATCH primitive \"HEX1\[4\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[5\]\$latch " "LATCH primitive \"HEX1\[5\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX1\[6\]\$latch " "LATCH primitive \"HEX1\[6\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[0\]\$latch " "LATCH primitive \"HEX2\[0\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[1\]\$latch " "LATCH primitive \"HEX2\[1\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[2\]\$latch " "LATCH primitive \"HEX2\[2\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[3\]\$latch " "LATCH primitive \"HEX2\[3\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[4\]\$latch " "LATCH primitive \"HEX2\[4\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[5\]\$latch " "LATCH primitive \"HEX2\[5\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[6\]\$latch " "LATCH primitive \"HEX2\[6\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[0\]\$latch " "LATCH primitive \"HEX3\[0\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[1\]\$latch " "LATCH primitive \"HEX3\[1\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[2\]\$latch " "LATCH primitive \"HEX3\[2\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[3\]\$latch " "LATCH primitive \"HEX3\[3\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[4\]\$latch " "LATCH primitive \"HEX3\[4\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[5\]\$latch " "LATCH primitive \"HEX3\[5\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX3\[6\]\$latch " "LATCH primitive \"HEX3\[6\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "comparador:U6\|S\[3\] " "LATCH primitive \"comparador:U6\|S\[3\]\" is permanently enabled" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "comparador:U6\|S\[2\] " "LATCH primitive \"comparador:U6\|S\[2\]\" is permanently enabled" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "comparador:U6\|S\[1\] " "LATCH primitive \"comparador:U6\|S\[1\]\" is permanently enabled" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "comparador:U6\|S\[0\] " "LATCH primitive \"comparador:U6\|S\[0\]\" is permanently enabled" {  } { { "comparador.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/comparador.v" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1664525702997 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX6\[1\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX6\[1\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX7\[1\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX7\[1\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[2\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX5\[2\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX6\[2\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX6\[2\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX7\[2\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX7\[2\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[3\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX5\[3\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX6\[3\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX6\[3\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX7\[3\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX7\[3\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX6\[6\]\$latch HEX5\[6\]\$latch " "Duplicate LATCH primitive \"HEX6\[6\]\$latch\" merged with LATCH primitive \"HEX5\[6\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX7\[6\]\$latch HEX5\[6\]\$latch " "Duplicate LATCH primitive \"HEX7\[6\]\$latch\" merged with LATCH primitive \"HEX5\[6\]\$latch\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664525703933 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1664525703933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[0\] " "Latch D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703936 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[1\] " "Latch D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[2\] " "Latch D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[3\] " "Latch D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[4\] " "Latch D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[5\] " "Latch D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[6\] " "Latch D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[7\] " "Latch D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[8\] " "Latch D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[9\] " "Latch D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703937 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[10\] " "Latch D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[11\] " "Latch D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[12\] " "Latch D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[13\] " "Latch D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[14\] " "Latch D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\[15\] " "Latch D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 90 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[0\] " "Latch ula:U8\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[1\] " "Latch ula:U8\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703938 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[2\] " "Latch ula:U8\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[3\] " "Latch ula:U8\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[4\] " "Latch ula:U8\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[5\] " "Latch ula:U8\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[6\] " "Latch ula:U8\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[7\] " "Latch ula:U8\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703939 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[8\] " "Latch ula:U8\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[9\] " "Latch ula:U8\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[10\] " "Latch ula:U8\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[11\] " "Latch ula:U8\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703940 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[12\] " "Latch ula:U8\|S\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[13\] " "Latch ula:U8\|S\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[14\] " "Latch ula:U8\|S\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U8\|S\[15\] " "Latch ula:U8\|S\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703941 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[0\] " "Latch ula:U7\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[1\] " "Latch ula:U7\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[2\] " "Latch ula:U7\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[3\] " "Latch ula:U7\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703942 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[4\] " "Latch ula:U7\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[5\] " "Latch ula:U7\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[6\] " "Latch ula:U7\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[7\] " "Latch ula:U7\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[8\] " "Latch ula:U7\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703943 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[9\] " "Latch ula:U7\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[10\] " "Latch ula:U7\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[11\] " "Latch ula:U7\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[12\] " "Latch ula:U7\|S\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[13\] " "Latch ula:U7\|S\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[14\] " "Latch ula:U7\|S\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[5\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[5\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703944 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:U7\|S\[15\] " "Latch ula:U7\|S\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:U1\|S\[9\] " "Ports D and ENA on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703945 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR pc:U1\|S\[9\] " "Ports ENA and CLR on the latch are fed by the same signal pc:U1\|S\[9\]" {  } { { "pc.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/pc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1664525703945 ""}  } { { "ula.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/ula.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1664525703945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664525704582 "|main|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1664525704582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664525706771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664525706771 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664525706870 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Pichau/Desktop/Pulsar/ProjetoFinal/ProjetoFinal/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664525706870 "|main|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1664525706870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1251 " "Implemented 1251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664525706886 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664525706886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1168 " "Implemented 1168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664525706886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664525706886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664525706947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 30 05:15:06 2022 " "Processing ended: Fri Sep 30 05:15:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664525706947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664525706947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664525706947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664525706947 ""}
