var group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s =
[
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___c_o_r_e_i_d" ],
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___r_e_v_i_d" ],
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___p_r_i.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___p_r_i" ],
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___m_o_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___m_o_d" ],
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___b_w_d_t_h.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___b_w_d_t_h" ],
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___s_a_t.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___s_a_t" ],
    [ "Register : fpga2soc_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___e_x_t_c_t_l.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s___e_x_t_c_t_l" ],
    [ "ALT_NOC_MPU_F2H_AXI32_QOS_s", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s__s", [
      [ "fpga2soc_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#abd6f4dcce02062e4c37331869303313a", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a0fb637ef43ab83f914d7771c72a93133", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#ae99881d442d2de85aef357073d96bbb5", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#ad2c4ab6566cb680d7c606db6b5eb8aba", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#aed5b2a153833f77b00caae3ddbc2ddfe", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a5545c6d2e5dc1b61be9a882f006c4b9f", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a02a2bdd9e91e3d6c1692806fd0498cb6", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a6bcc5e7d91372ef218b98267f0cec7c9", null ]
    ] ],
    [ "ALT_NOC_MPU_F2H_AXI32_QOS_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s__raw__s", [
      [ "fpga2soc_axi32_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a6277708c864c274aee4acc7068a459cd", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#ae15bd7b5c3194209e0e040070e531574", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a6d54b593e8cd012972f2dab90590df67", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a0c14974e7af8f8f8bfb25af82d8d4e93", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a4dceceea5bf68bb50eadc9e6fe547a86", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a45d63b0a27ae9afb37920374e5bec19f", null ],
      [ "fpga2soc_axi32_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#ada5df1440df928eeee90f08165ac752c", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#a27485364aeaec06207149f10ad18df03", null ]
    ] ],
    [ "ALT_NOC_MPU_F2H_AXI32_QOS_t", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#ga9b3f2894684782f7cfd42dd613e98116", null ],
    [ "ALT_NOC_MPU_F2H_AXI32_QOS_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i32___q_o_s.html#gaff54bfbbc1eebc21a5ed406cc135de74", null ]
];