Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar 13 22:34:49 2024
| Host         : lapdune2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file ./output/post_route_timing_summary.rpt
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (64)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.543       -5.843                     18                44121        0.028        0.000                      0                44121        0.264        0.000                       0                 20993  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                     ------------         ----------      --------------
adn2814_clk                                                                                                                               {0.000 8.000}        16.000          62.500          
  bclk                                                                                                                                    {0.000 16.000}       32.000          31.250          
    ep_clk2x                                                                                                                              {0.000 2.000}        4.000           250.000         
    ep_clk62p5                                                                                                                            {0.000 8.000}        16.000          62.500          
      fclk0                                                                                                                               {0.000 1.143}        2.286           437.500         
      mclk0                                                                                                                               {0.000 8.000}        16.000          62.500          
      mmcm1_clkfbout0                                                                                                                     {0.000 8.000}        16.000          62.500          
    ep_clkfbout                                                                                                                           {0.000 16.000}       32.000          31.250          
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                                            {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                                 {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                                 {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                                {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                                {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                                  {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                  {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                                            {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                                  {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                                 {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                                    {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                                           {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                                 {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                                 {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                                       {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                                          {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                                                                                                                                                                          14.530        0.000                       0                     1  
  bclk                                                                                                                                                                                                                                                                               11.000        0.000                       0                     1  
    ep_clk2x                                                                                                                              1.907        0.000                      0                    6        0.212        0.000                      0                    6        1.500        0.000                       0                     9  
    ep_clk62p5                                                                                                                            8.769        0.000                      0                 1389        0.091        0.000                      0                 1389        5.000        0.000                       0                   563  
      fclk0                                                                                                                                                                                                                                                                           0.693        0.000                       0                   182  
      mclk0                                                                                                                               1.112        0.000                      0                30336        0.028        0.000                      0                30336        7.146        0.000                       0                 15713  
      mmcm1_clkfbout0                                                                                                                                                                                                                                                                14.408        0.000                       0                     3  
    ep_clkfbout                                                                                                                                                                                                                                                                      30.751        0.000                       0                     2  
core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                                        2.910        0.000                       0                     2  
  daqclk0                                                                                                                                 0.467        0.000                      0                 1196        0.089        0.000                      0                 1196        2.258        0.000                       0                   626  
  daqclk1                                                                                                                                 1.295        0.000                      0                  244        0.121        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                                7.009        0.000                      0                    7        0.215        0.000                      0                    7        3.304        0.000                       0                    12  
gbe_refclk                                                                                                                                4.967        0.000                      0                  107        0.156        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                                              5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                                       14.751        0.000                       0                     2  
  oeiclk                                                                                                                                 -0.543       -5.843                     18                 9137        0.042        0.000                      0                 9137        3.146        0.000                       0                  2779  
  oeihclk                                                                                                                                 9.365        0.000                      0                  146        0.123        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                                3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                                       5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                                             0.693        0.000                       0                   182  
    mclk1                                                                                                                                 1.112        0.000                      0                30336        0.028        0.000                      0                30336        7.146        0.000                       0                 15713  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                                  14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                                      8.408        0.000                       0                     3  
  sclk100                                                                                                                                 5.887        0.000                      0                  785        0.099        0.000                      0                  785        4.286        0.000                       0                   426  
  sclk200                                                                                                                                 1.034        0.000                      0                  572        0.130        0.000                      0                  572        0.264        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ep_clk62p5    ep_clk2x            0.986        0.000                      0                    6        0.265        0.000                      0                    6  
ep_clk2x      ep_clk62p5          1.527        0.000                      0                   17        0.211        0.000                      0                   17  
oeihclk       oeiclk              5.537        0.000                      0                   28        0.156        0.000                      0                   28  
oeiclk        oeihclk             4.292        0.000                      0                   24        0.151        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.499        0.000                      0                   31        0.444        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   1.597        0.000                      0                   76        0.629        0.000                      0                   76  
**async_default**  sclk200            sclk200                  2.284        0.000                      0                   16        0.518        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { adn2814_data_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.470         16.000      14.530     BUFR_X1Y5  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/I



---------------------------------------------------------------------------------------------------
From Clock:  bclk
  To Clock:  bclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bclk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         16.000      11.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        1.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.589ns (28.899%)  route 1.449ns (71.101%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 9.955 - 4.000 ) 
    Source Clock Delay      (SCD):    6.304ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.614     6.304    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X147Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y72        FDRE (Prop_fdre_C_Q)         0.379     6.683 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/Q
                         net (fo=2, routed)           0.552     7.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]
    SLICE_X147Y72        LUT4 (Prop_lut4_I0_O)        0.105     7.340 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2/O
                         net (fo=1, routed)           0.897     8.237    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_2_n_0
    SLICE_X152Y72        LUT5 (Prop_lut5_I3_O)        0.105     8.342 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1/O
                         net (fo=1, routed)           0.000     8.342    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_i_1_n_0
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415     5.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567     6.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.712     8.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.503     9.955    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                         clock pessimism              0.311    10.266    
                         clock uncertainty           -0.089    10.177    
    SLICE_X152Y72        FDRE (Setup_fdre_C_D)        0.072    10.249    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg
  -------------------------------------------------------------------
                         required time                         10.249    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  1.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.202%)  route 0.118ns (38.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.676     2.545    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X147Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y72        FDRE (Prop_fdre_C_Q)         0.141     2.686 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/Q
                         net (fo=2, routed)           0.118     2.804    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]
    SLICE_X147Y72        LUT2 (Prop_lut2_I1_O)        0.045     2.849 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.849    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/plusOp[1]
    SLICE_X147Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.949     3.212    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X147Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]/C
                         clock pessimism             -0.667     2.545    
    SLICE_X147Y72        FDRE (Hold_fdre_C_D)         0.092     2.637    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y5    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X147Y72    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.000       1.500      SLICE_X147Y72    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/cctr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        8.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 0.506ns (7.835%)  route 5.952ns (92.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 21.866 - 16.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         1.558     6.248    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clko
    SLICE_X134Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y72        FDRE (Prop_fdre_C_Q)         0.379     6.627 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/Q
                         net (fo=63, routed)          3.520    10.148    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/rst
    SLICE_X84Y85         LUT4 (Prop_lut4_I1_O)        0.127    10.275 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/trst_inferred_i_1/O
                         net (fo=91, routed)          2.432    12.707    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/rst
    SLICE_X75Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415    17.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567    18.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.712    20.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         1.414    21.866    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/clk
    SLICE_X75Y79         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]/C
                         clock pessimism              0.251    22.117    
                         clock uncertainty           -0.109    22.008    
    SLICE_X75Y79         FDRE (Setup_fdre_C_R)       -0.533    21.475    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ts/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.475    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  8.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/ram/ram_reg_0_31_8_8/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.638%)  route 0.231ns (64.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         0.631     2.500    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/clk
    SLICE_X81Y91         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.128     2.628 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/p_reg[1]/Q
                         net (fo=15, routed)          0.231     2.859    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/ram/ram_reg_0_31_8_8/A1
    SLICE_X80Y91         RAMS32                                       r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/ram/ram_reg_0_31_8_8/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         0.906     3.169    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/ram/ram_reg_0_31_8_8/WCLK
    SLICE_X80Y91         RAMS32                                       r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/ram/ram_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.656     2.513    
    SLICE_X80Y91         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.768    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/ctrl/rxbuf/ram/ram_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/PSCLK   n/a            1.999         16.000      14.001     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/PSCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 reset_inst/reset_fe_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 0.379ns (2.657%)  route 13.885ns (97.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 22.063 - 16.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         1.661     6.351    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.574     2.778 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.832     4.609    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.632     6.322    reset_inst/mclk
    SLICE_X29Y62         FDRE                                         r  reset_inst/reset_fe_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.379     6.701 r  reset_inst/reset_fe_mclk_reg_reg/Q
                         net (fo=167, routed)        13.885    20.586    fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/SR[0]
    ILOGIC_X0Y236        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415    17.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567    18.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.712    20.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         1.553    22.005    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.377    18.628 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.747    20.375    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.611    22.063    fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/mclk
    ILOGIC_X0Y236        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/CLKDIV
                         clock pessimism              0.238    22.301    
                         clock uncertainty           -0.097    22.204    
    ILOGIC_X0Y236        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506    21.698    fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst
  -------------------------------------------------------------------
                         required time                         21.698    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                  1.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core_inst/gen_stream_sender[3].stream_sender_inst/ch1_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst/DI[23]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         0.677     2.546    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     1.145 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.843    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       0.681     2.550    core_inst/gen_stream_sender[3].stream_sender_inst/mclk
    SLICE_X9Y73          FDRE                                         r  core_inst/gen_stream_sender[3].stream_sender_inst/ch1_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     2.691 r  core_inst/gen_stream_sender[3].stream_sender_inst/ch1_0_reg_reg[9]/Q
                         net (fo=1, routed)           0.243     2.934    core_inst/gen_stream_sender[3].stream_sender_inst/temp[0]_31[23]
    RAMB18_X0Y26         FIFO18E1                                     r  core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         0.951     3.214    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     1.479 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     2.235    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.001     3.265    core_inst/gen_stream_sender[3].stream_sender_inst/mclk
    RAMB18_X0Y26         FIFO18E1                                     r  core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst/WRCLK
                         clock pessimism             -0.655     2.610    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[23])
                                                      0.296     2.906    core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         32.000      30.751     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X1Y1  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X0Y3  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 core_inst/st40_sender_inst/sela_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/st40_sender_inst/dout_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 1.114ns (14.346%)  route 6.651ns (85.654%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.934 - 8.318 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     2.855    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.932 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.491    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.572 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         1.382     5.954    core_inst/st40_sender_inst/CLK
    SLICE_X73Y158        FDRE                                         r  core_inst/st40_sender_inst/sela_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y158        FDRE (Prop_fdre_C_Q)         0.379     6.333 r  core_inst/st40_sender_inst/sela_reg[1]/Q
                         net (fo=9, routed)           0.555     6.888    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/sela__0[1]
    SLICE_X72Y158        LUT3 (Prop_lut3_I2_O)        0.105     6.993 f  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[4].stc_inst/genfifo[3].fifo_inst_i_11__31/O
                         net (fo=25, routed)          1.208     8.201    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/genfifo[3].fifo_inst_4
    SLICE_X66Y167        LUT6 (Prop_lut6_I3_O)        0.105     8.306 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/genfifo[3].fifo_inst_i_1__23/O
                         net (fo=40, routed)          1.538     9.844    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/gen_rden_a[3].gen_rden_c[5].fifo_rden_reg[3]_260
    SLICE_X37Y175        LUT6 (Prop_lut6_I1_O)        0.105     9.949 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/dout_reg[26]_i_19/O
                         net (fo=1, routed)           0.861    10.810    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/dout_reg[26]_i_19_n_0
    SLICE_X58Y175        LUT6 (Prop_lut6_I0_O)        0.105    10.915 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[5].stc_inst/dout_reg[26]_i_16/O
                         net (fo=1, routed)           0.869    11.784    core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[26]_i_4_1
    SLICE_X73Y170        LUT6 (Prop_lut6_I5_O)        0.105    11.889 r  core_inst/st40_sender_inst/gen_stc_a[3].gen_stc_c[7].stc_inst/dout_reg[26]_i_12/O
                         net (fo=1, routed)           0.834    12.723    core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[6].stc_inst/dout_reg_reg[26]_3
    SLICE_X75Y153        LUT6 (Prop_lut6_I5_O)        0.105    12.828 f  core_inst/st40_sender_inst/gen_stc_a[1].gen_stc_c[6].stc_inst/dout_reg[26]_i_4/O
                         net (fo=1, routed)           0.786    13.614    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/dout_reg_reg[26]_1
    SLICE_X74Y137        LUT6 (Prop_lut6_I4_O)        0.105    13.719 r  core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/dout_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    13.719    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst_n_28
    SLICE_X74Y137        FDRE                                         r  core_inst/st40_sender_inst/dout_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.534    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     9.611 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.399    11.010    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.083 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.571    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.648 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         1.286    13.934    core_inst/st40_sender_inst/CLK
    SLICE_X74Y137        FDRE                                         r  core_inst/st40_sender_inst/dout_reg_reg[26]/C
                         clock pessimism              0.242    14.175    
                         clock uncertainty           -0.062    14.114    
    SLICE_X74Y137        FDRE (Setup_fdre_C_D)        0.072    14.186    core_inst/st40_sender_inst/dout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                  0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.985%)  route 0.164ns (50.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.174 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.719    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.745 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         0.685     2.430    core_inst/sender0_spy_hi_inst/CLK
    SLICE_X140Y91        FDRE                                         r  core_inst/sender0_spy_hi_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y91        FDRE (Prop_fdre_C_Q)         0.164     2.594 r  core_inst/sender0_spy_hi_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.164     2.758    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ADDRARDADDR[8]
    RAMB18_X7Y36         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.485 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.080    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.109 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=624, routed)         1.000     3.109    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/CLK
    RAMB18_X7Y36         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.623     2.486    
    RAMB18_X7Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.669    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X72Y91        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.854         4.159       3.305      SLICE_X72Y91        core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.694ns (26.572%)  route 1.918ns (73.428%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.781ns = ( 9.940 - 4.159 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.081     1.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.500     2.855    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.932 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.491    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.572 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.568     6.140    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X47Y246        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y246        FDRE (Prop_fdre_C_Q)         0.379     6.519 f  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.536     7.054    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X46Y246        LUT4 (Prop_lut4_I2_O)        0.105     7.159 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.527     7.687    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X46Y247        LUT4 (Prop_lut4_I0_O)        0.105     7.792 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.343     8.134    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X48Y248        LUT2 (Prop_lut2_I0_O)        0.105     8.239 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.512     8.752    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X47Y245        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     5.375    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077     5.452 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.399     6.851    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.924 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.412    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     8.489 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.451     9.940    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X47Y245        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.331    10.271    
                         clock uncertainty           -0.056    10.214    
    SLICE_X47Y245        FDRE (Setup_fdre_C_CE)      -0.168    10.046    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.124    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.174 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.719    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.745 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.665     2.410    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X47Y235        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDRE (Prop_fdre_C_Q)         0.141     2.551 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.606    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X47Y235        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.875     1.432    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.485 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.080    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.109 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.939     3.048    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X47Y235        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.410    
    SLICE_X47Y235        FDRE (Hold_fdre_C_D)         0.075     2.485    core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X0Y3     core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X52Y195       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X52Y195       core_inst/core_mgt4_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 11.031 - 8.317 ) 
    Source Clock Delay      (SCD):    3.840ns
    Clock Pessimism Removal (CPR):    1.126ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.644     2.999    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.735     3.840    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.185 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.185    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.536    10.271    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069    10.340 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.691    11.031    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.126    12.157    
                         clock uncertainty           -0.035    12.122    
    SLICE_X48Y200        FDRE (Setup_fdre_C_D)        0.072    12.194    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFH/I       n/a            1.592         8.317       6.725      BUFHCE_X0Y48   core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         4.159       3.305      SLICE_X48Y222  core_inst/core_mgt4_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        4.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.543ns (55.780%)  route 1.223ns (44.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 12.556 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.929     5.912    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[4])
                                                      1.438     7.350 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[4]
                         net (fo=2, routed)           1.223     8.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[4]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.105     8.678 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     8.678    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1_n_0
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.971 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.585    12.556    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.092    13.648    
                         clock uncertainty           -0.035    13.613    
    SLICE_X49Y8          FDCE (Setup_fdce_C_D)        0.032    13.645    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.645    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  4.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.192ns (69.523%)  route 0.084ns (30.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/Q
                         net (fo=1, routed)           0.084     2.046    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[9]
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.051     2.097 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.097    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1_n_0
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.602     1.834    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.107     1.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Low Pulse Width   Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK           n/a            0.854         4.000       3.146      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :           18  Failing Endpoints,  Worst Slack       -0.543ns,  Total Violation       -5.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.543ns  (required time - arrival time)
  Source:                 gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.650ns (35.103%)  route 4.899ns (64.897%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.784ns = ( 14.784 - 8.000 ) 
    Source Clock Delay      (SCD):    7.363ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.840     7.363    gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X0Y17         RAMB18E1                                     r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     9.488 r  gen_spy_afe[3].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DOBDO[0]
                         net (fo=1, routed)           2.345    11.833    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_346_2[0]
    SLICE_X89Y51         LUT6 (Prop_lut6_I5_O)        0.105    11.938 f  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_822/O
                         net (fo=1, routed)           0.466    12.404    gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_822_n_0
    SLICE_X88Y52         LUT5 (Prop_lut5_I0_O)        0.105    12.509 f  gen_spy_afe[3].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_687/O
                         net (fo=1, routed)           0.232    12.741    gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_188
    SLICE_X89Y54         LUT5 (Prop_lut5_I1_O)        0.105    12.846 f  gen_spy_afe[3].gen_spy_bit[0].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_373/O
                         net (fo=1, routed)           0.883    13.730    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_0
    SLICE_X113Y60        LUT6 (Prop_lut6_I2_O)        0.105    13.835 f  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_188/O
                         net (fo=1, routed)           0.116    13.950    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_18
    SLICE_X113Y60        LUT6 (Prop_lut6_I2_O)        0.105    14.055 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_62/O
                         net (fo=1, routed)           0.857    14.913    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB36_X7Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    11.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    13.157    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.234 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.550    14.784    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X7Y12         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.303    15.087    
                         clock uncertainty           -0.077    15.011    
    RAMB36_X7Y12         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[4])
                                                     -0.641    14.370    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                 -0.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        0.640     2.860    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X99Y79         FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79         FDRE (Prop_fdre_C_Q)         0.141     3.001 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[1]/Q
                         net (fo=1, routed)           0.098     3.098    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[1]
    SLICE_X96Y79         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        0.913     3.528    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X96Y79         SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
                         clock pessimism             -0.655     2.874    
    SLICE_X96Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.057    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X5Y13     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X98Y76     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X98Y76     eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        9.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 0.955ns (15.447%)  route 5.227ns (84.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.837ns = ( 22.837 - 16.000 ) 
    Source Clock Delay      (SCD):    7.457ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.933     7.457    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[6])
                                                      0.955     8.412 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXDATA[6]
                         net (fo=1, routed)           5.227    13.639    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[6]
    SLICE_X114Y11        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    19.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    21.157    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.234 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.603    22.837    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X114Y11        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                         clock pessimism              0.310    23.148    
                         clock uncertainty           -0.085    23.063    
    SLICE_X114Y11        FDRE (Setup_fdre_C_D)       -0.059    23.004    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.004    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                  9.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.336%)  route 0.324ns (69.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X47Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141     3.086 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/Q
                         net (fo=1, routed)           0.324     3.410    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_8[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.224     3.840    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.203    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.084     3.287    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X50Y20        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         8.000       7.500      SLICE_X50Y20        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clk0_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 reset_inst/reset_fe_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 0.379ns (2.657%)  route 13.885ns (97.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 14.703 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.661    -0.936    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.574    -4.510 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.832    -2.678    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.632    -0.965    reset_inst/mclk
    SLICE_X29Y62         FDRE                                         r  reset_inst/reset_fe_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.586 r  reset_inst/reset_fe_mclk_reg_reg/Q
                         net (fo=167, routed)        13.885    13.299    fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/SR[0]
    ILOGIC_X0Y236        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127    17.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.158    10.835 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           2.180    13.015    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    13.092 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.553    14.645    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.377    11.268 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.747    13.015    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.092 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.611    14.703    fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/mclk
    ILOGIC_X0Y236        ISERDESE2                                    r  fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/CLKDIV
                         clock pessimism              0.311    15.013    
                         clock uncertainty           -0.097    14.916    
    ILOGIC_X0Y236        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506    14.410    fe_inst/gen_afe[4].afe_inst/genfebit[6].dfebit_inst/iserdese2_master_inst
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  1.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core_inst/gen_stream_sender[3].stream_sender_inst/ch1_0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst/DI[23]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.394    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.795 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.097    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       0.681    -0.390    core_inst/gen_stream_sender[3].stream_sender_inst/mclk
    SLICE_X9Y73          FDRE                                         r  core_inst/gen_stream_sender[3].stream_sender_inst/ch1_0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  core_inst/gen_stream_sender[3].stream_sender_inst/ch1_0_reg_reg[9]/Q
                         net (fo=1, routed)           0.243    -0.006    core_inst/gen_stream_sender[3].stream_sender_inst/temp[0]_31[23]
    RAMB18_X0Y26         FIFO18E1                                     r  core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst/DI[23]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.779    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.513 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.758    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=15711, routed)       1.001    -0.728    core_inst/gen_stream_sender[3].stream_sender_inst/mclk
    RAMB18_X0Y26         FIFO18E1                                     r  core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst/WRCLK
                         clock pessimism              0.397    -0.331    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[23])
                                                      0.296    -0.035    core_inst/gen_stream_sender[3].stream_sender_inst/fifo_gen[0].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y26     fe_inst/gen_afe[0].afe_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         8.000       7.146      SLICE_X66Y128    core_inst/st40_sender_inst/gen_stc_a[0].gen_stc_c[0].stc_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9    endpoint_inst/mmcm1_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y8    endpoint_inst/mmcm0_clkfb_inst/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  endpoint_inst/mmcm0_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        5.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.589ns (16.635%)  route 2.952ns (83.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 8.524 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.076ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         1.521    -1.076    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X83Y87         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.379    -0.697 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state_reg[3]/Q
                         net (fo=13, routed)          1.165     0.467    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/state[3]
    SLICE_X85Y87         LUT4 (Prop_lut4_I2_O)        0.105     0.572 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1/O
                         net (fo=18, routed)          0.809     1.382    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/f_ok_i_1_n_0
    SLICE_X90Y89         LUT6 (Prop_lut6_I0_O)        0.105     1.487 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1/O
                         net (fo=16, routed)          0.978     2.464    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr[0]_i_1_n_0
    SLICE_X94Y88         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    10.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127    11.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.158     4.835 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           2.180     7.015    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.092 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         1.432     8.524    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/sys_clk
    SLICE_X94Y88         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]/C
                         clock pessimism              0.324     8.848    
                         clock uncertainty           -0.074     8.774    
    SLICE_X94Y88         FDRE (Setup_fdre_C_R)       -0.423     8.351    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/sm/cctr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  5.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 spi_inst/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.979%)  route 0.209ns (50.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         0.650    -0.421    spi_inst/sclk100
    SLICE_X100Y99        FDRE                                         r  spi_inst/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  spi_inst/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.209    -0.048    spi_inst/cmd_fifo_inst/shift_reg_reg[7][4]
    SLICE_X100Y101       LUT5 (Prop_lut5_I3_O)        0.045    -0.003 r  spi_inst/cmd_fifo_inst/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    spi_inst/cmd_fifo_inst_n_3
    SLICE_X100Y101       FDRE                                         r  spi_inst/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=424, routed)         0.855    -0.875    spi_inst/sclk100
    SLICE_X100Y101       FDRE                                         r  spi_inst/shift_reg_reg[5]/C
                         clock pessimism              0.653    -0.222    
    SLICE_X100Y101       FDRE (Hold_fdre_C_D)         0.120    -0.102    spi_inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK  n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1  core_inst/core_mgt4_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2   n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0    endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X49Y197      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C               n/a            0.500         5.000       4.500      SLICE_X49Y197      core_inst/core_mgt4_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.863ns (24.505%)  route 2.659ns (75.495%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 3.754 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.784    -0.813    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X37Y39         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.434 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/Q
                         net (fo=3, routed)           0.670     0.236    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.115     0.351 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.668     1.019    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.264     1.283 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.540     1.823    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.105     1.928 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.781     2.708    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127     6.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.158    -0.165 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.180     2.015    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.092 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.662     3.754    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X37Y41         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                         clock pessimism              0.407     4.161    
                         clock uncertainty           -0.067     4.094    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.352     3.742    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         0.687    -0.384    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.243 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.179    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         0.963    -0.767    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.382    -0.384    
    SLICE_X30Y51         FDPE (Hold_fdpe_C_D)         0.075    -0.309    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  fe_inst/IDELAYCTRL_inst/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y68     count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X68Y68     count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk2x rise@4.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.379ns (17.024%)  route 1.847ns (82.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 9.892 - 4.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449     1.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757     2.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607     2.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.797     4.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         1.558     6.248    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clko
    SLICE_X134Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y72        FDRE (Prop_fdre_C_Q)         0.379     6.627 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/rst_reg/Q
                         net (fo=63, routed)          1.847     8.474    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/SS[0]
    SLICE_X101Y95        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      4.000     4.000 r  
    AC3                                               0.000     4.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     4.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882     4.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415     5.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726     6.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567     6.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.712     8.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.440     9.892    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X101Y95        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]/C
                         clock pessimism              0.149    10.042    
                         clock uncertainty           -0.229     9.813    
    SLICE_X101Y95        FDSE (Setup_fdse_C_S)       -0.352     9.461    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.461    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ep_clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk2x rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.551%)  route 0.765ns (80.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         0.647     2.516    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/clk
    SLICE_X97Y94         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y94         FDRE (Prop_fdre_C_Q)         0.141     2.657 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/ep/tx/phy/wb_reg[0]/Q
                         net (fo=1, routed)           0.765     3.422    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q
    SLICE_X102Y95        LUT3 (Prop_lut3_I1_O)        0.045     3.467 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0/O
                         net (fo=1, routed)           0.000     3.467    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q0_n_0
    SLICE_X102Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.926     3.189    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/CLK
    SLICE_X102Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg/C
                         clock pessimism             -0.336     2.853    
                         clock uncertainty            0.229     3.082    
    SLICE_X102Y95        FDRE (Hold_fdre_C_D)         0.120     3.202    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/txmod/q_reg
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
From Clock:  ep_clk2x
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ep_clk62p5 rise@16.000ns - ep_clk2x rise@12.000ns)
  Data Path Delay:        2.027ns  (logic 0.433ns (21.359%)  route 1.594ns (78.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 21.955 - 16.000 ) 
    Source Clock Delay      (SCD):    6.306ns = ( 18.306 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                     12.000    12.000 r  
    AC3                                               0.000    12.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    12.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.923    12.923 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.449    13.372    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.757    14.129 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.607    14.736    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.813 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           1.797    16.609    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    16.690 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           1.616    18.306    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y72        FDRE (Prop_fdre_C_Q)         0.433    18.739 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, routed)          1.594    20.334    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X152Y77        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AC3                                               0.000    16.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.882    16.882 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.415    17.297    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.726    18.023 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.567    18.590    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.663 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           1.712    20.375    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    20.452 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         1.503    21.955    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X152Y77        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg/C
                         clock pessimism              0.149    22.105    
                         clock uncertainty           -0.229    21.876    
    SLICE_X152Y77        FDRE (Setup_fdre_C_D)       -0.015    21.861    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/q_reg
  -------------------------------------------------------------------
                         required time                         21.861    
                         arrival time                         -20.334    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk2x  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk2x rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.164ns (22.410%)  route 0.568ns (77.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk2x rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.206     0.624    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.895 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.214     1.109    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.159 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT1
                         net (fo=1, routed)           0.684     1.843    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku4x
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.869 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg4x/O
                         net (fo=7, routed)           0.677     2.546    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk4x
    SLICE_X152Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y72        FDRE (Prop_fdre_C_Q)         0.164     2.710 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di_reg/Q
                         net (fo=18, routed)          0.568     3.278    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/di
    SLICE_X153Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AC3                                               0.000     0.000 r  adn2814_data_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_data_p
    AC3                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  endpoint_inst/cdr_data_inst/O
                         net (fo=2, routed)           0.311     0.764    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/d
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.196 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufr0/O
                         net (fo=1, routed)           0.246     1.442    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bclk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.495 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/mmcm/CLKOUT0
                         net (fo=1, routed)           0.739     2.235    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/clku
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.264 r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/bufg0/O
                         net (fo=561, routed)         0.950     3.213    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/clk
    SLICE_X153Y72        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]/C
                         clock pessimism             -0.336     2.877    
                         clock uncertainty            0.229     3.106    
    SLICE_X153Y72        FDRE (Hold_fdre_C_CE)       -0.039     3.067    endpoint_inst/pdts_endpoint_inst/pdts_endpoint_inst/rxcdr/sm/dctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.379ns (19.198%)  route 1.595ns (80.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.818ns = ( 14.818 - 8.000 ) 
    Source Clock Delay      (SCD):    7.233ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.709     7.233    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X51Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.379     7.612 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.595     9.207    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    11.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    13.157    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.234 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.584    14.818    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.189    15.007    
                         clock uncertainty           -0.205    14.802    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)       -0.059    14.743    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.191%)  route 0.634ns (81.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X115Y21        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y21        FDRE (Prop_fdre_C_Q)         0.141     3.085 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.634     3.719    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X114Y21        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.001     3.616    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X114Y21        FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.324     3.292    
                         clock uncertainty            0.205     3.497    
    SLICE_X114Y21        FDRE (Hold_fdre_C_D)         0.066     3.563    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.945ns  (logic 0.348ns (11.816%)  route 2.597ns (88.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.043ns = ( 23.043 - 16.000 ) 
    Source Clock Delay      (SCD):    7.082ns = ( 15.082 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     9.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     9.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677    11.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061    13.443    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.524 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.558    15.082    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X57Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.348    15.430 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.597    18.027    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    17.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077    17.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    19.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    21.157    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    21.234 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.809    23.043    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_7
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.189    23.232    
                         clock uncertainty           -0.205    23.027    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.709    22.318    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         22.318    
                         arrival time                         -18.027    
  -------------------------------------------------------------------
                         slack                                  4.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.700%)  route 0.595ns (82.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.128     3.072 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.595     3.667    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.016     3.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.348ns (17.702%)  route 1.618ns (82.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 12.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    1.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.547     3.902    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.983 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.698     5.681    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X45Y29         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDPE (Prop_fdpe_C_Q)         0.348     6.029 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.618     7.647    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y4          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.476    10.894    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    10.971 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.586    12.557    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.092    13.649    
                         clock uncertainty           -0.035    13.614    
    SLICE_X51Y4          FDCE (Recov_fdce_C_CLR)     -0.468    13.146    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.722     1.820    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y10         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDCE (Prop_fdce_C_Q)         0.141     1.961 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.250     2.211    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X51Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.578     1.859    
    SLICE_X51Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.767    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.484ns (11.949%)  route 3.567ns (88.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 14.570 - 8.000 ) 
    Source Clock Delay      (SCD):    7.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.081     1.628 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.677     3.305    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.382 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     5.443    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.523 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.551     7.075    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X105Y76        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y76        FDRE (Prop_fdre_C_Q)         0.379     7.454 f  eth_int_inst/reset_mgr/reset_reg_replica/Q
                         net (fo=211, routed)         0.719     8.173    eth_int_inst/reset_mgr/reset_reg_0_repN
    SLICE_X108Y74        LUT2 (Prop_lut2_I0_O)        0.105     8.278 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           2.848    11.125    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X3Y20         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476     9.476    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.077     9.553 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.567    11.120    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.193 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    13.157    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.234 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.336    14.570    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X3Y20         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.296    14.867    
                         clock uncertainty           -0.077    14.790    
    RAMB36_X3Y20         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.722    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.246ns (44.997%)  route 0.301ns (55.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X46Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDPE (Prop_fdpe_C_Q)         0.148     3.093 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.057     3.150    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X46Y45         LUT2 (Prop_lut2_I0_O)        0.098     3.248 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.244     3.492    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X47Y45         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2777, routed)        1.004     3.619    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X47Y45         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.661     2.958    
    SLICE_X47Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     2.863    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.379ns (16.703%)  route 1.890ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 3.666 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.194     2.101    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.968 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.290    -2.678    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.597 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.636    -0.961    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.379    -0.582 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.890     1.308    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X47Y27         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.127     6.993    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.158    -0.165 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           2.180     2.015    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.092 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.574     3.666    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X47Y27         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.324     3.990    
                         clock uncertainty           -0.067     3.923    
    SLICE_X47Y27         FDCE (Recov_fdce_C_CLR)     -0.331     3.592    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.592    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.145%)  route 0.636ns (81.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.489     0.891    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.901    -2.009 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -1.097    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.071 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         0.687    -0.384    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X30Y51         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDPE (Prop_fdpe_C_Q)         0.141    -0.243 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.636     0.393    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X40Y29         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.536     0.973    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.721    -2.747 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -1.758    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.729 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=332, routed)         1.022    -0.708    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X40Y29         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.649    -0.058    
    SLICE_X40Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.125    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.518    





