// Seed: 2664698006
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_3 = 1'b0 ^ 1 ? 1 : 1'b0 & id_6;
  assign id_8 = 1;
  logic id_8 = id_1;
  logic id_9;
  logic id_10;
  type_15(
      1, id_4, id_6
  ); type_16(
      1, id_8 - id_6, id_8
  );
  assign id_9 = 1;
  assign id_4 = 1;
  logic id_11;
  initial id_9 = 1'b0;
endmodule
