<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/v2d6/AV2D_APB_0/AV2D_CSR/reg</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/v2d6/AV2D_APB_0/AV2D_CSR/reg</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet">ABC V2D Core, abc_v2d, Register Address Map</h3>
    <p class="ldescdet">This address map contains 1kB APB accessible space for ABC V2D Core(abc_v2d) related register set.</p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">AddressMap abc_soc_top/v2d6/AV2D_APB_0/AV2D_CSR/reg</h2>

    <!-- Registers for AddressMap abc_soc_top/v2d6/AV2D_APB_0/AV2D_CSR/reg -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6A3D1D4A0BB022D">AV2D_SCRATCH</a>  </b></td>
        <td class="unboxed sdescmap">Scratch Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_282D8902475F17A9">APB_BRI_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">APB Bridge Status Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr">0x0000000f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B800B419C3DAA94C">TX_GNRL_CSR</a>  </b></td>
        <td class="unboxed sdescmap">Tx (VEX Array to DRF and PDPD) General Control and Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92AC3EEE3916E643">TX_SIF_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">Tx Sample Interface Control Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2776DEF9384B6B9">TX_SIF_SMPL_CNT</a>  </b></td>
        <td class="unboxed sdescmap">Tx Sample Interface Sample Count</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EAAE4A600AAC616E">TX_BUF_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">Tx Buffer Full/Empty Status</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000020[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8306131880DEC1F">TX_PTR_BOUND[4]</a>  </b></td>
        <td class="unboxed sdescmap">Tx Data and PDPD Extra Term Buffer Read/Write Pointer Upper/Lower Boundary Control Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000030[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7DBE02E222EA063B">TX_PD_PTR_BOUND[4]</a>  </b></td>
        <td class="unboxed sdescmap">Tx PDPD Main Data Buffer Read/Write Pointer Upper/Lower Boundary Control Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000040[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9A40E73D838BA5A">TX_STREAM_CNT[4]</a>  </b></td>
        <td class="unboxed sdescmap">Tx Stream Count</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000050[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34598156F7597964">TX_PD_STREAM_CNT[4]</a>  </b></td>
        <td class="unboxed sdescmap">Tx PDPD Main Stream Count</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BB80AE22DB310F8">RX_GNRL_CSR</a>  </b></td>
        <td class="unboxed sdescmap">Rx (DRF and PDPD to VEX Array) General Control and Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4F451A7163CA42A">RX_PACKET_SZ</a>  </b></td>
        <td class="unboxed sdescmap">Rx HBI Interface Per Stream Packet Size Control Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000068[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AC48A72E986E360">RX_IN_SMPL_CNT[2]</a>  </b></td>
        <td class="unboxed sdescmap">Rx Ingress Sample Count</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000070[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4608849C9E644790">RX_STREAM_CNT[4]</a>  </b></td>
        <td class="unboxed sdescmap">Rx Stream Count</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000080[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D5A890AC9103DAD">RX_PD_STREAM_CNT[5]</a>  </b></td>
        <td class="unboxed sdescmap">Rx PDPD Main Stream Count</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9B23D0DEC3DAC0F">PIF_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">PDPD Interface Control Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr">0x0000009f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000000a0[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E34E9826F030F1AB">TX_BUF_WM_START[4]</a>  </b></td>
        <td class="unboxed sdescmap">Tx Buffer Partition Watermarks at Start</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x000000b0[+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E302CFEDB747D1A">TX_BUF_WM_HILO[8]</a>  </b></td>
        <td class="unboxed sdescmap">Tx Buffer Partition Highest/Lowest Watermarks</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B9C44FF35250518">TX_START_WM</a>  </b></td>
        <td class="unboxed sdescmap">Tx Start On Watermark</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr">0x000000df</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB17D7AC98E0F5EE">INT_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D Interrupt Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58797AD9F7A38C38">INT_HIGH_EN</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D High Priority Interrupt Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9361F308D975FD0">INT_LOW_EN</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D Low Priority Interrupt Enable Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3C929EFAB888F30">INT_CLEAR</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D Interrupt Clear Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62D29EEE70827493">INT_FORCE</a>  </b></td>
        <td class="unboxed sdescmap">ABC V2D Interrupt Force Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr">0x000000ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_25506B16AA2953E0">SMON_r0</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon CONTROL0 register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CEDE61486D927274">SMON_r1</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon CONTROL1 register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8895E9D9BD2F242">SMON_r2</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON0_COMPARE register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED218A8193F31543">SMON_r3</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON1_COMPARE register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_980CDCBA7F950C40">SMON_r4</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON0_COUNT register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BC8935D4AC86D9F5">SMON_r5</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon SMON1_COUNT register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A74BDE0C1522DC6F">SMON_r6</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon TIMER register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C8955D3DED8F04B">SMON_r7</a>  </b></td>
        <td class="unboxed sdescmap">AW_smon TIMERMAXVAL register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000120[+=0x50][+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88061E28F0ECEFF2">TX_BUF_ECC_ERR_INFO[2][8]</a>  </b></td>
        <td class="unboxed sdescmap">TX Buffer ECC Error Information Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000140[+=0x50][+=0x4]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B431764A4B0AA75">TX_BUF_ECC_CTRL[2][8]</a>  </b></td>
        <td class="unboxed sdescmap">TX Buffer ECC Control Register</td>
      </tr>
      <tr class="tabrbd">
        <td class="unboxed addr">0x00000160[+=0x50]</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_704A3D36A49BB6D5">TX_BUF_ECC_ERR_STAT[2]</a>  </b></td>
        <td class="unboxed sdescmap">TX Buffer ECC Error Status Register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/v2d6/AV2D_APB_0/AV2D_CSR/reg</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_D6A3D1D4A0BB022D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) AV2D_SCRATCH</span><br/>
      <span class="sdescdet">Scratch Register</span><br/>
      <span class="ldescdet">This register can be used by software to verify reads/writes to this address space.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a000</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">SCRATCHPAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SCRATCHPAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Scratch pad</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_282D8902475F17A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) APB_BRI_STATUS</span><br/>
      <span class="sdescdet">APB Bridge Status Register</span><br/>
      <span class="ldescdet">This is the AW_apb2core_bridge status register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a004</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">TIMEOUT</td>
        <td class="fldnorm" colspan="1">ACK_ERROR</td>
        <td class="fldnorm" colspan="1">UNSOL_ACK</td>
        <td class="fldnorm" colspan="1">SW_LOCK_CTRL</td>
        <td class="fldnorm" colspan="8">REVISION</td>
        <td class="fldnorm" colspan="20">TIMEOUT_VALUE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1C/V</td>
        <td class="accno" colspan="1">RW/1S/V/L</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="20">RW/L</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An APB request has timed out</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ACK_ERROR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Acknowledgement had error bit set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW/1C/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">UNSOL_ACK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">An unsolicited acknowledge was received</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW/1S/V/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SW_LOCK_CTRL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Block software writes to timeout_value if set</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Module Revision Number</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:00]</b><br/>RW/L</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TIMEOUT_VALUE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of core clocks to wait before timing out an APB request</span></p>
          <p><b>Reset: </b>hex:0x10000;</p>
    <p><b>Locked by:</b> APB_BRI_STATUS.SW_LOCK_CTRL; <b>Lock value:</b> 1</p>        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B800B419C3DAA94C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) TX_GNRL_CSR</span><br/>
      <span class="sdescdet">Tx (VEX Array to DRF and PDPD) General Control and Status Register</span><br/>
      <span class="ldescdet">This is the general control and status register for Tx data path, from VEX Array to DRF and PDPD.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a010</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc07eff0c</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc07eff0c</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">TX_CAPTURE_DONE_B</td>
        <td class="fldnorm" colspan="1">TX_CAPTURE_DONE_AC</td>
        <td class="fldnorm" colspan="2">TX_CAPTURE_IDX_B</td>
        <td class="fldnorm" colspan="2">TX_CAPTURE_IDX_AC</td>
        <td class="fldnorm" colspan="1">TX_CFG_COMPLETE</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">PD_EXTRA_EN</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="1">TX_ALARM_CM_1_ERR_MASK</td>
        <td class="fldnorm" colspan="1">TX_ALARM_CM_0_ERR_MASK</td>
        <td class="fldnorm" colspan="1">TX_ALARM_UNDERRUN_MASK</td>
        <td class="fldnorm" colspan="1">TX_ALARM_ECC_DBE_MASK</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">BUFFER_1_POWER_DOWN</td>
        <td class="fldnorm" colspan="1">BUFFER_0_POWER_DOWN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_CAPTURE_DONE_B</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Capture Done B. When it's 0 and the logic sees a data with TX_CAPTUE_IDX_B index on Tx Buffer write side for path B, data to PDPF main term, this bit will be set. An update of TX_CAPTURE_IDX_B value will reset this bit to 0, and get ready to re-trigger.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_CAPTURE_DONE_AC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Capture Done A/C. When it's 0 and the logic sees a data with TX_CAPTUE_IDX_AC index on Tx Buffer write side for path A/C, data to DRF or PDPF extra term, this bit will be set. An update of TX_CAPTURE_IDX_AC value will reset this bit to 0, and get ready to re-trigger.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_CAPTURE_IDX_B</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Capture Index B. When a data with this index value is seen on Tx Buffer write for path B, data to PDPD main term, the TX_CAPTURE_DONE_B bit will be triggered and the BFN time will be captured. Update of this value will reset TX_CAPTURE_DONE_B bit and be ready for trigger again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_CAPTURE_IDX_AC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Capture Index A/C. When a data with this index value is seen on Tx Buffer write for path A/C, data to DRF or PDPD extra term, the TX_CAPTURE_DONE_AC bit will be triggered and the BFN time will be captured. Update of this value will reset TX_CAPTURE_DONE_AC bit and be ready for trigger again.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_CFG_COMPLETE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Configuration Completed. This field informs Tx logic that Tx related registers are programmed and ready to handle Tx traffic.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_EXTRA_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra Term Enable. When set, this field informs Tx logic that the PDPD extra term, C path, is enabled and A path is disabled. Otherwise, A path is enabled and C path is disabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_ALARM_CM_1_ERR_MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Alarm CommonModule(nsip_hbi) Error Mask. When set, the corresponding CM error from CM's high priority interrupt signal is masked out for Tx alarm to DRF.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_ALARM_CM_0_ERR_MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Alarm CommonModule(nsip_hbi) Error Mask. When set, the corresponding CM error from CM's high priority interrupt signal is masked out for Tx alarm to DRF.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_ALARM_UNDERRUN_MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Alarm Underrun Mask. When set, this bit masks out Tx underrun for Tx alarm to DRF.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_ALARM_ECC_DBE_MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Alarm ECC Multi-bit Error Mask. When set, this bit masks out ECC multi-bit error for Tx alarm to DRF.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BUFFER_1_POWER_DOWN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Buffer Memory Power Down. When set, the corresponding Tx Buffer Memory is powered down.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BUFFER_0_POWER_DOWN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Buffer Memory Power Down. When set, the corresponding Tx Buffer Memory is powered down.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92AC3EEE3916E643" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) TX_SIF_CTRL</span><br/>
      <span class="sdescdet">Tx Sample Interface Control Register</span><br/>
      <span class="ldescdet">This is the control register for abc_v2d Tx Sample Interface logic.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a014</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc60</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc60</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="1">TX_RX_LPBK</td>
        <td class="fldnorm" colspan="1">TX_USE_PD</td>
        <td class="fldnorm" colspan="1">DRF_1P5G_CLK</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="5">TX_SYS_RATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_RX_LPBK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx to Rx Loopback. When set, Tx data will be looped back to Rx side, nsip_hbi 0, on DRF Sample Interface. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_USE_PD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Use PDPD Output Data. When high, this bit shows Tx Sample Interface is using data from PDPD block, instead of using data from VEX Array, and data pattern on Tx Sample Interface will be controlled by PDPD sampling rate, not TX_SYS_RATE. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DRF_1P5G_CLK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">DigRF On 1.5G Clock. When set, it indicates V2D and DRF blocks are running with 1.474G clock rate. By default, the clock rate is 983M.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_SYS_RATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx System Sampling Rate. This field controls the system sampling rate for VEX to DRF direction. This control and DRF_1P5G_CLK bit affect data pattern on Tx Sample Interface. The described numbers of clock cycles, N/M, are based on clock rates 983M/1.474G Hz, indicated by DRF_1p5G_CLK bit.<br/>                                        </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_P25</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>245MSPS, 8 IQ samples every 32/48 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_P375</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>368MSPS, 8 IQ samples every {21,21,22}/32 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_P5</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>491MSPS, 8 IQ samples every 16/24 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_P75</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>737MSPS, 8 IQ samples every {10,11,11}/16 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_1</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>983MSPS, 8 IQ samples every 8/12 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_1P5</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap"><br/>1.474GSPS, 8 IQ samples every {5,5,6}/8 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_2</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap"><br/>1.966GSPS, 8 IQ samples every 4/6 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_3</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap"><br/>2.949GSPS, 8 IQ samples every {2,3,3}/4 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_4</td>
          <td class="unboxed addr">0x08</td>
          <td class="unboxed scdescmap"><br/>3.932GSPS, 8 IQ samples every 2/3 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_6</td>
          <td class="unboxed addr">0x09</td>
          <td class="unboxed scdescmap"><br/>5.898GSPS, 8 IQ samples every {1,1,2}/2 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_8</td>
          <td class="unboxed addr">0x0a</td>
          <td class="unboxed scdescmap"><br/>7.864GSPS, 8 IQ samples every 1/{1,2} clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_IQ_12</td>
          <td class="unboxed addr">0x0b</td>
          <td class="unboxed scdescmap"><br/>11.796GSPS, 8 IQ samples every (n/a)/1 clock cycle.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_3</td>
          <td class="unboxed addr">0x15</td>
          <td class="unboxed scdescmap"><br/>2.949GSPS, 16 Real samples every {5,5,6}/{n/a} clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_4</td>
          <td class="unboxed addr">0x16</td>
          <td class="unboxed scdescmap"><br/>3.932GSPS, 16 Real samples every 4/{n/a} clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_6</td>
          <td class="unboxed addr">0x17</td>
          <td class="unboxed scdescmap"><br/>5.898GSPS, 16 Real samples every {2,3,3}/4 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_8</td>
          <td class="unboxed addr">0x18</td>
          <td class="unboxed scdescmap"><br/>7.864GSPS, 16 Real samples every 2/{n/a} clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_12</td>
          <td class="unboxed addr">0x19</td>
          <td class="unboxed scdescmap"><br/>11.796GSPS, 16 Real samples every {1,1,2}/2 clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_16</td>
          <td class="unboxed addr">0x1a</td>
          <td class="unboxed scdescmap"><br/>15.728GSPS, 16 Real samples every 1/{n/a} clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_18</td>
          <td class="unboxed addr">0x1b</td>
          <td class="unboxed scdescmap"><br/>17.694GSPS, 18 Real samples every {n/a}/{1,1,2} clock cycles.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SYS_RATE_R_24</td>
          <td class="unboxed addr">0x1c</td>
          <td class="unboxed scdescmap"><br/>23.592GSPS, 24 Real samples every {n/a}/1 clock cycles.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2776DEF9384B6B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) TX_SIF_SMPL_CNT</span><br/>
      <span class="sdescdet">Tx Sample Interface Sample Count</span><br/>
      <span class="ldescdet">This register shows the number of 256-bit sample data transmitted to DRF on Tx Sample Interface. It rolls over to 0 on 24-bit count.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a018</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">SAMPLE_COUNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SAMPLE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This is the value of the 24-bit counter on Tx Sample Interface. It increments by 1 when a valid 256-bit sample data is sent to DRF.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EAAE4A600AAC616E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) TX_BUF_STATUS</span><br/>
      <span class="sdescdet">Tx Buffer Full/Empty Status</span><br/>
      <span class="ldescdet">This register shows Tx Buffer full and empty status for each stream.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a01c</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00ff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff00ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff00ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">TX_B_BUF_EMPTY</td>
        <td class="fldnorm" colspan="4">TX_AC_BUF_EMPTY</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">TX_B_BUF_FULL</td>
        <td class="fldnorm" colspan="4">TX_AC_BUF_FULL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_B_BUF_EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field shows the Buffer empty status for the allocated spaces for the four PDPD main streams, B streams.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_AC_BUF_EMPTY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field shows the Buffer empty status for the allocated spaces for the four Tx data or PDPD extra term streams, A or C streams.</span></p>
          <p><b>Reset: </b>hex:0xf;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_B_BUF_FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field shows the Buffer full status for the allocated spaces for the four PDPD main streams, B streams.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_AC_BUF_FULL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field shows the Buffer full status for the allocated spaces for the four Tx data or PDPD extra term streams, A or C streams.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8306131880DEC1F" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000020[+=0x4]</span> Register(32 bit) TX_PTR_BOUND[4]</span><br/>
      <span class="sdescdet">Tx Data and PDPD Extra Term Buffer Read/Write Pointer Upper/Lower Boundary Control Register</span><br/>
      <span class="ldescdet">This is the upper/lower boundary control register for Tx A/C path data buffer read/write pointers and used to partition the two Buffers for A/C data streams. If both A/C and B data paths are enabled, A/C data can only use Buffer 0, meaning the lower/upper boundary values cannot be more than 11'h3FF.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a020[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800f800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800f800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">AC_UPPER_BOUND</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">AC_LOWER_BOUND</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AC_UPPER_BOUND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Upper Boundary for Tx A/C Buffer Pointers. This field defines pointer's ending location for a circular buffer partition in the buffer memory. This value is not allowed to be less than the value of AC_LOWER_BOUND.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AC_LOWER_BOUND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower Boundary for Tx A/C Buffer Pointers. This field defines pointer's starting location for a circular buffer partition in the buffer memory.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7DBE02E222EA063B" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000030[+=0x4]</span> Register(32 bit) TX_PD_PTR_BOUND[4]</span><br/>
      <span class="sdescdet">Tx PDPD Main Data Buffer Read/Write Pointer Upper/Lower Boundary Control Register</span><br/>
      <span class="ldescdet">This is the upper/lower boundary control register for Tx B path data buffer read/write pointers and used to partition the two Buffers for B data streams. If both A/C and B data paths are enabled, B data can only use Buffer 1, meaning the lower/upper boundary values cannot be less than 11'h400.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a030[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf800f800</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf800f800</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">B_UPPER_BOUND</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="11">B_LOWER_BOUND</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RW</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="11">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B_UPPER_BOUND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Upper Boundary for Tx B Buffer Pointers. This field defines pointer's ending location for a circular buffer partition in the buffer memory. This value is not allowed to be less than the value of B_LOWER_BOUND.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">B_LOWER_BOUND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower Boundary for Tx B Buffer Pointers. This field defines pointer's starting location for a circular buffer partition in the buffer memory.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9A40E73D838BA5A" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000040[+=0x4]</span> Register(32 bit) TX_STREAM_CNT[4]</span><br/>
      <span class="sdescdet">Tx Stream Count</span><br/>
      <span class="ldescdet">This register defines the stream count value for ordering sample data when reading out from Tx Buffer for A/C streams.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a040[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">STREAM_EN</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="10">STREAM_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Enable. This value is used to enable the STREAM_CNT field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Count. This value is used to read data flits out of Tx Buffer. It supports up to 1k 512-bit data flits. 0 means 1 flit.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34598156F7597964" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000050[+=0x4]</span> Register(32 bit) TX_PD_STREAM_CNT[4]</span><br/>
      <span class="sdescdet">Tx PDPD Main Stream Count</span><br/>
      <span class="ldescdet">This register defines the stream count value for ordering sample data when reading out from Tx Buffer for PDPD main streams.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a050[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">STREAM_EN</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="10">STREAM_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Enable. This value is used to enable the STREAM_CNT field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Count. This value is used to read data flits out of Tx Buffer. It supports up to 1k 512-bit data flits. 0 means 1 flit.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BB80AE22DB310F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) RX_GNRL_CSR</span><br/>
      <span class="sdescdet">Rx (DRF and PDPD to VEX Array) General Control and Status Register</span><br/>
      <span class="ldescdet">This is the general control and status register for Rx data path, from DRF and PDPD to VEX Array.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a060</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffe0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="fldnorm" colspan="1">RX_PD_EN</td>
        <td class="fldnorm" colspan="1">RX_PD_STARTED</td>
        <td class="fldnorm" colspan="1">RX_PD_CFG_COMPLETE</td>
        <td class="fldnorm" colspan="1">RX_STARTED</td>
        <td class="fldnorm" colspan="1">RX_CFG_COMPLETE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="27">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PD_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx PDPD Enable. When high, this bit enables Rx logic, abc_v2d_rx 1, to receive PDPD egress traffic.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PD_STARTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx PDPD Started. When 1, it indicates that abc_v2d_rx 1 block has received a data from PDPD.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PD_CFG_COMPLETE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx PDPD Configuration Completed. This bit informs Rx logic, abc_v2d_rx 1,  that Rx related registers are programmed and ready to handle PDPD egress traffic.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_STARTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx Started. When 1, it indicates that abc_v2d_rx 0 block has received a data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_CFG_COMPLETE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx Configuration Completed. This bit informs Rx logic, abc_v2d_rx 0,  that Rx related registers are programmed and ready to handle DRF Rx traffic.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4F451A7163CA42A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) RX_PACKET_SZ</span><br/>
      <span class="sdescdet">Rx HBI Interface Per Stream Packet Size Control Register</span><br/>
      <span class="ldescdet">This is the per stream packet size control register for Rx logic sending data packets to nsip_hbi module.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a064</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00aa00aa</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff00ff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff00ff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="2">PD_PKT_SZ_Stream_3</td>
        <td class="fldnorm" colspan="2">PD_PKT_SZ_Stream_2</td>
        <td class="fldnorm" colspan="2">PD_PKT_SZ_Stream_1</td>
        <td class="fldnorm" colspan="2">PD_PKT_SZ_Stream_0</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="2">RX_PKT_SZ_Stream_3</td>
        <td class="fldnorm" colspan="2">RX_PKT_SZ_Stream_2</td>
        <td class="fldnorm" colspan="2">RX_PKT_SZ_Stream_1</td>
        <td class="fldnorm" colspan="2">RX_PKT_SZ_Stream_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_PKT_SZ_Stream_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for PDPD Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_PKT_SZ_Stream_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for PDPD Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_PKT_SZ_Stream_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for PDPD Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_PKT_SZ_Stream_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for PDPD Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PKT_SZ_Stream_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for Rx Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PKT_SZ_Stream_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for Rx Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PKT_SZ_Stream_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for Rx Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PKT_SZ_Stream_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Packet Size for Rx Stream. Each 2 bits define a packet size for a stream. There are total 4 streams. The packet length equals to 2^pkt_sz[1:0].</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AC48A72E986E360" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000068[+=0x4]</span> Register(32 bit) RX_IN_SMPL_CNT[2]</span><br/>
      <span class="sdescdet">Rx Ingress Sample Count</span><br/>
      <span class="ldescdet">This register shows the number of 256-bit sample data received from DRF or PDPD in Rx block. It rolls over to 0 on 24-bit count.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a068[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="24">SAMPLE_COUNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="24">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SAMPLE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This is the value of the 24-bit counter on Rx ingress, DRF Sample Interface or PDPD Egress Interface. It increments by 1 when a valid 256-bit sample data is received.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4608849C9E644790" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000070[+=0x4]</span> Register(32 bit) RX_STREAM_CNT[4]</span><br/>
      <span class="sdescdet">Rx Stream Count</span><br/>
      <span class="ldescdet">This register defines the stream count value for assigning data from DRF Sample Interface to VEX streams.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a070[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">STREAM_EN</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="10">STREAM_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Enable. This value is used to enable the STREAM_CNT field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Count. This value is in flits and used to assign data from DRF to VEX streams. It supports up to 1k 512-bit data flits. 0 means 1 flit. The value should be multiple of packet size, 2^RX(PD)_PKT_SZ_Stream_N. </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D5A890AC9103DAD" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000080[+=0x4]</span> Register(32 bit) RX_PD_STREAM_CNT[5]</span><br/>
      <span class="sdescdet">Rx PDPD Main Stream Count</span><br/>
      <span class="ldescdet">This is the stream count group for traffic from PDPD egress. The 5th count, index=4, is for dropping.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=5, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a080[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x7ffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">STREAM_EN</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="10">STREAM_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Enable. This value is used to enable the STREAM_CNT field. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Stream Count. This value is used to read data flits out of Tx Buffer. It supports up to 1k 512-bit data flits. 0 means 1 flit.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9B23D0DEC3DAC0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) PIF_CTRL</span><br/>
      <span class="sdescdet">PDPD Interface Control Register</span><br/>
      <span class="ldescdet">This is the control register for abc_v2d PDPD Interface logic.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a094</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000c088</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x0000c088</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">PC_TIMEOUT_CNT</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="2">PC_LUT_MODE</td>
        <td class="fldnorm" colspan="1">PD_EXTRA_ONLY</td>
        <td class="fldnorm" colspan="2">PD_CAP_MEM_SEL</td>
        <td class="fldnorm" colspan="1">PD_GANG_MODE</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">PD_OUT_SYS_RATE</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">PD_IN_SYS_RATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_TIMEOUT_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout Value. This is the count value to timeout HBI and AXI data transfers for PDPD Coefficient update.</span></p>
          <p><b>Reset: </b>hex:0xffff;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_LUT_MODE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update LUT Mode. This field controls the number of Look-Up Tables in PDPD coefficient update Mode 1 data.<br/>					</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PDPD_LUT_48</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>48 LUTs</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_LUT_24</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>24 LUTs</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_LUT_12</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>12 LUTs</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_EXTRA_ONLY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra Term Only. This bit enables the mode which has only extra term traffic, C path, and there is no main term traffic, B path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_CAP_MEM_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Capture Memory Source Select. This bit selects the data source going to Capture Memory.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PDPD_INGRESS_B</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Select PDPD ingress main term, the B path data.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_INGRESS_C</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Select PDPD ingress extra term, the C path data.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_EGRESS</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Select PDPD egress data.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">SAMPLE_INTERFACE_A</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Select DRF Sampling Interface A path data.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_GANG_MODE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Ganging Mode. When set, this field informs PDPD logic to be in ganging mode, in this case, odd numbered channel uses main data from even numbered channel.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_OUT_SYS_RATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Egress Sampling Rate. This field controls PDPD sampling rate on output of PDPD. This control affects data pattern on PDPD C Interface and PDPD output. The described sampling rates N/M are based on clock rates 983MHz/1.475GHz.<br/>					</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_P5</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>0.5 IQ sample per clock, 491/737MSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>1 IQ sample per clock, 983/1475MSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>2 IQ samples per clock, 1.966/2.949GSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_4</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 IQ samples per clock, 3.93/5.90GSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_8</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>8 IQ samples per clock, 7.86/11.80GSPS</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_IN_SYS_RATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Ingress Sampling Rate. This field controls PDPD sampling rate on input of PDPD. This control affects data pattern on PDPD B Interfaces. The described sampling rates N/M are based on clock rates 983MHz/1.475GHz.<br/>					</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_P5</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>0.5 IQ sample per clock, 491/737MSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>1 IQ sample per clock, 983/1475MSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>2 IQ samples per clock, 1.966/2.949GSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_4</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>4 IQ samples per clock, 3.93/5.90GSPS</td>
        </tr>
        <tr class="tabry"><td class="unboxed">PDPD_RATE_IQ_8</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap"><br/>8 IQ samples per clock, 7.86/11.80GSPS</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E34E9826F030F1AB" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000000a0[+=0x4]</span> Register(32 bit) TX_BUF_WM_START[4]</span><br/>
      <span class="sdescdet">Tx Buffer Partition Watermarks at Start</span><br/>
      <span class="ldescdet">This register shows the watermarks of two Tx buffer partitions when traffic starts at DigRF or PDPD interfaces. Maximum watermark value is 0x800 for 2k in flits. There are total 4 registers for 8 buffer partitions. Partion 0/1/2/3 are for A/C streams and Partion 4/5/6/7 are for B streams.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=4, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0a0[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf000f000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf000f000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">PARTITION_N_WM</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">PARTITION_M_WM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PARTITION_N_WM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Partition N Watermark. Maximum value is 0x800 for 2k in flits. N = 1, 3, 5, 7 in 4 registers.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PARTITION_M_WM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Partition M Watermark. Maximum value is 0x800 for 2k in flits. M = 0, 2, 4, 6 in 4 registers.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E302CFEDB747D1A" class="boxed tabrbd"><span class="regname">+<span class="addr">0x000000b0[+=0x4]</span> Register(32 bit) TX_BUF_WM_HILO[8]</span><br/>
      <span class="sdescdet">Tx Buffer Partition Highest/Lowest Watermarks</span><br/>
      <span class="ldescdet">This register shows the lowest and hightest watermarks of a Tx buffer partition after traffic starts. Maximum watermark value is 0x800 for 2k in flits. There are total 8 registers for 8 buffer partitions. 
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0b0[+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf000f000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf000f000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">PARTITION_M_WM_HI</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="12">PARTITION_M_WM_LO</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="12">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PARTITION_M_WM_HI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Partition M Highest Watermark after start. Maximum value is 0x800 for 2k in flits. M = 0, 1, ..., 6, 7 in 8 registers.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PARTITION_M_WM_LO</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Partition M Lowest Watermark after start. Minimum value could be 0 in flits. M = 0, 1, ..., 6, 7 in 8 registers.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B9C44FF35250518" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) TX_START_WM</span><br/>
      <span class="sdescdet">Tx Start On Watermark</span><br/>
      <span class="ldescdet">This register is only for debug purpose. When enabled and a path first enabled Stream's filling watermark in Tx Buffer matches with the defined value, Tx DigRF or PDPD transmission will start.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0d0</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x70007000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x70007000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">START_B_WM_EN</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="12">START_B_WATERMARK</td>
        <td class="fldnorm" colspan="1">START_AC_WM_EN</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="12">START_AC_WATERMARK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_B_WM_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Start On Watermark Enable for B Path. When set, BFN/JESD controlled starts will be ignored and when filling watermark in Tx Buffer for B path first enabled Stream matches with START_B_WATERMARK, PDPD B or B+C path sampling data transmission will start. After setting this bit to high, software should not clear this bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_B_WATERMARK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Start Watermark for B Path. If enabled by START_B_WM_EN, this value will be compared with B path first enabled Stream's filling watermark in Tx Buffers. If there is a match, PDPD B or B+C path transmission will start. Maximum value is 0x800 for 2k in flits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_AC_WM_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Start On Watermark Enable for A/C Path. When set, BFN/JESD controlled starts will be ignored and when filling watermark in Tx Buffer for A/C path first enabled Stream matches with START_AC_WATERMARK, Tx A path DigRF or PDPD C path only sampling data transmission will start. After setting this bit to high, software should not clear this bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">START_AC_WATERMARK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Start Watermark for A/C Path. If enabled by START_AC_WM_EN, this value will be compared with A/C path first enabled Stream's filling watermark in Tx Buffers. If there is a match, Tx A path DigRF or PDPD C path only transmission will start. Maximum value is 0x800 for 2k in flits.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB17D7AC98E0F5EE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) INT_STATUS</span><br/>
      <span class="sdescdet">ABC V2D Interrupt Status Register</span><br/>
      <span class="ldescdet">This register is a sticky register that shows the raw status for all interrupt sources.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0e0</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">CMEM_OVLP_V2D_ERR</td>
        <td class="fldnorm" colspan="1">CMEM_OVLP_CHNL_ERR</td>
        <td class="fldnorm" colspan="1">PC_UPDATE_ERR</td>
        <td class="fldnorm" colspan="1">PC_AXI_READ_ERR</td>
        <td class="fldnorm" colspan="1">PC_AXI_ERR_DROP</td>
        <td class="fldnorm" colspan="1">PC_AXI_LENGTH_ERR</td>
        <td class="fldnorm" colspan="1">PC_AXI_STROBE_ERR</td>
        <td class="fldnorm" colspan="1">PC_AXI_SIZE_ERR</td>
        <td class="fldnorm" colspan="1">PC_AXI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">PC_HBI_M2_IN_M1</td>
        <td class="fldnorm" colspan="1">PC_HBI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">PC_HBI_DROP</td>
        <td class="fldnorm" colspan="1">PD_EXTRA_UNDERRUN</td>
        <td class="fldnorm" colspan="1">PD_MAIN_UNDERRUN</td>
        <td class="fldnorm" colspan="1">TX_HBI_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">TX_HBI_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">PC_HBI_AXI</td>
        <td class="fldnorm" colspan="1">SMON_INTR</td>
        <td class="fldnorm" colspan="1">TX_NODATA_START</td>
        <td class="fldnorm" colspan="1">TX_UNDERRUN</td>
        <td class="fldnorm" colspan="1">RX_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">RX_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">RX_HBI_1_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">RX_HBI_0_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">PD_EXTRA_NODATA_START</td>
        <td class="fldnorm" colspan="1">PD_MAIN_NODATA_START</td>
        <td class="fldnorm" colspan="1">TX_BUF_1_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">TX_BUF_0_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">TX_BUF_1_ECC_DBE</td>
        <td class="fldnorm" colspan="1">TX_BUF_1_ECC_SBE</td>
        <td class="fldnorm" colspan="1">TX_BUF_0_ECC_DBE</td>
        <td class="fldnorm" colspan="1">TX_BUF_0_ECC_SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMEM_OVLP_V2D_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capture Memory V2D Data Select Overlap Error. This error indicates Capture Memory Data selects between this channel and the odd V2D have overlap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMEM_OVLP_CHNL_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capture Memory Channel Data Select Overlap Error. This error indicates Capture Memory Data selects between the two data channels have overlap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_UPDATE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Error. This is the error signal sent to PDPD with last signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_AXI_READ_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Read Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_AXI_ERR_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Data Drop on AXI Write Start Error. This indicates AXI write had an unexpected address for starting coefficient update.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_AXI_LENGTH_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Length Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_AXI_STROBE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Strobe Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_AXI_SIZE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Size Error.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_AXI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout on AXI.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_HBI_M2_IN_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update M2 Data Seen in M1 Data Set Error on HBI.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_HBI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout on HBI.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_HBI_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Data Drop on HBI.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_EXTRA_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra Data Underrun. This bit indicates that PDPD extra term data are not available during transmitting to PDPD.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_MAIN_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Main Data Underrun. This bit indicates that PDPD main data are not available during transmitting to PDPD.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_HBI_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx HBI 1 No-Config Data Drop. This bit indicates that a data from nsip_hbi 1 was dropped due to that the data stream is not enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_HBI_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx HBI 0 No-Config Data Drop. This bit indicates that a data from nsip_hbi 0 was dropped due to that the data stream is not enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PC_HBI_AXI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Collide with HBI.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SMON_INTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON Interrupt. This bit shows the value of abc_v2d's AW_smon interrupt output.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx No Data Start. This bit indicates that Tx data (A path) are not available when start transmission signal asserts.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Underrun. This bit indicates that Tx data from VEX Array(A path) are not available during transmitting to DRF.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx 1 No Cfg Drop. This bit indicates that a data is dropped at Rx 1 ingress due to no stream counter is enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx 0 No Cfg Drop. This bit indicates that a data is dropped at Rx 0 ingress due to no stream counter is enabled.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_HBI_1_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx HBI 1 Overflow Drop. This bit indicates that a data is dropped at Rx HBI 1 interface due to nsip_hbi backpressure.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_HBI_0_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx HBI 0 Overflow Drop. This bit indicates that a data is dropped at Rx HBI 0 interface due to nsip_hbi backpressure.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_EXTRA_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra No Data Start. This bit indicates that PDPD extra data (C path) are not available when start transmission signal asserts.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PD_MAIN_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Main No Data Start. This bit indicates that PDPD main data (B path) are not available when start transmission signal asserts.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_BUF_1_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC SBE Count Overflow. This bit indicates that an ECC SBE count overflow happened for Tx Buffer 1. This is the OR'ed version of register bits TX_BUF_ECC_ERR_STAT[1].ECC_SBE_CNT_OVFL.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_BUF_0_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC SBE Count Overflow. This bit indicates that an ECC SBE count overflow happened for Tx Buffer 0. This is the OR'ed version of register bits TX_BUF_ECC_ERR_STAT[0].ECC_SBE_CNT_OVFL.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_BUF_1_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC Double/Multi Bit Error. This bit indicates that an ECC double/multi-bit error was detected when reading the Tx Buffer 1. This is the OR'ed version of register bits TX_BUF_ECC_ERR_STAT[1].ECC_DBE.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_BUF_1_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC Single Bit Error. This bit indicates that an ECC single-bit error was detected when reading the Tx Buffer 1. This is the OR'ed version of register bits TX_BUF_ECC_ERR_STAT[1].ECC_SBE.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_BUF_0_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC Double/Multi Bit Error. This bit indicates that an ECC double/multi-bit error was detected when reading the Tx Buffer 0. This is the OR'ed version of register bits TX_BUF_ECC_ERR_STAT[0].ECC_DBE.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_BUF_0_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC Single Bit Error. This bit indicates that an ECC single-bit error was detected when reading the Tx Buffer 0. This is the OR'ed version of register bits TX_BUF_ECC_ERR_STAT[0].ECC_SBE.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58797AD9F7A38C38" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) INT_HIGH_EN</span><br/>
      <span class="sdescdet">ABC V2D High Priority Interrupt Enable Register</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger high priority interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the high interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0e4</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">HIGH_EN_CMEM_OVLP_V2D_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_CMEM_OVLP_CHNL_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_UPDATE_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_AXI_READ_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_AXI_ERR_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_AXI_LENGTH_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_AXI_STROBE_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_AXI_SIZE_ERR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_AXI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_HBI_M2_IN_M1</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_HBI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_HBI_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PD_EXTRA_UNDERRUN</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PD_MAIN_UNDERRUN</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_HBI_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_HBI_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PC_HBI_AXI</td>
        <td class="fldnorm" colspan="1">HIGH_EN_SMON_INTR</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_NODATA_START</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_UNDERRUN</td>
        <td class="fldnorm" colspan="1">HIGH_EN_RX_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_RX_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_RX_HBI_1_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_RX_HBI_0_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PD_EXTRA_NODATA_START</td>
        <td class="fldnorm" colspan="1">HIGH_EN_PD_MAIN_NODATA_START</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_BUF_1_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_BUF_0_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_BUF_1_ECC_DBE</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_BUF_1_ECC_SBE</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_BUF_0_ECC_DBE</td>
        <td class="fldnorm" colspan="1">HIGH_EN_TX_BUF_0_ECC_SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_CMEM_OVLP_V2D_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Capture Memory V2D Data Select Overlap Error. This bit enables CMEM_OVLP_V2D_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_CMEM_OVLP_CHNL_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Capture Memory Channel Data Select Overlap Error. This bit enables CMEM_OVLP_CHNL_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_UPDATE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update Error. This bit enables PC_UPDATE_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_AXI_READ_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update AXI Read Error. This bit enables PC_AXI_READ_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_AXI_ERR_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update Data Drop on AXI Write Start Error. This bit enables PC_AXI_ERR_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_AXI_LENGTH_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update AXI Write Length Error. This bit enables PC_AXI_LENGTH_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_AXI_STROBE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update AXI Write Strobe Error. This bit enables PC_AXI_STROBE_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_AXI_SIZE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update AXI Write Size Error. This bit enables PC_AXI_SIZE_ERR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_AXI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update Timeout on AXI. This bit enables PC_AXI_TIMEOUT in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_HBI_M2_IN_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update M2 in M1 on HBI. This bit enables PC_HBI_M2_IN_M1 in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_HBI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update Timeout on HBI. This bit enables PC_HBI_TIMEOUT in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_HBI_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update Data Drop on HBI. This bit enables PC_HBI_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PD_EXTRA_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Extra Data Underrun. This bit enables PD_EXTRA_UNDERRUN in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PD_MAIN_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Main Data Underrun. This bit enables PD_MAIN_UNDERRUN in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_HBI_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx HBI 1 No-Config Data Drop. This bit enables TX_HBI_1_NOCFG_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_HBI_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx HBI 0 No-Config Data Drop. This bit enables TX_HBI_0_NOCFG_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PC_HBI_AXI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Coefficient Update AXI Collide with HBI. This bit enables PC_HBI_AXI in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_SMON_INTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for SMON Interrupt. This bit enables SMON_INTR in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx No Data Start. This bit enables TX_NODATA_START in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Underrun. This bit enables TX_UNDERRUN in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_RX_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Rx 1 No Cfg Drop. This bit enables RX_1_NOCFG_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_RX_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Rx 0 No Cfg Drop. This bit enables RX_0_NOCFG_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_RX_HBI_1_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Rx HBI 1 Overflow Drop. This bit enables RX_HBI_1_OVFL_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_RX_HBI_0_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Rx HBI 0 Overflow Drop. This bit enables RX_HBI_0_OVFL_DROP in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PD_EXTRA_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Extra No Data Start. This bit enables PD_EXTRA_NODATA_START in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_PD_MAIN_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for PDPD Main No Data Start. This bit enables PD_MAIN_NODATA_START in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_BUF_1_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Buffer 1 ECC SBE Count Overflow. This bit enables TX_BUF_1_ECC_SBE_CNT_OVFL in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_BUF_0_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Buffer 0 ECC SBE Count Overflow. This bit enables TX_BUF_0_ECC_SBE_CNT_OVFL in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_BUF_1_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Buffer 1 ECC Multi-bit Error. This bit enables TX_BUF_1_ECC_DBE in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_BUF_1_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Buffer 1 ECC Single-bit Error. This bit enables TX_BUF_1_ECC_SBE in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_BUF_0_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Buffer 0 ECC Multi-bit Error. This bit enables TX_BUF_0_ECC_DBE in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HIGH_EN_TX_BUF_0_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">High Enable for Tx Buffer 0 ECC Single-bit Error. This bit enables TX_BUF_0_ECC_SBE in INT_STATUS register for high priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9361F308D975FD0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) INT_LOW_EN</span><br/>
      <span class="sdescdet">ABC V2D Low Priority Interrupt Enable Register</span><br/>
      <span class="ldescdet">This register enables the interrupts to trigger low priority interrupt indication. This is active high. Setting to 1 enables the corresponding status bit to drive the low interrupt output.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0e8</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">LOW_EN_CMEM_OVLP_V2D_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_CMEM_OVLP_CHNL_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_UPDATE_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_AXI_READ_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_AXI_ERR_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_AXI_LENGTH_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_AXI_STROBE_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_AXI_SIZE_ERR</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_AXI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_HBI_M2_IN_M1</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_HBI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_HBI_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_PD_EXTRA_UNDERRUN</td>
        <td class="fldnorm" colspan="1">LOW_EN_PD_MAIN_UNDERRUN</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_HBI_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_HBI_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_PC_HBI_AXI</td>
        <td class="fldnorm" colspan="1">LOW_EN_SMON_INTR</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_NODATA_START</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_UNDERRUN</td>
        <td class="fldnorm" colspan="1">LOW_EN_RX_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_RX_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_RX_HBI_1_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_RX_HBI_0_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">LOW_EN_PD_EXTRA_NODATA_START</td>
        <td class="fldnorm" colspan="1">LOW_EN_PD_MAIN_NODATA_START</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_BUF_1_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_BUF_0_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_BUF_1_ECC_DBE</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_BUF_1_ECC_SBE</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_BUF_0_ECC_DBE</td>
        <td class="fldnorm" colspan="1">LOW_EN_TX_BUF_0_ECC_SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_CMEM_OVLP_V2D_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Capture Memory V2D Data Select Overlap Error. This bit enables CMEM_OVLP_V2D_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_CMEM_OVLP_CHNL_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Capture Memory Channel Data Select Overlap Error. This bit enables CMEM_OVLP_CHNL_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_UPDATE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update Error. This bit enables PC_UPDATE_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_AXI_READ_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update AXI Read Error. This bit enables PC_AXI_READ_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_AXI_ERR_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update Data Drop on AXI Write Start Error. This bit enables PC_AXI_ERR_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_AXI_LENGTH_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update AXI Write Length Error. This bit enables PC_AXI_LENGTH_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_AXI_STROBE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update AXI Write Strobe Error. This bit enables PC_AXI_STROBE_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_AXI_SIZE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update AXI Write Size Error. This bit enables PC_AXI_SIZE_ERR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_AXI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update Timeout on AXI. This bit enables PC_AXI_TIMEOUT in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_HBI_M2_IN_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update M2 In M1 on HBI. This bit enables PC_HBI_M2_IN_M1 in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_HBI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update Timeout on HBI. This bit enables PC_HBI_TIMEOUT in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_HBI_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update Data Drop on HBI. This bit enables PC_HBI_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PD_EXTRA_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Extra Data Underrun. This bit enables PD_EXTRA_UNDERRUN in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PD_MAIN_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Main Data Underrun. This bit enables PD_MAIN_UNDERRUN in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_HBI_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx HBI 1 No-Config Data Drop. This bit enables TX_HBI_1_NOCFG_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_HBI_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx HBI 0 No-Config Data Drop. This bit enables TX_HBI_0_NOCFG_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PC_HBI_AXI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Coefficient Update AXI Collide with HBI. This bit enables PC_HBI_AXI in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_SMON_INTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for SMON Interrupt. This bit enables SMON_INTR in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx No Data Start. This bit enables TX_NODATA_START in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Underrun. This bit enables TX_UNDERRUN in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_RX_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Rx 1 No Cfg Drop. This bit enables RX_1_NOCFG_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_RX_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Rx 0 No Cfg Drop. This bit enables RX_0_NOCFG_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_RX_HBI_1_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Rx HBI 1 Overflow Drop. This bit enables RX_HBI_1_OVFL_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_RX_HBI_0_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Rx HBI 0 Overflow Drop. This bit enables RX_HBI_0_OVFL_DROP in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PD_EXTRA_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Extra No Data Start. This bit enables PD_EXTRA_NODATA_START in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_PD_MAIN_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for PDPD Main No Data Start. This bit enables PD_MAIN_NODATA_START in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_BUF_1_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Buffer 1 ECC SBE Count Overflow. This bit enables TX_BUF_1_ECC_SBE_CNT_OVFL in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_BUF_0_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Buffer 0 ECC SBE Count Overflow. This bit enables TX_BUF_0_ECC_SBE_CNT_OVFL in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_BUF_1_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Buffer 1 ECC Multi-bit Error. This bit enables TX_BUF_1_ECC_DBE in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_BUF_1_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Buffer 1 ECC Single-bit Error. This bit enables TX_BUF_1_ECC_SBE in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_BUF_0_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Buffer 0 ECC Multi-bit Error. This bit enables TX_BUF_0_ECC_DBE in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LOW_EN_TX_BUF_0_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Low Enable for Tx Buffer 0 ECC Single-bit Error. This bit enables TX_BUF_0_ECC_SBE in INT_STATUS register for low priority interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3C929EFAB888F30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) INT_CLEAR</span><br/>
      <span class="sdescdet">ABC V2D Interrupt Clear Register</span><br/>
      <span class="ldescdet">This register clears the interrupt. Setting to 1 clears the corresponding status bit. Clearing is a single cycle operation, the interrupt status bit will not be held low. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0ec</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">CLEAR_CMEM_OVLP_V2D_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_CMEM_OVLP_CHNL_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_UPDATE_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_AXI_READ_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_AXI_ERR_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_AXI_LENGTH_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_AXI_STROBE_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_AXI_SIZE_ERR</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_AXI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_HBI_M2_IN_M1</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_HBI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_HBI_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_PD_EXTRA_UNDERRUN</td>
        <td class="fldnorm" colspan="1">CLEAR_PD_MAIN_UNDERRUN</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_HBI_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_HBI_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_PC_HBI_AXI</td>
        <td class="fldnorm" colspan="1">CLEAR_SMON_INTR</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_NODATA_START</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_UNDERRUN</td>
        <td class="fldnorm" colspan="1">CLEAR_RX_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_RX_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_RX_HBI_1_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_RX_HBI_0_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">CLEAR_PD_EXTRA_NODATA_START</td>
        <td class="fldnorm" colspan="1">CLEAR_PD_MAIN_NODATA_START</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_BUF_1_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_BUF_0_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_BUF_1_ECC_DBE</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_BUF_1_ECC_SBE</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_BUF_0_ECC_DBE</td>
        <td class="fldnorm" colspan="1">CLEAR_TX_BUF_0_ECC_SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_CMEM_OVLP_V2D_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capture Memory V2D Data Select Overlap Error Clear. This bit clears CMEM_OVLP_V2D_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_CMEM_OVLP_CHNL_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capture Memory Channel Data Select Overlap Error Clear. This bit clears CMEM_OVLP_CHNL_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_UPDATE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Error Clear. This bit clears PC_UPDATE_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_AXI_READ_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Read Error Clear. This bit clears PC_AXI_READ_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_AXI_ERR_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Data Drop on AXI Write Start Error Clear. This bit clears PC_AXI_ERR_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_AXI_LENGTH_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Length Error Clear. This bit clears PC_AXI_LENGTH_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_AXI_STROBE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Strobe Error Clear. This bit clears PC_AXI_STROBE_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_AXI_SIZE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Size Error Clear. This bit clears PC_AXI_SIZE_ERR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_AXI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout on AXI Clear. This bit clears PC_AXI_TIMEOUT in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_HBI_M2_IN_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update M2 In M1 on HBI Clear. This bit clears PC_HBI_M2_IN_M1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_HBI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout on HBI Clear. This bit clears PC_HBI_TIMEOUT in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_HBI_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Data Drop on HBI Clear. This bit clears PC_HBI_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PD_EXTRA_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra Data Underrun Clear. This bit clears PD_EXTRA_UNDERRUN in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PD_MAIN_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Main Data Underrun Clear. This bit clears PD_MAIN_UNDERRUN in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_HBI_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx HBI 1 No-Config Data Drop Clear. This bit clears TX_HBI_1_NOCFG_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_HBI_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx HBI 0 No-Config Data Drop Clear. This bit clears TX_HBI_0_NOCFG_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PC_HBI_AXI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Collide with HBI Clear. This bit clears PC_HBI_AXI in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_SMON_INTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON Interrupt Clear. This bit clears SMON_INTR in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx No Data Start Clear. This bit clears TX_NODATA_START in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Underrun Clear. This bit clears TX_UNDERRUN in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_RX_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx 1 No Cfg Drop Clear. This bit clears RX_1_NOCFG_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_RX_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx 0 No Cfg Drop Clear. This bit clears RX_0_NOCFG_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_RX_HBI_1_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx HBI 1 Overflow Drop Clear. This bit clears RX_HBI_1_OVFL_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_RX_HBI_0_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx HBI 0 Overflow Drop Clear. This bit clears RX_HBI_0_OVFL_DROP in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PD_EXTRA_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra No Data Start Clear. This bit clears PD_EXTRA_NODATA_START in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_PD_MAIN_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Main No Data Start Clear. This bit clears PD_MAIN_NODATA_START in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_BUF_1_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC SBE Count Overflow Clear. This bit clears TX_BUF_1_ECC_SBE_CNT_OVFL in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_BUF_0_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC SBE Count Overflow Clear. This bit clears TX_BUF_0_ECC_SBE_CNT_OVFL in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_BUF_1_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC Multi-bit Error Clear. This bit clears TX_BUF_1_ECC_DBE in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_BUF_1_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC Single-bit Error Clear. This bit clears TX_BUF_1_ECC_SBE in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_BUF_0_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC Multi-bit Error Clear. This bit clears TX_BUF_0_ECC_DBE in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLEAR_TX_BUF_0_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC Single-bit Error Clear. This bit clears TX_BUF_0_ECC_SBE in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62D29EEE70827493" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) INT_FORCE</span><br/>
      <span class="sdescdet">ABC V2D Interrupt Force Register</span><br/>
      <span class="ldescdet">This register forces the interrupt. Setting to 1 forces the corresponding status bit to 1. Forcing is a single cycle operation, the interrupt status bit will not be held asserted. Reading returns the last value written.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a0f0</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">FORCE_CMEM_OVLP_V2D_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_CMEM_OVLP_CHNL_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_PC_UPDATE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_PC_AXI_READ_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_PC_AXI_ERR_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_PC_AXI_LENGTH_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_PC_AXI_STROBE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_PC_AXI_SIZE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_PC_AXI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">FORCE_PC_HBI_M2_IN_M1</td>
        <td class="fldnorm" colspan="1">FORCE_PC_HBI_TIMEOUT</td>
        <td class="fldnorm" colspan="1">FORCE_PC_HBI_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_PD_EXTRA_UNDERRUN</td>
        <td class="fldnorm" colspan="1">FORCE_PD_MAIN_UNDERRUN</td>
        <td class="fldnorm" colspan="1">FORCE_TX_HBI_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_TX_HBI_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_PC_HBI_AXI</td>
        <td class="fldnorm" colspan="1">FORCE_SMON_INTR</td>
        <td class="fldnorm" colspan="1">FORCE_TX_NODATA_START</td>
        <td class="fldnorm" colspan="1">FORCE_TX_UNDERRUN</td>
        <td class="fldnorm" colspan="1">FORCE_RX_1_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_RX_0_NOCFG_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_RX_HBI_1_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_RX_HBI_0_OVFL_DROP</td>
        <td class="fldnorm" colspan="1">FORCE_PD_EXTRA_NODATA_START</td>
        <td class="fldnorm" colspan="1">FORCE_PD_MAIN_NODATA_START</td>
        <td class="fldnorm" colspan="1">FORCE_TX_BUF_1_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">FORCE_TX_BUF_0_ECC_SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="1">FORCE_TX_BUF_1_ECC_DBE</td>
        <td class="fldnorm" colspan="1">FORCE_TX_BUF_1_ECC_SBE</td>
        <td class="fldnorm" colspan="1">FORCE_TX_BUF_0_ECC_DBE</td>
        <td class="fldnorm" colspan="1">FORCE_TX_BUF_0_ECC_SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_CMEM_OVLP_V2D_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capture Memory V2D Data Select Overlap Error Force. This bit forces CMEM_OVLP_V2D_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_CMEM_OVLP_CHNL_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capture Memory Channel Data Select Overlap Error Force. This bit forces CMEM_OVLP_CHNL_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_UPDATE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Error Force. This bit forces PC_UPDATE_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_AXI_READ_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Read Error Force. This bit forces PC_AXI_READ_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_AXI_ERR_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Data Drop on AXI Write Start Error Force. This bit forces PC_AXI_ERR_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_AXI_LENGTH_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Length Error Force. This bit forces PC_AXI_LENGTH_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_AXI_STROBE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Strobe Error Force. This bit forces PC_AXI_STROBE_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_AXI_SIZE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Write Size Error Force. This bit forces PC_AXI_SIZE_ERR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_AXI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout on AXI Force. This bit forces PC_AXI_TIMEOUT bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_HBI_M2_IN_M1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update M2 In M1 on HBI Force. This bit forces PC_HBI_M2_IN_M1 bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_HBI_TIMEOUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Timeout on HBI Force. This bit forces PC_HBI_TIMEOUT bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_HBI_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update Data Drop on HBI Force. This bit forces PC_HBI_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PD_EXTRA_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra Data Underrun Force. This bit forces PD_EXTRA_UNDERRUN bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PD_MAIN_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Main Data Underrun Force. This bit forces PD_MAIN_UNDERRUN bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_HBI_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx HBI 1 No-Config Data Drop Force. This bit forces TX_HBI_1_NOCFG_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_HBI_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx HBI 0 No-Config Data Drop Force. This bit forces TX_HBI_0_NOCFG_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PC_HBI_AXI</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Coefficient Update AXI Collide with HBI Force. This bit forces PC_HBI_AXI bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_SMON_INTR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON Interrupt Force. This bit forces SMON_INTR bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx No Data Start Force. This bit forces TX_NODATA_START bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_UNDERRUN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Underrun Force. This bit forces TX_UNDERRUN bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_RX_1_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx 1 No Cfg Drop Force. This bit forces RX_1_NOCFG_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_RX_0_NOCFG_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx 0 No Cfg Drop Force. This bit forces RX_0_NOCFG_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_RX_HBI_1_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx HBI 1 Overflow Drop Force. This bit forces RX_HBI_1_OVFL_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_RX_HBI_0_OVFL_DROP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rx HBI 0 Overflow Drop Force. This bit forces RX_HBI_0_OVFL_DROP bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PD_EXTRA_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Extra No Data Start Force. This bit forces PD_EXTRA_NODATA_START bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_PD_MAIN_NODATA_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PDPD Main No Data Start Force. This bit forces PD_MAIN_NODATA_START bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_BUF_1_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC SBE Count Overflow Force. This bit forces TX_BUF_1_ECC_SBE_CNT_OVFL bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_BUF_0_ECC_SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC SBE Count Overflow Force. This bit forces TX_BUF_0_ECC_SBE_CNT_OVFL bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_BUF_1_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC Multi-bit Error Force. This bit forces TX_BUF_1_ECC_DBE bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_BUF_1_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 1 ECC Single-bit Error Force. This bit forces TX_BUF_1_ECC_SBE bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_BUF_0_ECC_DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC Multi-bit Error Force. This bit forces TX_BUF_0_ECC_DBE bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TX_BUF_0_ECC_SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Tx Buffer 0 ECC Single-bit Error Force. This bit forces TX_BUF_0_ECC_SBE bit to 1 in INT_STATUS register for interrupt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_25506B16AA2953E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) SMON_r0</span><br/>
      <span class="sdescdet">AW_smon CONTROL0 register</span><br/>
      <span class="ldescdet">This is used to configure the operation of the 2 internal counters in the SMON
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a100</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x40000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="2">version</td>
        <td class="fldnorm" colspan="1">rsvd2</td>
        <td class="fldnorm" colspan="5">timer_prescale</td>
        <td class="fldnorm" colspan="1">rsvd1</td>
        <td class="fldnorm" colspan="1">stattimerovfl</td>
        <td class="fldnorm" colspan="1">inttimerovfl</td>
        <td class="fldnorm" colspan="1">stoptimerovfl</td>
        <td class="fldnorm" colspan="1">statcounter1ovfl</td>
        <td class="fldnorm" colspan="1">statcounter0ovfl</td>
        <td class="fldnorm" colspan="1">intcounterovfl</td>
        <td class="fldnorm" colspan="1">stopcounterovfl</td>
        <td class="fldnorm" colspan="4">smon_mode</td>
        <td class="fldnorm" colspan="1">smon1_function_compare</td>
        <td class="fldnorm" colspan="3">smon1_function</td>
        <td class="fldnorm" colspan="1">smon0_function_compare</td>
        <td class="fldnorm" colspan="3">smon0_function</td>
        <td class="fldnorm" colspan="3">rsvd0</td>
        <td class="fldnorm" colspan="1">smon_enable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">version</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">version</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer_prescale</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">timer prescale<br/>   5'h00 = mode00, increment timer every      1 clock<br/>   5'h01 = mode01, increment timer every      2 clocks<br/>   5'h02 = mode02, increment timer every      4 clocks<br/>   5'h03 = mode03, increment timer every      8 clocks<br/>   5'h04 = mode04, increment timer every     16 clocks<br/>   5'h05 = mode05, increment timer every     32 clocks<br/>   5'h06 = mode06, increment timer every     64 clocks<br/>   5'h07 = mode07, increment timer every    128 clocks<br/>   5'h08 = mode08, increment timer every    256 clocks<br/>   5'h09 = mode09, increment timer every    512 clocks<br/>   5'h0a = mode10, increment timer every   1024 clocks<br/>   5'h0b = mode11, increment timer every   2048 clocks<br/>   5'h0c = mode12, increment timer every   4096 clocks<br/>   5'h0d = mode13, increment timer every   8192 clocks<br/>   5'h0e = mode14, increment timer every  16384 clocks<br/>   5'h0f = mode15, increment timer every  32768 clocks<br/>   5'h10 = mode16, increment timer every  65536 clocks<br/>   5'h11 = mode17, increment timer every 131072 clocks<br/>   5'h12 = mode18, increment timer every 262144 clocks<br/>   5'h13 = mode19, increment timer every 524288 clocks </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stattimerovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">status of timer overflow. A value of '1' signifies timer overflow, or timer&gt;maxvalue.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">inttimerovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to interrupt on timer overflow or timer&gt;maxvalue</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stoptimerovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to stop on timer overflow or timer&gt;maxvalue</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">statcounter1ovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">status for counter1 overflow. A value of '1' signifies counter1 overflow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">statcounter0ovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">status for counter0 overflow. A value of '1' signifies counter0 overflow.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">intcounterovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to interupt on counter0 or counter1 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">stopcounterovfl</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">configure to stop on counter0 or counter1 overflow</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon_mode</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON mode <br/>   4'h0 = Independant Mode. SMON0_COUNT &amp; SMON1_COUNT operate independantly as their function is configured.   <br/>   4'h1 = Average Latency Mode. SMON0 trigger starts timer &amp; SMON1 trigger stops timer. SMON0_COUNT accumulates occurances and SMON1_COUNT accumulates timer values. For multiple stop for a single start, accumulate  start_to_stop1,  start_to_stop1stop2 ...<br/>   4'h2 = MinMax Latency Mode,. SMON0 trigger starts timer &amp; SMON1 trigger stops timer. SMON0_COUNT maintains the minimum timer value and SMON1_COUNT maintains the maximum timer value.<br/>   4'h3 = Average Mode.	  SMON0 trigger increments SMON0_COUNT and the value is accumulated in SMON1_COUNT. SMON1 events are disabled.<br/>   4'h4 = Average Lantecy Mode 2. same as mode01, but only accumulate the first start_to_stop1 if there are multiple stop for each start.<br/>   4'h5 = Average Latency Mode 3. same as mode01, but accumualte the incremental start_to_stop1, stop1_to_stop2... if there are multiple stop for each start. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon1_function_compare</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON1 function_compare<br/>   1'h0 = compare mode disabled<br/>   1'h1 = compare mode enabled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon1_function</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON1 function<br/>   3'h0 = free running function. Trigger to accumulate the value into the engine SMON_COUNT when an event is valid.<br/>   3'h1 = free running function. Trigger to accumulate a fixed value of 1 into the engine SMON_COUNT when an event is valid.<br/>   3'h2 = max function. Trigger to update max value when an event is valid and larger than the current value stored in the engine SMON_COUNT.<br/>   3'h3 = Timestamp First Mode. Capture the timer value on the first occurance of an event. Need to write CONTROL01 to reset.<br/>   3'h4 = Timestamp Mode. Capture the timer value on every occurance of an event. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon0_function_compare</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON0 function_compare<br/>   1'h0 = compare mode disabled<br/>   1'h1 = compare mode enabled<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon0_function</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SMON0 function<br/>   3'h0 = free running function. Trigger to accumulate the value into the engine SMON_COUNT when an event is valid.<br/>   3'h1 = free running function. Trigger to accumulate a fixed value of 1 into the engine SMON_COUNT when an event is valid.<br/>   3'h2 = max function. Trigger to update max value when an event is valid and larger than the current value stored in the engine SMON_COUNT.<br/>   3'h3 = Timestamp First Mode. Capture the timer value on the first occurance of an event. Need to write CONTROL01 to reset.<br/>   3'h4 = Timestamp Mode. Capture the timer value on every occurance of an event. </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">smon_enable</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">enable the SMON counters</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CEDE61486D927274" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) SMON_r1</span><br/>
      <span class="sdescdet">AW_smon CONTROL1 register</span><br/>
      <span class="ldescdet">This is used to configure the operation of the 2 internal counters in the SMON
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a104</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">rsvd</td>
        <td class="fldnorm" colspan="8">mode1</td>
        <td class="fldnorm" colspan="8">mode0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">rsvd</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">reserved</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">select input signal for SMON1 engine. <br/>
 0x0  = Triggered by NSIP 0 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to b2h_ff_pop_data[31:0]}. <br/> 0x1  = Triggered by NSIP 0 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to {22d0, b2h_ff_pop_data[521:512]}. <br/>  0x2  = Triggered by NSIP 1 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to b2h_ff_pop_data[31:0]}. <br/>  0x3  = Triggered by NSIP 1 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to {22d0, b2h_ff_pop_data[521:512]}. <br/>  0x4  = Triggered by NSIP 0 H2B FIFO push signal, h2b_ff_push. Counter input is connected to h2b_ff_push_data[31:0]}. <br/>  0x5  = Triggered by NSIP 0 H2B FIFO push signal, h2b_ff_push. Counter input is connected to {22d0, h2b_ff_push_data[521:512]}. <br/>  0x6  = Triggered by NSIP 1 H2B FIFO push signal, h2b_ff_push. Counter input is connected to h2b_ff_push_data[31:0]}. <br/>  0x7  = Triggered by NSIP 1 H2B FIFO push signal, h2b_ff_push. Counter input is connected to {22d0, h2b_ff_push_data[521:512]}. <br/>  0x8  = Triggered by NSIP 1 PDPD Coefficient data valid signal, hbi_coef_v. Counter input is connected to hbi_coef_data[31:0]. <br/>  0x9  = Triggered by NSIP 1 PDPD Coefficient data valid signal, hbi_coef_v. Counter input is connected to {31d0, hbi_coef_idx}. <br/>  0xA  = Triggered by Coefficient AXI AW valid signal, i_axi4_m_awvalid. Counter input is connected to {o_axi4_m_awready, 1d0, i_axi4_m_awid, i_axi4_m_awsize, i_axi4_m_awaddr}. <br/>  0xB  = Triggered by Coefficient AXI W valid signal, i_axi4_m_wvalid. Counter input is connected to i_axi4_m_wdata[31:0]. <br/>  0xC  = Triggered by Coefficient AXI W valid signal, i_axi4_m_wvalid. Counter input is connected to {o_axi4_m_wready, 14d0, i_axi4_m_w.last, i_axi4_m_w.strb}. <br/>  0xD  = Triggered by Coefficient AXI B valid signal, i_axi4_m_bvalid. Counter input is connected to {i_axi4_m_bready, 17d0, o_axi4_m_b.id, o_axi4_m_b.resp}. <br/>  0xE  = Triggered by Tx Buffer 0 Write Enalbe signal, tx_buf_mem_req[0][0].we. Counter input is connected to tx_buf_mem_req[0][0].wdata[31:0]. <br/>  0xF  = Triggered by Tx Buffer 0 Write Enalbe signal, tx_buf_mem_req[0][0].we. Counter input is connected to {22d0, tx_buf_mem_req[0][0].waddr}. <br/>  0x10 = Triggered by Tx Buffer 1 Write Enalbe signal, tx_buf_mem_req[1][0].we. Counter input is connected to tx_buf_mem_req[1][0].wdata[31:0]. <br/>  0x11 = Triggered by Tx Buffer 1 Write Enalbe signal, tx_buf_mem_req[1][0].we. Counter input is connected to {22d0, tx_buf_mem_req[1][0].waddr}. <br/>  0x12 = Triggered by Tx Buffer 0 Read Enalbe signal, tx_buf_mem_req[0][0].re. Counter input is connected to {22d0, tx_buf_mem_req[0][0].raddr}. <br/>  0x13 = Triggered by Tx Buffer 1 Read Enalbe signal, tx_buf_mem_req[1][0].re. Counter input is connected to {22d0, tx_buf_mem_req[1][0].raddr}. <br/>  0x14 = Triggered by abc_v2d low priority interrupt signal, o_av2d_intr_lo. Counter input is connected to 1. <br/>  0x15 = Triggered by abc_v2d high priority interrupt signal, o_av2d_intr_hi. Counter input is connected to 1. <br/>  0x16 = Triggered by NSIP 0 low priority interrupt signal, o_nsip_intr_lo[0]. Counter input is connected to 1. <br/>  0x17 = Triggered by NSIP 1 low priority interrupt signal, o_nsip_intr_lo[1]. Counter input is connected to 1. <br/>  0x18 = Triggered by NSIP 0 high priority interrupt signal, o_nsip_intr_hi[0]. Counter input is connected to 1. <br/>  0x19 = Triggered by NSIP 1 high priority interrupt signal, o_nsip_intr_hi[1]. Counter input is connected to 1. <br/>                          </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">mode0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">select input signal for SMON0 engine. <br/>
 0x0  = Triggered by NSIP 0 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to b2h_ff_pop_data[31:0]}. <br/> 0x1  = Triggered by NSIP 0 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to {22d0, b2h_ff_pop_data[521:512]}. <br/>  0x2  = Triggered by NSIP 1 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to b2h_ff_pop_data[31:0]}. <br/>  0x3  = Triggered by NSIP 1 B2H FIFO pop signal, b2h_ff_pop. Counter input is connected to {22d0, b2h_ff_pop_data[521:512]}. <br/>  0x4  = Triggered by NSIP 0 H2B FIFO push signal, h2b_ff_push. Counter input is connected to h2b_ff_push_data[31:0]}. <br/>  0x5  = Triggered by NSIP 0 H2B FIFO push signal, h2b_ff_push. Counter input is connected to {22d0, h2b_ff_push_data[521:512]}. <br/>  0x6  = Triggered by NSIP 1 H2B FIFO push signal, h2b_ff_push. Counter input is connected to h2b_ff_push_data[31:0]}. <br/>  0x7  = Triggered by NSIP 1 H2B FIFO push signal, h2b_ff_push. Counter input is connected to {22d0, h2b_ff_push_data[521:512]}. <br/>  0x8  = Triggered by NSIP 1 PDPD Coefficient data valid signal, hbi_coef_v. Counter input is connected to hbi_coef_data[31:0]. <br/>  0x9  = Triggered by NSIP 1 PDPD Coefficient data valid signal, hbi_coef_v. Counter input is connected to {31d0, hbi_coef_idx}. <br/>  0xA  = Triggered by Coefficient AXI AW valid signal, i_axi4_m_awvalid. Counter input is connected to {o_axi4_m_awready, 1d0, i_axi4_m_awid, i_axi4_m_awsize, i_axi4_m_awaddr}. <br/>  0xB  = Triggered by Coefficient AXI W valid signal, i_axi4_m_wvalid. Counter input is connected to i_axi4_m_wdata[31:0]. <br/>  0xC  = Triggered by Coefficient AXI W valid signal, i_axi4_m_wvalid. Counter input is connected to {o_axi4_m_wready, 14d0, i_axi4_m_w.last, i_axi4_m_w.strb}. <br/>  0xD  = Triggered by Coefficient AXI B valid signal, i_axi4_m_bvalid. Counter input is connected to {i_axi4_m_bready, 17d0, o_axi4_m_b.id, o_axi4_m_b.resp}. <br/>  0xE  = Triggered by Tx Buffer 0 Write Enalbe signal, tx_buf_mem_req[0][0].we. Counter input is connected to tx_buf_mem_req[0][0].wdata[31:0]. <br/>  0xF  = Triggered by Tx Buffer 0 Write Enalbe signal, tx_buf_mem_req[0][0].we. Counter input is connected to {22d0, tx_buf_mem_req[0][0].waddr}. <br/>  0x10 = Triggered by Tx Buffer 1 Write Enalbe signal, tx_buf_mem_req[1][0].we. Counter input is connected to tx_buf_mem_req[1][0].wdata[31:0]. <br/>  0x11 = Triggered by Tx Buffer 1 Write Enalbe signal, tx_buf_mem_req[1][0].we. Counter input is connected to {22d0, tx_buf_mem_req[1][0].waddr}. <br/>  0x12 = Triggered by Tx Buffer 0 Read Enalbe signal, tx_buf_mem_req[0][0].re. Counter input is connected to {22d0, tx_buf_mem_req[0][0].raddr}. <br/>  0x13 = Triggered by Tx Buffer 1 Read Enalbe signal, tx_buf_mem_req[1][0].re. Counter input is connected to {22d0, tx_buf_mem_req[1][0].raddr}. <br/>  0x14 = Triggered by abc_v2d low priority interrupt signal, o_av2d_intr_lo. Counter input is connected to 1. <br/>  0x15 = Triggered by abc_v2d high priority interrupt signal, o_av2d_intr_hi. Counter input is connected to 1. <br/>  0x16 = Triggered by NSIP 0 low priority interrupt signal, o_nsip_intr_lo[0]. Counter input is connected to 1. <br/>  0x17 = Triggered by NSIP 1 low priority interrupt signal, o_nsip_intr_lo[1]. Counter input is connected to 1. <br/>  0x18 = Triggered by NSIP 0 high priority interrupt signal, o_nsip_intr_hi[0]. Counter input is connected to 1. <br/>  0x19 = Triggered by NSIP 1 high priority interrupt signal, o_nsip_intr_hi[1]. Counter input is connected to 1. <br/>                          </span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8895E9D9BD2F242" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) SMON_r2</span><br/>
      <span class="sdescdet">AW_smon SMON0_COMPARE register</span><br/>
      <span class="ldescdet">This is the compare register in the SMON0 engine used with the compare function
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a108</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">compare0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">compare0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Comparison value.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED218A8193F31543" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) SMON_r3</span><br/>
      <span class="sdescdet">AW_smon SMON1_COMPARE register</span><br/>
      <span class="ldescdet">This is the compare register in the SMON1 engine used with the compare function
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a10c</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">compare1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">compare1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Comparison value.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_980CDCBA7F950C40" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) SMON_r4</span><br/>
      <span class="sdescdet">AW_smon SMON0_COUNT register</span><br/>
      <span class="ldescdet">This is the first counter in SMON configured to count events by the SMON configuration register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a110</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">counter0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">counter0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">counter0</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BC8935D4AC86D9F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) SMON_r5</span><br/>
      <span class="sdescdet">AW_smon SMON1_COUNT register</span><br/>
      <span class="ldescdet">This is the second counter in SMON configured to count events by the SMON configuration register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a114</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">counter1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">counter1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">counter1</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A74BDE0C1522DC6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) SMON_r6</span><br/>
      <span class="sdescdet">AW_smon TIMER register</span><br/>
      <span class="ldescdet">This is the SMON timer, it is a running counter configured with a prescale parameter in the configuration register. The maxvalue is used to terminate counting.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a118</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">timer</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">timer</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">timer</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C8955D3DED8F04B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) SMON_r7</span><br/>
      <span class="sdescdet">AW_smon TIMERMAXVAL register</span><br/>
      <span class="ldescdet">This is the timer maxvalue used to provide a value to terminate counting.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a11c</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">maxvalue</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">maxvalue</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">maxvalue</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88061E28F0ECEFF2" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000120[+=0x50][+=0x4]</span> Register(32 bit) TX_BUF_ECC_ERR_INFO[2][8]</span><br/>
      <span class="sdescdet">TX Buffer ECC Error Information Register</span><br/>
      <span class="ldescdet">This is the information register for Tx Buffer memory ECC error handling for a memory slice. There are two Tx Buffers in one V2D channel, and each has 8 memory slices. Each slice is protected by ECC.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
      &#x2003;Count=2, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a120[+=0x50][+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf000fc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf000fc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="4">SBE_COUNT</td>
        <td class="fldnorm" colspan="8">ERR_SYNDROME</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="10">ERR_ADDR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="10">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_COUNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count. This is the value of the SBE counter, which doesn't roll over and can be cleared by CNT_CLR bit in the corresponding TX_BUF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_SYNDROME</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Syndrome. This is the captured ECC syndrome of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE syndrome. It can be cleared by ERR_CLR bit in the corresponding TX_BUF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_ADDR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Error Address. This is the captured memory address of the first DBE or SBE, but DBE has higher priority and can overwrite captured SBE address. It can be cleared by ERR_CLR bit in the corresponding TX_BUF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B431764A4B0AA75" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000140[+=0x50][+=0x4]</span> Register(32 bit) TX_BUF_ECC_CTRL[2][8]</span><br/>
      <span class="sdescdet">TX Buffer ECC Control Register</span><br/>
      <span class="ldescdet">This is the control register for Tx Buffer memory ECC error handling for a memory slice. There are two Tx Buffers in one V2D channel, and each has 8 memory slices. Each slice is protected by ECC.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=8, Start=0, Step=1<br/>
      &#x2003;Count=2, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a140[+=0x50][+=0x4]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">GEN_DIS</td>
        <td class="fldnorm" colspan="1">CHK_DIS</td>
        <td class="fldnorm" colspan="1">CNT_CLR</td>
        <td class="fldnorm" colspan="1">ERR_CLR</td>
        <td class="fldnorm" colspan="1">FORCE_ERR</td>
        <td class="fldnorm" colspan="1">FORCE_TYPE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">GEN_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Generation Disable. When set, this bit disables ECC generation for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CHK_DIS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Check and Correction Disable. When set, this bit disables ECC checking and correction for the corresponding memory slice. It's used for debug and testing purpose.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CNT_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Count Clear. Writing this bit to 1 clears SBE_COUNT and SBE_CNT_OVFL status and information of the corresponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CLR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Error Clear. Writing this bit to 1 clears SBE, DBE, ERR_ADDR and ERR_SYNDROME status and information of the correponding memory slice. This bit retains the last written value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error. When set to 1, this bit enables to insert one ECC error determined by FORCE_TYPE. It's automatically cleared when the expected ECC error is seen by hardware.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORCE_TYPE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Error Type. This bit indicates the type of ECC errors forced to be inserted. 1=Double Bit Error(DBE), 0=Single Bit Error(SBE).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_704A3D36A49BB6D5" class="boxed tabrbd"><span class="regname">+<span class="addr">0x00000160[+=0x50]</span> Register(32 bit) TX_BUF_ECC_ERR_STAT[2]</span><br/>
      <span class="sdescdet">TX Buffer ECC Error Status Register</span><br/>
      <span class="ldescdet">This is the status register for Tx Buffer memory ECC error handling for a Buffer. There are two Tx Buffers in one V2D channel, and each has 8 memory slices. Each slice is protected by ECC.
</span></p>
    <p><b>Array dimensions:</b><br/>
      &#x2003;Count=2, Start=0, Step=1&#x2003;<i>(From hierarchy)</i><br/>
    </p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0399a160[+=0x50]</span> at NOC.v2d__v2d (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="8">SBE_CNT_OVFL</td>
        <td class="fldnorm" colspan="8">DBE</td>
        <td class="fldnorm" colspan="8">SBE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
        <td class="accno" colspan="8">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE_CNT_OVFL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">SBE Count Overflow. Each bit is for an ECC protected memory slice in a Tx buffer, and when high, indicates the SBE_COUNT[3:0] is overflowed. It can be cleared by CNT_CLR bit in corresponding TX_BUF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Double/Multi Bit Error. Each bit is for an ECC protected memory slice in a Tx buffer, and when high, indicates an ECC double/multi bit error was detected, and can be cleared by ERR_CLR bit in corresponding TX_BUF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SBE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">ECC Single Bit Error. Each bit is for an ECC protected memory slice in a Tx buffer, and when high, indicates an ECC single bit error was detected, and can be cleared by ERR_CLR bit in corresponding TX_BUF_ECC_CTRL register.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_v2d6_AV2D_APB_0_AV2D_CSR_reg">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
