Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 04:52:31 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/MULT_cr0sw0/CLOCK_r_REG735_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr0sw0/add_3076/CLOCK_r_REG506_S60
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/MULT_cr0sw0/CLOCK_r_REG735_S1/CK (DFFR_X1)           0.00       0.00 r
  DP/MULT_cr0sw0/CLOCK_r_REG735_S1/QN (DFFR_X1)           0.07       0.07 r
  DP/MULT_cr0sw0/U129/ZN (INV_X1)                         0.03       0.10 f
  DP/MULT_cr0sw0/recoding_block_3/y_tri[0] (r4mbePP_preprocessing_n_bit24_63)
                                                          0.00       0.10 f
  DP/MULT_cr0sw0/recoding_block_3/U7/ZN (XNOR2_X2)        0.13       0.23 r
  DP/MULT_cr0sw0/recoding_block_3/MUX_X/sel (mux2_n_bit25_127)
                                                          0.00       0.23 r
  DP/MULT_cr0sw0/recoding_block_3/MUX_X/U5/Z (MUX2_X1)
                                                          0.08       0.31 f
  DP/MULT_cr0sw0/recoding_block_3/MUX_X/o[24] (mux2_n_bit25_127)
                                                          0.00       0.31 f
  DP/MULT_cr0sw0/recoding_block_3/MUX_0/i1[24] (mux2_n_bit25_126)
                                                          0.00       0.31 f
  DP/MULT_cr0sw0/recoding_block_3/MUX_0/U3/ZN (AND2_X1)
                                                          0.04       0.35 f
  DP/MULT_cr0sw0/recoding_block_3/MUX_0/o[24] (mux2_n_bit25_126)
                                                          0.00       0.35 f
  DP/MULT_cr0sw0/recoding_block_3/x_absY[24] (r4mbePP_preprocessing_n_bit24_63)
                                                          0.00       0.35 f
  DP/MULT_cr0sw0/bitwiseInverterX_3/dataIn[24] (bitwiseInv_n_bit25_58)
                                                          0.00       0.35 f
  DP/MULT_cr0sw0/bitwiseInverterX_3/U16/ZN (XNOR2_X1)     0.04       0.39 r
  DP/MULT_cr0sw0/bitwiseInverterX_3/dataOut[24] (bitwiseInv_n_bit25_58)
                                                          0.00       0.39 r
  DP/MULT_cr0sw0/U13/ZN (INV_X1)                          0.03       0.42 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/i0 (fullAdder_876)          0.00       0.42 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/HA_0/i0 (halfAdder_1753)
                                                          0.00       0.42 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/HA_0/U2/Z (XOR2_X1)         0.07       0.49 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/HA_0/s (halfAdder_1753)     0.00       0.49 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/HA_1/i1 (halfAdder_1752)
                                                          0.00       0.49 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/HA_1/U1/ZN (AND2_X1)        0.04       0.53 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/HA_1/co (halfAdder_1752)
                                                          0.00       0.53 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/U1/ZN (OR2_X2)              0.05       0.58 f
  DP/MULT_cr0sw0/lv4_c30_FA_0/co (fullAdder_876)          0.00       0.58 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/i0 (fullAdder_845)          0.00       0.58 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/HA_0/i0 (halfAdder_1691)
                                                          0.00       0.58 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/HA_0/U2/Z (XOR2_X1)         0.07       0.65 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/HA_0/s (halfAdder_1691)     0.00       0.65 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/HA_1/i1 (halfAdder_1690)
                                                          0.00       0.65 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/HA_1/U1/ZN (AND2_X1)        0.04       0.69 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/HA_1/co (halfAdder_1690)
                                                          0.00       0.69 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/U1/ZN (OR2_X2)              0.05       0.75 f
  DP/MULT_cr0sw0/lv3_c31_FA_0/co (fullAdder_845)          0.00       0.75 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/i0 (fullAdder_811)          0.00       0.75 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/HA_0/i0 (halfAdder_1623)
                                                          0.00       0.75 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/HA_0/U2/Z (XOR2_X1)         0.07       0.82 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/HA_0/s (halfAdder_1623)     0.00       0.82 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/HA_1/i1 (halfAdder_1622)
                                                          0.00       0.82 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/HA_1/U2/ZN (AND2_X1)        0.04       0.86 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/HA_1/co (halfAdder_1622)
                                                          0.00       0.86 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/U1/ZN (OR2_X2)              0.06       0.91 f
  DP/MULT_cr0sw0/lv2_c32_FA_0/co (fullAdder_811)          0.00       0.91 f
  DP/MULT_cr0sw0/lv1_c33_FA_0/i0 (fullAdder_783)          0.00       0.91 f
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_0/i0 (halfAdder_1567)
                                                          0.00       0.91 f
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_0/U6/ZN (INV_X1)         0.03       0.94 r
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_0/U4/ZN (NAND2_X1)       0.02       0.97 f
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_0/U5/ZN (NAND2_X1)       0.03       1.00 r
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_0/s (halfAdder_1567)     0.00       1.00 r
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_1/i1 (halfAdder_1566)
                                                          0.00       1.00 r
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_1/U2/Z (XOR2_X1)         0.08       1.07 r
  DP/MULT_cr0sw0/lv1_c33_FA_0/HA_1/s (halfAdder_1566)     0.00       1.07 r
  DP/MULT_cr0sw0/lv1_c33_FA_0/s (fullAdder_783)           0.00       1.07 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/i1 (fullAdder_761)          0.00       1.07 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/HA_0/i1 (halfAdder_1523)
                                                          0.00       1.07 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/HA_0/U2/Z (XOR2_X1)         0.08       1.15 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/HA_0/s (halfAdder_1523)     0.00       1.15 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/HA_1/i1 (halfAdder_1522)
                                                          0.00       1.15 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/HA_1/U2/Z (XOR2_X1)         0.09       1.25 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/HA_1/s (halfAdder_1522)     0.00       1.25 r
  DP/MULT_cr0sw0/lv0_c33_FA_0/s (fullAdder_761)           0.00       1.25 r
  DP/MULT_cr0sw0/add_3076/B[13] (mbeDadda_mult_5_DW01_add_0)
                                                          0.00       1.25 r
  DP/MULT_cr0sw0/add_3076/U392/ZN (NAND2_X1)              0.03       1.28 f
  DP/MULT_cr0sw0/add_3076/CLOCK_r_REG506_S60/D (DFFS_X1)
                                                          0.01       1.29 f
  data arrival time                                                  1.29

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr0sw0/add_3076/CLOCK_r_REG506_S60/CK (DFFS_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.40


1
