
*** Running vivado
    with args -log top_pivot.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_pivot.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_pivot.tcl -notrace
Command: link_design -top top_pivot -part xc7z010clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'ip_core/div/div'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1147.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/constrs_1/new/konst1.xdc]
Finished Parsing XDC File [C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.srcs/constrs_1/new/konst1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1147.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1147.516 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1147.516 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f970067

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1649.793 ; gain = 502.277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c1323663

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.607 . Memory (MB): peak = 1871.297 ; gain = 0.070
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 134129385

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1871.297 ; gain = 0.070
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b8a92c2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.297 ; gain = 0.070
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1403 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b8a92c2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.297 ; gain = 0.070
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b8a92c2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.297 ; gain = 0.070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b8a92c2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1871.297 ; gain = 0.070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               1  |                                              0  |
|  Sweep                        |               0  |            1403  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1871.297 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12721af05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.297 ; gain = 0.070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 12721af05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1972.109 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12721af05

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.109 ; gain = 100.812

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12721af05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1972.109 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1972.109 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12721af05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1972.109 ; gain = 824.594
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pivot_drc_opted.rpt -pb top_pivot_drc_opted.pb -rpx top_pivot_drc_opted.rpx
Command: report_drc -file top_pivot_drc_opted.rpt -pb top_pivot_drc_opted.pb -rpx top_pivot_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac6ad502

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1972.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e089d65e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.944 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fd3b35b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fd3b35b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: fd3b35b8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 144abe33d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: f2f3c309

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 41 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 10 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1972.109 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             10  |                    10  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             10  |                    10  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: d399cab3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: a9517707

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 2 Global Placement | Checksum: a9517707

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f2414cdb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8479844a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11448daad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164bc88e5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10f7b64c7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10bcbf3d0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b2995e43

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13f79af48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13f79af48

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2984562b4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-1.704 |
Phase 1 Physical Synthesis Initialization | Checksum: 25befabd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21b1b7f75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2984562b4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.611. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10e46c818

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10e46c818

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10e46c818

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 10e46c818

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1972.109 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1972.109 ; gain = 0.000

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1972.109 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 119213cde

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1972.109 ; gain = 0.000
Ending Placer Task | Checksum: f76fee77

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_pivot_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_pivot_utilization_placed.rpt -pb top_pivot_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_pivot_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1972.109 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1972.109 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 33d6521 ConstDB: 0 ShapeSum: f4328956 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "we_s[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "we_s[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "en_s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "en_s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in_s[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in_s[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_s[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_s[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: a187c2d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1978.082 ; gain = 5.973
Post Restoration Checksum: NetGraph: 12a8757 NumContArr: a05d3b81 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a187c2d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1998.949 ; gain = 26.840

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a187c2d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1998.949 ; gain = 26.840

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a187c2d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1998.949 ; gain = 26.840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2486980c0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1998.949 ; gain = 26.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.700  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 298bca32a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2002.121 ; gain = 30.012

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9359
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9359
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 298bca32a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2002.121 ; gain = 30.012
Phase 3 Initial Routing | Checksum: 1964052c3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1075
 Number of Nodes with overlaps = 480
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c1ed5bbd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 2008.312 ; gain = 36.203
Phase 4 Rip-up And Reroute | Checksum: 1c1ed5bbd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c1ed5bbd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c1ed5bbd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 2008.312 ; gain = 36.203
Phase 5 Delay and Skew Optimization | Checksum: 1c1ed5bbd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f9870f0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 2008.312 ; gain = 36.203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.703  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f9870f0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 2008.312 ; gain = 36.203
Phase 6 Post Hold Fix | Checksum: 15f9870f0

Time (s): cpu = 00:01:11 ; elapsed = 00:00:57 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.5297 %
  Global Horizontal Routing Utilization  = 6.0108 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1882ccd27

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1882ccd27

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c2e666cb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2008.312 ; gain = 36.203

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.703  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c2e666cb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2008.312 ; gain = 36.203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 2008.312 ; gain = 36.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:04 . Memory (MB): peak = 2008.312 ; gain = 36.203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2021.301 ; gain = 12.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_pivot_drc_routed.rpt -pb top_pivot_drc_routed.pb -rpx top_pivot_drc_routed.rpx
Command: report_drc -file top_pivot_drc_routed.rpt -pb top_pivot_drc_routed.pb -rpx top_pivot_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.867 ; gain = 15.566
INFO: [runtcl-4] Executing : report_methodology -file top_pivot_methodology_drc_routed.rpt -pb top_pivot_methodology_drc_routed.pb -rpx top_pivot_methodology_drc_routed.rpx
Command: report_methodology -file top_pivot_methodology_drc_routed.rpt -pb top_pivot_methodology_drc_routed.pb -rpx top_pivot_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Andrej/VHDL_projects/delitelj/najnoviji/project_7/project_7.runs/impl_1/top_pivot_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_pivot_power_routed.rpt -pb top_pivot_power_summary_routed.pb -rpx top_pivot_power_routed.rpx
Command: report_power -file top_pivot_power_routed.rpt -pb top_pivot_power_summary_routed.pb -rpx top_pivot_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_pivot_route_status.rpt -pb top_pivot_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_pivot_timing_summary_routed.rpt -pb top_pivot_timing_summary_routed.pb -rpx top_pivot_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_pivot_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_pivot_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_pivot_bus_skew_routed.rpt -pb top_pivot_bus_skew_routed.pb -rpx top_pivot_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 14:34:54 2022...
