<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: BaseCPU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#pri-static-attribs">Static Private Attributes</a>  </div>
  <div class="headertitle">
<h1>BaseCPU Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="BaseCPU" --><!-- doxytag: inherits="MemObject" -->
<p><code>#include &lt;<a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for BaseCPU:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classBaseCPU.png" usemap="#BaseCPU_map" alt=""/>
  <map id="BaseCPU_map" name="BaseCPU_map">
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="1825,168,2180,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="1825,112,2180,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="1825,56,2180,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="1460,0,1815,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="1825,0,2180,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="2190,0,2545,24"/>
<area href="classBaseO3CPU.html" alt="BaseO3CPU" shape="rect" coords="0,280,355,304"/>
<area href="classBaseSimpleCPU.html" alt="BaseSimpleCPU" shape="rect" coords="730,280,1085,304"/>
<area href="classCheckerCPU.html" alt="CheckerCPU" shape="rect" coords="1460,280,1815,304"/>
<area href="classInOrderCPU.html" alt="InOrderCPU" shape="rect" coords="1825,280,2180,304"/>
<area href="classOzoneCPU.html" alt="OzoneCPU&lt; Impl &gt;" shape="rect" coords="2190,280,2545,304"/>
<area href="classOzoneCPU.html" alt="OzoneCPU&lt; OzoneImpl &gt;" shape="rect" coords="2555,280,2910,304"/>
<area href="classOzoneCPU.html" alt="OzoneCPU&lt; SimpleImpl &gt;" shape="rect" coords="2920,280,3275,304"/>
<area href="classFullO3CPU.html" alt="FullO3CPU&lt; Impl &gt;" shape="rect" coords="365,336,720,360"/>
<area href="classFullO3CPU.html" alt="FullO3CPU&lt; O3CPUImpl &gt;" shape="rect" coords="365,392,720,416"/>
<area href="classAtomicSimpleCPU.html" alt="AtomicSimpleCPU" shape="rect" coords="1095,336,1450,360"/>
<area href="classTimingSimpleCPU.html" alt="TimingSimpleCPU" shape="rect" coords="1095,392,1450,416"/>
<area href="classChecker.html" alt="Checker&lt; Impl &gt;" shape="rect" coords="1825,336,2180,360"/>
<area href="classChecker.html" alt="Checker&lt; DynInstPtr &gt;" shape="rect" coords="1825,392,2180,416"/>
<area href="classChecker.html" alt="Checker&lt; O3CPUImpl &gt;" shape="rect" coords="1825,448,2180,472"/>
<area href="classChecker.html" alt="Checker&lt; RefCountingPtr&lt; OzoneDynInst&lt; OzoneImpl &gt; &gt; &gt;" shape="rect" coords="1825,504,2180,528"/>
<area href="classDummyChecker.html" alt="DummyChecker" shape="rect" coords="1825,560,2180,584"/>
<area href="classDerivOzoneCPU.html" alt="DerivOzoneCPU" shape="rect" coords="2555,336,2910,360"/>
<area href="classSimpleOzoneCPU.html" alt="SimpleOzoneCPU" shape="rect" coords="2920,336,3275,360"/>
</map>
</div>

<p><a href="classBaseCPU-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Define a base class for the CPU ports (instruction and data) that is refined in the subclasses.  <a href="classBaseCPU_1_1CpuPort.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU_1_1ProfileEvent.html">ProfileEvent</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef BaseCPUParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a29472a3b6c9860fbf39d68a2f88c8a68">getDataPort</a> ()=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Purely virtual method that returns a reference to the data port.  <a href="#a29472a3b6c9860fbf39d68a2f88c8a68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a63b0e8619b9cf0060404b62a41c75a51">getInstPort</a> ()=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Purely virtual method that returns a reference to the instruction port.  <a href="#a63b0e8619b9cf0060404b62a41c75a51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#afbce2c177a8b0733c0699bea94a5f608">cpuId</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads this CPU's ID.  <a href="#afbce2c177a8b0733c0699bea94a5f608"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d">dataMasterId</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads this CPU's unique data requestor ID.  <a href="#ad6256793229f94e3f4f1d9f7569e707d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a5afcf225b3ff14d5cb61d32f5211af7c">instMasterId</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads this CPU's unique instruction requestor ID.  <a href="#a5afcf225b3ff14d5cb61d32f5211af7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#af41f47b25f6f62db8023e77f8f1543b2">getMasterPort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a master port on this CPU.  <a href="#af41f47b25f6f62db8023e77f8f1543b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a7868459078d5a5c4c8cf2b55d5bf5dcd">taskId</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get cpu task id.  <a href="#a7868459078d5a5c4c8cf2b55d5bf5dcd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ab7ab2f0b017981ee9ed12432d738b5de">taskId</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> cpu task id.  <a href="#ab7ab2f0b017981ee9ed12432d738b5de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a2ec840ebcd975d73e47b9112ccfb7033">getPid</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#abfdf910ede67867cbca6c0b9a1fd37c8">setPid</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> pid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aef6ade5100f034518a2da58acc4d3cfc">workItemBegin</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a694076683eafdaf0bbe2d7f3a8925b5f">workItemEnd</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::Interrupts *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aec2236453b1dff494801dce39a4829b3">getInterruptController</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ac8acef599f82376ad1f5d77dc346d6d3">wakeup</a> ()=0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a> (int int_num, int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a> (int int_num, int index)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a78460b91ab706b2ec07a92e268f07052">clearInterrupts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aa97853abafd022b5076a90c76ba65d36">checkInterrupts</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTrace_1_1InstTracer.html">Trace::InstTracer</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a707cc3a8bb294de493a088e0ce4cccfa">getTracer</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provide access to the tracer pointer.  <a href="#a707cc3a8bb294de493a088e0ce4cccfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#afc0aad61b9120072183ca6fffb7a02a4">activateContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num, <a class="el" href="classCycles.html">Cycles</a> delay)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Notify the CPU that the indicated context is now active.  <a href="#afc0aad61b9120072183ca6fffb7a02a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a678754a60d9b88b90b0920f9c2b078e3">suspendContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Notify the CPU that the indicated context is now suspended.  <a href="#a678754a60d9b88b90b0920f9c2b078e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6aeab5d8cdf833d6f9d6f035a09b945b">deallocateContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Notify the CPU that the indicated context is now deallocated.  <a href="#a6aeab5d8cdf833d6f9d6f035a09b945b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aa83f07ffe3949ef9f6518ee6c2f90da1">haltContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Notify the CPU that the indicated context is now halted.  <a href="#aa83f07ffe3949ef9f6518ee6c2f90da1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a8e8bb204968536a6be1195d092bd674c">findContext</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Given a Thread Context pointer return the thread num.  <a href="#a8e8bb204968536a6be1195d092bd674c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6e87d476983eade947d9be42400882bc">getContext</a> (int tn)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Given a thread num get tho thread context for it.  <a href="#a6e87d476983eade947d9be42400882bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a8e895dfbcaacea5e84e7e5dbfcead414">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a16dd8d412f56ebd90d4b54c8dc5dd20c">BaseCPU</a> (<a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a> *params, bool is_checker=false)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aff2ba1ad4290ef3626614e6a2db87261">~BaseCPU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a1c85070659882e519fd1bd5d05e1605d">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classBaseCPU.html#a1c85070659882e519fd1bd5d05e1605d" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected.  <a href="#a1c85070659882e519fd1bd5d05e1605d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a2178692101b8d33d56ded94b99d15804">startup</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classBaseCPU.html#a2178692101b8d33d56ded94b99d15804" title="startup() is the final initialization call before simulation.">startup()</a> is the final initialization call before simulation.  <a href="#a2178692101b8d33d56ded94b99d15804"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a5c2d877235f616c3a4e0de96c2fcd5d6">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classRegister.html">Register</a> statistics for this object.  <a href="#a5c2d877235f616c3a4e0de96c2fcd5d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a2ece26f3f5c92f2ffdbae8146de9bf85">activateWhenReady</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ab88e43887b1837684a028cf4eca2bb0e">registerThreadContexts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">switchOut</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prepare for another CPU to take over execution.  <a href="#a4ea565dccac89d58fe740332aa97b841"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">takeOverFrom</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be switched in.  <a href="#a0f32e9a69ec46520996a8cb33c2edec6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#af53549670780390e280dcb6fde045518">flushTLBs</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush all TLBs in the CPU.  <a href="#af53549670780390e280dcb6fde045518"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#af2b93a1e156e91265f1b13a4f462c537">switchedOut</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determine if the CPU is switched out.  <a href="#af2b93a1e156e91265f1b13a4f462c537"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ad3896575a15731dfccea407b9e7ad20b">verifyMemoryMode</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Verify that the system is in a memory mode supported by the CPU.  <a href="#ad3896575a15731dfccea407b9e7ad20b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a2cbee9355a87e90a0821a3a395d359d2">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serialize this object to the given output stream.  <a href="#a2cbee9355a87e90a0821a3a395d359d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a87e4f1123e4dd19ea35ad6fe7fc57e02">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reconstruct the state of this object from a checkpoint.  <a href="#a87e4f1123e4dd19ea35ad6fe7fc57e02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a2a875306bc772535e3a09c7c93c0f044">serializeThread</a> (std::ostream &amp;os, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serialize a single thread.  <a href="#a2a875306bc772535e3a09c7c93c0f044"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a72cbe84e07d749b78f60d9d98833fdb6">unserializeThread</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unserialize one thread.  <a href="#a72cbe84e07d749b78f60d9d98833fdb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual BranchPred *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a9457428dc2854dba37c69d6e4bbc368c">getBranchPred</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return pointer to CPU's branch predictor (NULL if none).  <a href="#a9457428dc2854dba37c69d6e4bbc368c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">totalInsts</a> () const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ab30b81a7597add37ebe59b8131d760a8">totalOps</a> () const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a4419a21d0ddb50c7acd47a5ce8b4299a">traceFunctions</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc)</td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a5d1016f049770f079b4be6b257c39492">numSimulatedInsts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#af9973d9bbb2b98b2049e996d73a309c0">numSimulatedOps</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a6b23f23381292741370f53e4c6465158">numSimulatedCPUs</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a1d118ca73b7ed5495269cdb8dc3bda58">numSimulatedInsts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ac445bb6f0a0f1627500875074d4dd698">numSimulatedOps</a> ()</td></tr>
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::MicrocodeRom&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a329b720ff7bd54b020fb22326843e2a1">microcodeRom</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseCPU_1_1ProfileEvent.html">ProfileEvent</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aba3f3b7a65a77c82fe0f2d49799c02e4">profileEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of threads we're actually simulating (&lt;= SMT_MAX_THREADS).  <a href="#a7c1d0eec4075862b04e96cad7a82799d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventQueue.html">EventQueue</a> **&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a28a623d140582747e28b9396ebaaa328">comInstEventQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vector of per-thread instruction-based event queues.  <a href="#a28a623d140582747e28b9396ebaaa328"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventQueue.html">EventQueue</a> **&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ab8f5f1f1756c532d6e57fb2554846d9d">comLoadEventQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vector of per-thread load-based event queues.  <a href="#ab8f5f1f1756c532d6e57fb2554846d9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aa6619f133e6944a10b35c0a499536012">numWorkItemsStarted</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a7b58ddbb52ac2a4c1246f6f30b224b40">numWorkItemsCompleted</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a7aeea613cacb233763077cfc861b6ff3">PCMask</a> = ~((<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>)sizeof(TheISA::MachInst) - 1)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">instCnt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">_cpuId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ace97e589c98a144f71b4afc8ffd3c9b4">_instMasterId</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">instruction side request id that must be placed in all requests  <a href="#ace97e589c98a144f71b4afc8ffd3c9b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a4bf9e7f73213ffdf7e00c37b8ae1b490">_dataMasterId</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">data side request id that must be placed in all requests  <a href="#a4bf9e7f73213ffdf7e00c37b8ae1b490"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a3f1f1d2cb970179495deff580b15af17">_taskId</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">An intrenal representation of a task identifier within gem5.  <a href="#a3f1f1d2cb970179495deff580b15af17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a325c97fc372c0f772c5ae67a2f07574a">_pid</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The current OS process ID that is executing on this processor.  <a href="#a325c97fc372c0f772c5ae67a2f07574a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#af7785d039f2069fa20d8f0bef96ea3b7">_switchedOut</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Is the CPU switched out or active?  <a href="#af7785d039f2069fa20d8f0bef96ea3b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::Interrupts *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a28c30d48c15c3096813e4941f90226d7">interrupts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classThreadContext.html">ThreadContext</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTrace_1_1InstTracer.html">Trace::InstTracer</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a3c661671797f62911ab1a222f8238b5c">tracer</a></td></tr>
<tr><td colspan="2"><h2><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aaa508fbae8cb8b3c19a8b938f74c237d">enableFunctionTrace</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#aa4d53c565ec1cfa15caa3f756cba25e5">traceFunctionsInternal</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc)</td></tr>
<tr><td colspan="2"><h2><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a24ddc0ee2e0b01fe7b42021f6e6d86b5">functionTracingEnabled</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::ostream *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a170f0c1f29d6ed388c0801a359e3518f">functionTraceStream</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a4d71092b603cceb6c4ca642704dfdd82">currentFunctionStart</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a8f34cdd21b9edae704fc2132f668922e">currentFunctionEnd</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#a868e4625fad2b9c2a84df3b1d14fd2a0">functionEntryTick</a></td></tr>
<tr><td colspan="2"><h2><a name="pri-static-attribs"></a>
Static Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classBaseCPU.html">BaseCPU</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCPU.html#ac7ef9a68e7eccd264628a504c164bac7">cpuList</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Static global cpu list.  <a href="#ac7ef9a68e7eccd264628a504c164bac7"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="cpu__dummy_8hh_source.html#l00002">2</a> of file <a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a90fc6c04f05a1cbadf117d848db83fb3"></a><!-- doxytag: member="BaseCPU::Params" ref="a90fc6c04f05a1cbadf117d848db83fb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef BaseCPUParams <a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">BaseCPU::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classMemObject.html#a062117db619925abc0345bdba6818a46">MemObject</a>.</p>

<p>Reimplemented in <a class="el" href="classCheckerCPU.html#a56f855ffed05a55b9a65676feb07978e">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">InOrderCPU</a>, <a class="el" href="classOzoneCPU.html#af02c397255def70f74ce5820f8ce99fc">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#af02c397255def70f74ce5820f8ce99fc">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#af02c397255def70f74ce5820f8ce99fc">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00290">290</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a16dd8d412f56ebd90d4b54c8dc5dd20c"></a><!-- doxytag: member="BaseCPU::BaseCPU" ref="a16dd8d412f56ebd90d4b54c8dc5dd20c" args="(Params *params, bool is_checker=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseCPU::BaseCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>params</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_checker</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00117">117</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">_cpuId</a>, <a class="el" href="cpu_2base_8hh_source.html#l00366">comInstEventQueue</a>, <a class="el" href="cpu_2base_8hh_source.html#l00373">comLoadEventQueue</a>, <a class="el" href="cpu_2base_8hh_source.html#l00441">cpuList</a>, <a class="el" href="classOutputDirectory.html#af942bb38ffb191b6391ea3bc3b722638">OutputDirectory::create()</a>, <a class="el" href="cprintf_8hh_source.html#l00154">csprintf()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00435">currentFunctionEnd</a>, <a class="el" href="cpu_2base_8hh_source.html#l00434">currentFunctionStart</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="pra__constants_8hh_source.html#l00299">MipsISA::event</a>, <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="classOutputDirectory.html#a7709615592d20013681f487fe29ee4ac">OutputDirectory::find()</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="cpu_2base_8hh_source.html#l00436">functionEntryTick</a>, <a class="el" href="cpu_2base_8hh_source.html#l00433">functionTraceStream</a>, <a class="el" href="cpu_2base_8hh_source.html#l00432">functionTracingEnabled</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>, <a class="el" href="cpu_2base_8cc_source.html#l00079">maxThreadsPerCPU</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00353">numThreads</a>, <a class="el" href="cpu_2base_8hh_source.html#l00291">params()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00254">profileEvent</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq__impl_8hh_source.html#l00041">EventQueue::schedule()</a>, <a class="el" href="output_8cc_source.html#l00049">simout</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00259">tracer</a>.</p>

</div>
</div>
<a class="anchor" id="aff2ba1ad4290ef3626614e6a2db87261"></a><!-- doxytag: member="BaseCPU::~BaseCPU" ref="aff2ba1ad4290ef3626614e6a2db87261" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseCPU::~BaseCPU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00247">247</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00366">comInstEventQueue</a>, <a class="el" href="cpu_2base_8hh_source.html#l00373">comLoadEventQueue</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00254">profileEvent</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="afc0aad61b9120072183ca6fffb7a02a4"></a><!-- doxytag: member="BaseCPU::activateContext" ref="afc0aad61b9120072183ca6fffb7a02a4" args="(ThreadID thread_num, Cycles delay)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::activateContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify the CPU that the indicated context is now active. </p>
<p>The delay parameter indicates the number of ticks to wait before executing (typically 0 or 1). </p>

<p>Reimplemented in <a class="el" href="classInOrderCPU.html#a129aef45060ae7358c434b0a555ce2bd">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a8ad68b5edbb18dd9c014e3ce63b930a1">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#af8686eed0de7bcb86da509d6d202bdd8">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a7c22af68f484e9ff0d0ba621510a4f15">TimingSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a8ad68b5edbb18dd9c014e3ce63b930a1">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00272">272</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__thread_8cc_source.html#l00161">SimpleThread::activate()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ece26f3f5c92f2ffdbae8146de9bf85"></a><!-- doxytag: member="BaseCPU::activateWhenReady" ref="a2ece26f3f5c92f2ffdbae8146de9bf85" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::activateWhenReady </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classFullO3CPU.html#a1a0deac69930c7b666fbe2acafacd220">FullO3CPU&lt; Impl &gt;</a>, and <a class="el" href="classFullO3CPU.html#a1a0deac69930c7b666fbe2acafacd220">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00300">300</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa97853abafd022b5076a90c76ba65d36"></a><!-- doxytag: member="BaseCPU::checkInterrupts" ref="aa97853abafd022b5076a90c76ba65d36" args="(ThreadContext *tc) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseCPU::checkInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00239">239</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00325">BaseSimpleCPU::checkForInterrupts()</a>.</p>

</div>
</div>
<a class="anchor" id="a47994b091d5ef3dc04bfb21b15909f17"></a><!-- doxytag: member="BaseCPU::clearInterrupt" ref="a47994b091d5ef3dc04bfb21b15909f17" args="(int int_num, int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::clearInterrupt </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>int_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00227">227</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>.</p>

<p>Referenced by <a class="el" href="ua2005_8cc_source.html#l00046">SparcISA::ISA::checkSoftInt()</a>, <a class="el" href="intr__control_8cc_source.html#l00058">IntrControl::clear()</a>, and <a class="el" href="ua2005_8cc_source.html#l00091">SparcISA::ISA::setFSReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a78460b91ab706b2ec07a92e268f07052"></a><!-- doxytag: member="BaseCPU::clearInterrupts" ref="a78460b91ab706b2ec07a92e268f07052" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::clearInterrupts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00233">233</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>.</p>

</div>
</div>
<a class="anchor" id="afbce2c177a8b0733c0699bea94a5f608"></a><!-- doxytag: member="BaseCPU::cpuId" ref="afbce2c177a8b0733c0699bea94a5f608" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int BaseCPU::cpuId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads this CPU's ID. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00171">171</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">_cpuId</a>.</p>

<p>Referenced by <a class="el" href="thread__state_8hh_source.html#l00070">ThreadState::cpuId()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00092">InOrderDynInst::cpuId()</a>, <a class="el" href="inorder_2thread__context_8hh_source.html#l00113">InOrderThreadContext::cpuId()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00454">BaseDynInst&lt; OzoneImpl &gt;::cpuId()</a>, <a class="el" href="x86_2interrupts_8cc_source.html#l00296">X86ISA::Interrupts::setCPU()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6256793229f94e3f4f1d9f7569e707d"></a><!-- doxytag: member="BaseCPU::dataMasterId" ref="ad6256793229f94e3f4f1d9f7569e707d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> BaseCPU::dataMasterId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads this CPU's unique data requestor ID. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00174">174</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00104">_dataMasterId</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00367">TimingSimpleCPU::buildSplitPacket()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00457">BaseDynInst&lt; OzoneImpl &gt;::masterId()</a>, <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>, <a class="el" href="timing_8cc_source.html#l00400">TimingSimpleCPU::readMem()</a>, <a class="el" href="atomic_8cc_source.html#l00265">AtomicSimpleCPU::readMem()</a>, <a class="el" href="tlb__unit_8hh_source.html#l00110">TLBUnitRequest::setRequest()</a>, <a class="el" href="cache__unit_8cc_source.html#l00320">CacheUnit::setupMemRequest()</a>, <a class="el" href="timing_8cc_source.html#l00467">TimingSimpleCPU::writeMem()</a>, and <a class="el" href="atomic_8cc_source.html#l00353">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a6aeab5d8cdf833d6f9d6f035a09b945b"></a><!-- doxytag: member="BaseCPU::deallocateContext" ref="a6aeab5d8cdf833d6f9d6f035a09b945b" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::deallocateContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify the CPU that the indicated context is now deallocated. </p>

<p>Reimplemented in <a class="el" href="classBaseSimpleCPU.html#a066ccfe16fd02d871619fda43a28e79a">BaseSimpleCPU</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00278">278</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00557">InOrderDynInst::deallocateContext()</a>, and <a class="el" href="inorder_2thread__context_8hh_source.html#l00271">InOrderThreadContext::deallocateContext()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa508fbae8cb8b3c19a8b938f74c237d"></a><!-- doxytag: member="BaseCPU::enableFunctionTrace" ref="aaa508fbae8cb8b3c19a8b938f74c237d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::enableFunctionTrace </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00242">242</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00432">functionTracingEnabled</a>.</p>

</div>
</div>
<a class="anchor" id="a8e8bb204968536a6be1195d092bd674c"></a><!-- doxytag: member="BaseCPU::findContext" ref="a8e8bb204968536a6be1195d092bd674c" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int BaseCPU::findContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a Thread Context pointer return the thread num. </p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00350">350</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00257">threadContexts</a>.</p>

</div>
</div>
<a class="anchor" id="af53549670780390e280dcb6fde045518"></a><!-- doxytag: member="BaseCPU::flushTLBs" ref="af53549670780390e280dcb6fde045518" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::flushTLBs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flush all TLBs in the CPU. </p>
<p>This method is mainly used to flush stale translations when switching CPUs. It is also exported to the Python world to allow it to request a TLB flush after draining the CPU to make it easier to compare traces when debugging handover/checkpointing. </p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00493">493</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">ThreadContext::getCheckerCpuPtr()</a>, <a class="el" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">ThreadContext::getDTBPtr()</a>, <a class="el" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">ThreadContext::getITBPtr()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">threadContexts</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00361">switchOut()</a>.</p>

</div>
</div>
<a class="anchor" id="a9457428dc2854dba37c69d6e4bbc368c"></a><!-- doxytag: member="BaseCPU::getBranchPred" ref="a9457428dc2854dba37c69d6e4bbc368c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual BranchPred* BaseCPU::getBranchPred </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return pointer to CPU's branch predictor (NULL if none). </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>Branch predictor pointer. </dd></dl>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00424">424</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6e87d476983eade947d9be42400882bc"></a><!-- doxytag: member="BaseCPU::getContext" ref="a6e87d476983eade947d9be42400882bc" args="(int tn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* BaseCPU::getContext </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>tn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Given a thread num get tho thread context for it. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00287">287</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00257">threadContexts</a>.</p>

</div>
</div>
<a class="anchor" id="a29472a3b6c9860fbf39d68a2f88c8a68"></a><!-- doxytag: member="BaseCPU::getDataPort" ref="a29472a3b6c9860fbf39d68a2f88c8a68" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a>&amp; BaseCPU::getDataPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Purely virtual method that returns a reference to the data port. </p>
<p>All subclasses must implement this method.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>a reference to the data port </dd></dl>

<p>Implemented in <a class="el" href="classCheckerCPU.html#a9c656dcb07deff6d10d67d07d105e6e1">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#a985e4d6b45250168cb062b803a60f488">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#ab4fb71f49281407db9383e6999fd64c9">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#aa58b2fbca145c601e678ec3c952d9398">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a1802152a32d33615b7f72b654b2bb823">TimingSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#ab4fb71f49281407db9383e6999fd64c9">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Referenced by <a class="el" href="thread__state_8cc_source.html#l00102">ThreadState::initMemProxies()</a>, <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="a63b0e8619b9cf0060404b62a41c75a51"></a><!-- doxytag: member="BaseCPU::getInstPort" ref="a63b0e8619b9cf0060404b62a41c75a51" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a>&amp; BaseCPU::getInstPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Purely virtual method that returns a reference to the instruction port. </p>
<p>All subclasses must implement this method.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>a reference to the instruction port </dd></dl>

<p>Implemented in <a class="el" href="classCheckerCPU.html#aab5fe21f5d62046b8a9e49eb7048b81c">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#accbdfd461de94ef742276597387aa266">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a61829f8a5506c9f82289ce92f3938f2e">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#ae85f750bfe3abe996765d8fb17538e42">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a23097f68145e28a6fc72eaf9403f5fce">TimingSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a61829f8a5506c9f82289ce92f3938f2e">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Referenced by <a class="el" href="arm_2isa_8cc_source.html#l00195">ArmISA::ISA::readMiscReg()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="aec2236453b1dff494801dce39a4829b3"></a><!-- doxytag: member="BaseCPU::getInterruptController" ref="aec2236453b1dff494801dce39a4829b3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::Interrupts* BaseCPU::getInterruptController </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00211">211</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>.</p>

</div>
</div>
<a class="anchor" id="af41f47b25f6f62db8023e77f8f1543b2"></a><!-- doxytag: member="BaseCPU::getMasterPort" ref="af41f47b25f6f62db8023e77f8f1543b2" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a>&amp; BaseCPU::getMasterPort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a master port on this CPU. </p>
<p>All CPUs have a data and instruction port, and this method uses getDataPort and getInstPort of the subclasses to resolve the two ports.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>if_name</em>&nbsp;</td><td>the port name </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>idx</em>&nbsp;</td><td>ignored index</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>a reference to the port with the given name </dd></dl>

<p>Reimplemented from <a class="el" href="classMemObject.html#aa37deab2c27a8c2f8151ff679238fe30">MemObject</a>.</p>

</div>
</div>
<a class="anchor" id="a2ec840ebcd975d73e47b9112ccfb7033"></a><!-- doxytag: member="BaseCPU::getPid" ref="a2ec840ebcd975d73e47b9112ccfb7033" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BaseCPU::getPid </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00196">196</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00115">_pid</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00241">LinuxArmSystem::startup()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="a707cc3a8bb294de493a088e0ce4cccfa"></a><!-- doxytag: member="BaseCPU::getTracer" ref="a707cc3a8bb294de493a088e0ce4cccfa" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTrace_1_1InstTracer.html">Trace::InstTracer</a>* BaseCPU::getTracer </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide access to the tracer pointer. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00267">267</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00259">tracer</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00116">PipelineStage::setCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="aa83f07ffe3949ef9f6518ee6c2f90da1"></a><!-- doxytag: member="BaseCPU::haltContext" ref="aa83f07ffe3949ef9f6518ee6c2f90da1" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::haltContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify the CPU that the indicated context is now halted. </p>

<p>Reimplemented in <a class="el" href="classInOrderCPU.html#a03f3559507ee17259595f879ec2f6249">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a37803564364acbd92b6d9240c7707414">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#ad6d1ed581e51d87edbc7472ab88addd4">BaseSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a37803564364acbd92b6d9240c7707414">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00281">281</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="simple__thread_8cc_source.html#l00193">SimpleThread::halt()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c85070659882e519fd1bd5d05e1605d"></a><!-- doxytag: member="BaseCPU::init" ref="a1c85070659882e519fd1bd5d05e1605d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#a1c85070659882e519fd1bd5d05e1605d" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected. </p>
<p>Initializations that are independent of unserialization but rely on a fully instantiated and connected <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a> graph should be done here. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">SimObject</a>.</p>

<p>Reimplemented in <a class="el" href="classCheckerCPU.html#a3ebb2557154841426047eb28b6bd8518">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#a73e953203ccc65c2893d0fe14e7d5753">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a6a339761c33504956a91bed972027275">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#ab7f2340f13b652b3d19fe12616bb6c0b">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#af1da6be8b3f4a28784a719f233656f7f">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9">TimingSimpleCPU</a>, <a class="el" href="classFullO3CPU.html#a6a339761c33504956a91bed972027275">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#ab7f2340f13b652b3d19fe12616bb6c0b">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#ab7f2340f13b652b3d19fe12616bb6c0b">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00255">255</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00291">params()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00325">registerThreadContexts()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00353">verifyMemoryMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a124e3ca8124202a9f18060ede44d0ad4"></a><!-- doxytag: member="BaseCPU::instCount" ref="a124e3ca8124202a9f18060ede44d0ad4" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> BaseCPU::instCount </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00202">202</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00093">instCnt</a>.</p>

<p>Referenced by <a class="el" href="legiontrace_8cc_source.html#l00144">Trace::LegionTraceRecord::dump()</a>, <a class="el" href="ua2005_8cc_source.html#l00349">SparcISA::ISA::processHSTickCompare()</a>, <a class="el" href="ua2005_8cc_source.html#l00325">SparcISA::ISA::processSTickCompare()</a>, and <a class="el" href="ua2005_8cc_source.html#l00091">SparcISA::ISA::setFSReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a5afcf225b3ff14d5cb61d32f5211af7c"></a><!-- doxytag: member="BaseCPU::instMasterId" ref="a5afcf225b3ff14d5cb61d32f5211af7c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> BaseCPU::instMasterId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads this CPU's unique instruction requestor ID. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00176">176</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00101">_instMasterId</a>.</p>

<p>Referenced by <a class="el" href="tlb__unit_8hh_source.html#l00110">TLBUnitRequest::setRequest()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00341">BaseSimpleCPU::setupFetchRequest()</a>, and <a class="el" href="fetch__unit_8cc_source.html#l00149">FetchUnit::setupMemRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b23f23381292741370f53e4c6465158"></a><!-- doxytag: member="BaseCPU::numSimulatedCPUs" ref="a6b23f23381292741370f53e4c6465158" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int BaseCPU::numSimulatedCPUs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00450">450</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00441">cpuList</a>.</p>

</div>
</div>
<a class="anchor" id="a1d118ca73b7ed5495269cdb8dc3bda58"></a><!-- doxytag: member="BaseCPU::numSimulatedInsts" ref="a1d118ca73b7ed5495269cdb8dc3bda58" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> BaseCPU::numSimulatedInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00451">451</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00441">cpuList</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="info_8hh_source.html#l00049">Stats::total</a>, and <a class="el" href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">totalInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d1016f049770f079b4be6b257c39492"></a><!-- doxytag: member="BaseCPU::numSimulatedInsts" ref="a5d1016f049770f079b4be6b257c39492" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int BaseCPU::numSimulatedInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu__dummy_8hh_source.html#l00005">5</a> of file <a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a>.</p>

<p>Referenced by <a class="el" href="stat__control_8cc_source.html#l00126">Stats::Global::Global()</a>.</p>

</div>
</div>
<a class="anchor" id="af9973d9bbb2b98b2049e996d73a309c0"></a><!-- doxytag: member="BaseCPU::numSimulatedOps" ref="af9973d9bbb2b98b2049e996d73a309c0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int BaseCPU::numSimulatedOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu__dummy_8hh_source.html#l00006">6</a> of file <a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a>.</p>

<p>Referenced by <a class="el" href="stat__control_8cc_source.html#l00126">Stats::Global::Global()</a>.</p>

</div>
</div>
<a class="anchor" id="ac445bb6f0a0f1627500875074d4dd698"></a><!-- doxytag: member="BaseCPU::numSimulatedOps" ref="ac445bb6f0a0f1627500875074d4dd698" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> BaseCPU::numSimulatedOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00462">462</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00441">cpuList</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="info_8hh_source.html#l00049">Stats::total</a>, and <a class="el" href="classBaseCPU.html#ab30b81a7597add37ebe59b8131d760a8">totalOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e895dfbcaacea5e84e7e5dbfcead414"></a><!-- doxytag: member="BaseCPU::params" ref="a8e895dfbcaacea5e84e7e5dbfcead414" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a>* BaseCPU::params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classMemObject.html#a5e00c98bffc740a31fb25d6470c1e04b">MemObject</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00291">291</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="sim__object_8hh_source.html#l00095">SimObject::_params</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="timing_8cc_source.html#l00065">TimingSimpleCPU::init()</a>, <a class="el" href="atomic_8cc_source.html#l00083">AtomicSimpleCPU::init()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00645">FullO3CPU&lt; Impl &gt;::init()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00785">InOrderCPU::init()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00255">init()</a>, <a class="el" href="simple__thread_8cc_source.html#l00072">SimpleThread::SimpleThread()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00265">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0ddb59802d7166b8929b6d2aaf50b2c"></a><!-- doxytag: member="BaseCPU::postInterrupt" ref="ab0ddb59802d7166b8929b6d2aaf50b2c" args="(int int_num, int index)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::postInterrupt </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>int_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>index</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00219">219</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>, and <a class="el" href="classBaseCPU.html#ac8acef599f82376ad1f5d77dc346d6d3">wakeup()</a>.</p>

<p>Referenced by <a class="el" href="ua2005_8cc_source.html#l00046">SparcISA::ISA::checkSoftInt()</a>, <a class="el" href="intr__control_8cc_source.html#l00049">IntrControl::post()</a>, and <a class="el" href="ua2005_8cc_source.html#l00091">SparcISA::ISA::setFSReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab88e43887b1837684a028cf4eca2bb0e"></a><!-- doxytag: member="BaseCPU::registerThreadContexts" ref="ab88e43887b1837684a028cf4eca2bb0e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::registerThreadContexts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><p>This is so that contextId and cpuId match where there is a 1cpu:1context relationship. Otherwise, the order of registration could affect the assignment and cpu 1 could have context id 3, for example. We may even want to do something like this for SMT so that cpu 0 has the lowest thread contexts and cpu N has the highest, but I'll just do this for now</p>
</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00325">325</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">_cpuId</a>, <a class="el" href="sim_2process_8hh_source.html#l00169">Process::assignThreadContext()</a>, <a class="el" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">ThreadContext::contextId()</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00353">numThreads</a>, <a class="el" href="sim_2system_8cc_source.html#l00203">System::registerThreadContext()</a>, <a class="el" href="classThreadContext.html#aaa16774f1fbbb0201ee0c8ea27c139d5">ThreadContext::setContextId()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00375">system</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">threadContexts</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00255">init()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c2d877235f616c3a4e0de96c2fcd5d6"></a><!-- doxytag: member="BaseCPU::regStats" ref="a5c2d877235f616c3a4e0de96c2fcd5d6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRegister.html">Register</a> statistics for this object. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#afdfbd617cd603ccd8e19c3ceae507261">SimObject</a>.</p>

<p>Reimplemented in <a class="el" href="classInOrderCPU.html#ab9a0cabbafb7e265ec978fee29b991da">InOrderCPU</a>, <a class="el" href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">BaseO3CPU</a>, <a class="el" href="classFullO3CPU.html#aedb0e2155361419f8aa72212df29724c">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#a8df74a33f6ae7a66ada003bd6fa71549">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#a6ba9f5c41f7a03512c3942809726f743">BaseSimpleCPU</a>, <a class="el" href="classFullO3CPU.html#aedb0e2155361419f8aa72212df29724c">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#a8df74a33f6ae7a66ada003bd6fa71549">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#a8df74a33f6ae7a66ada003bd6fa71549">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00279">279</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00134">ccprintf()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">numCycles</a>, <a class="el" href="cpu_2base_8hh_source.html#l00477">numWorkItemsCompleted</a>, <a class="el" href="cpu_2base_8hh_source.html#l00476">numWorkItemsStarted</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">threadContexts</a>.</p>

</div>
</div>
<a class="anchor" id="a2cbee9355a87e90a0821a3a395d359d2"></a><!-- doxytag: member="BaseCPU::serialize" ref="a2cbee9355a87e90a0821a3a395d359d2" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Serialize this object to the given output stream. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>CPU models should normally overload the <a class="el" href="classBaseCPU.html#a2a875306bc772535e3a09c7c93c0f044" title="Serialize a single thread.">serializeThread()</a> method instead of the <a class="el" href="classBaseCPU.html#a2cbee9355a87e90a0821a3a395d359d2" title="Serialize this object to the given output stream.">serialize()</a> method as this provides a uniform data format for all CPU models and promotes better code reuse.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>os</em>&nbsp;</td><td>The stream to serialize to. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classCheckerCPU.html#a69a4d9348ba7ccba3770cd76fdbe26b4">CheckerCPU</a>, <a class="el" href="classOzoneCPU.html#afd6e5752f8576205e4a7c4d7229540a5">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#afd6e5752f8576205e4a7c4d7229540a5">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#afd6e5752f8576205e4a7c4d7229540a5">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00526">526</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00115">_pid</a>, <a class="el" href="cpu_2base_8hh_source.html#l00118">_switchedOut</a>, <a class="el" href="cprintf_8hh_source.html#l00154">csprintf()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="cpu_2base_8hh_source.html#l00093">instCnt</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">Serializable::nameOut()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00353">numThreads</a>, <a class="el" href="serialize_8hh_source.html#l00117">SERIALIZE_SCALAR</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00408">serializeThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a2a875306bc772535e3a09c7c93c0f044"></a><!-- doxytag: member="BaseCPU::serializeThread" ref="a2a875306bc772535e3a09c7c93c0f044" args="(std::ostream &amp;os, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::serializeThread </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Serialize a single thread. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>os</em>&nbsp;</td><td>The stream to serialize to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tid</em>&nbsp;</td><td>ID of the current thread. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classFullO3CPU.html#a438c6ae9d9e3fc9c87cb1ec320fe5957">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#af94b6f4b9deb113559bc6f1ecccf41ff">BaseSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a438c6ae9d9e3fc9c87cb1ec320fe5957">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00408">408</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00526">serialize()</a>.</p>

</div>
</div>
<a class="anchor" id="abfdf910ede67867cbca6c0b9a1fd37c8"></a><!-- doxytag: member="BaseCPU::setPid" ref="abfdf910ede67867cbca6c0b9a1fd37c8" args="(uint32_t pid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::setPid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>pid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00197">197</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00115">_pid</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00286">DumpStatsPCEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a2178692101b8d33d56ded94b99d15804"></a><!-- doxytag: member="BaseCPU::startup" ref="a2178692101b8d33d56ded94b99d15804" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::startup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCPU.html#a2178692101b8d33d56ded94b99d15804" title="startup() is the final initialization call before simulation.">startup()</a> is the final initialization call before simulation. </p>
<p>All state is initialized (including unserialized state, if any, such as the <a class="el" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick()</a> value), so this is the appropriate place to schedule initial event(s) for objects that need them. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject</a>.</p>

<p>Reimplemented in <a class="el" href="classFullO3CPU.html#a7d9bb4dca568fa24851c1e056788e480">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#a2e24c87d88b073c4790bacf887870840">BaseSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a7d9bb4dca568fa24851c1e056788e480">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00265">265</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="cpu_2base_8hh_source.html#l00291">params()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00254">profileEvent</a>, and <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a678754a60d9b88b90b0920f9c2b078e3"></a><!-- doxytag: member="BaseCPU::suspendContext" ref="a678754a60d9b88b90b0920f9c2b078e3" args="(ThreadID thread_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::suspendContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>thread_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify the CPU that the indicated context is now suspended. </p>

<p>Reimplemented in <a class="el" href="classInOrderCPU.html#a50ef3ebc4bfc7df6609411b974f11e2d">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a3c71793435537526252133b202b8ac08">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#aba4433a3317488ddcd45d700cf5097d7">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a7a39c604bc3176e4b7faf3e289cbe8a1">TimingSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a3c71793435537526252133b202b8ac08">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00275">275</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00132">BaseSimpleCPU::deallocateContext()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00140">BaseSimpleCPU::haltContext()</a>, and <a class="el" href="simple__thread_8cc_source.html#l00180">SimpleThread::suspend()</a>.</p>

</div>
</div>
<a class="anchor" id="af2b93a1e156e91265f1b13a4f462c537"></a><!-- doxytag: member="BaseCPU::switchedOut" ref="af2b93a1e156e91265f1b13a4f462c537" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseCPU::switchedOut </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if the CPU is switched out. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>True if the CPU is switched out, false otherwise. </dd></dl>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00342">342</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00118">_switchedOut</a>.</p>

<p>Referenced by <a class="el" href="o3_2cpu_8cc_source.html#l00749">FullO3CPU&lt; Impl &gt;::activateContext()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00687">FullO3CPU&lt; Impl &gt;::activateThread()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00705">FullO3CPU&lt; Impl &gt;::deactivateThread()</a>, <a class="el" href="timing_8cc_source.html#l00104">TimingSimpleCPU::drain()</a>, <a class="el" href="atomic_8cc_source.html#l00126">AtomicSimpleCPU::drain()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01109">FullO3CPU&lt; Impl &gt;::drain()</a>, <a class="el" href="timing_8cc_source.html#l00130">TimingSimpleCPU::drainResume()</a>, <a class="el" href="atomic_8cc_source.html#l00146">AtomicSimpleCPU::drainResume()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01252">FullO3CPU&lt; Impl &gt;::drainResume()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00828">FullO3CPU&lt; Impl &gt;::haltContext()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00811">FullO3CPU&lt; Impl &gt;::suspendContext()</a>, and <a class="el" href="o3_2cpu_8cc_source.html#l00584">FullO3CPU&lt; Impl &gt;::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ea565dccac89d58fe740332aa97b841"></a><!-- doxytag: member="BaseCPU::switchOut" ref="a4ea565dccac89d58fe740332aa97b841" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::switchOut </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prepare for another CPU to take over execution. </p>
<p>When this method exits, all internal state should have been flushed. After the method returns, the simulator calls <a class="el" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6" title="Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...">takeOverFrom()</a> on the new CPU with this CPU as its parameter. </p>

<p>Reimplemented in <a class="el" href="classChecker.html#afc9926480402a6aec6c4728182ed5dab">Checker&lt; Impl &gt;</a>, <a class="el" href="classFullO3CPU.html#a23883850851c70cbcf63605d559c145e">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#a9ee315409b01fe812cc17d4ebd908276">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#af2e886a2e35549d3d0b29a79d65cf907">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#ac65313e4314a71c742af52bddefa47f6">TimingSimpleCPU</a>, <a class="el" href="classChecker.html#afc9926480402a6aec6c4728182ed5dab">Checker&lt; DynInstPtr &gt;</a>, <a class="el" href="classChecker.html#afc9926480402a6aec6c4728182ed5dab">Checker&lt; RefCountingPtr&lt; OzoneDynInst&lt; OzoneImpl &gt; &gt; &gt;</a>, <a class="el" href="classChecker.html#afc9926480402a6aec6c4728182ed5dab">Checker&lt; O3CPUImpl &gt;</a>, <a class="el" href="classFullO3CPU.html#a23883850851c70cbcf63605d559c145e">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#a9ee315409b01fe812cc17d4ebd908276">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#a9ee315409b01fe812cc17d4ebd908276">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00361">361</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00118">_switchedOut</a>, <a class="el" href="eventq_8hh_source.html#l00448">EventManager::deschedule()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00493">flushTLBs()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00254">profileEvent</a>, and <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f32e9a69ec46520996a8cb33c2edec6"></a><!-- doxytag: member="BaseCPU::takeOverFrom" ref="a0f32e9a69ec46520996a8cb33c2edec6" args="(BaseCPU *cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::takeOverFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be switched in. </p>
<p>A CPU model implementing this method is expected to initialize its state from the old CPU and connect its memory (unless they are already connected) to the memories connected to the old CPU.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cpu</em>&nbsp;</td><td>CPU to initialize read state from. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classChecker.html#a146071fcfe75b71b26bf41870694cedd">Checker&lt; Impl &gt;</a>, <a class="el" href="classFullO3CPU.html#a6523b18623dcdebbbf1dd0535cf52895">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#ae3ad2c506400aa08b47a0a95469a7310">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#a659d2944148064049eebf754bd701557">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274">TimingSimpleCPU</a>, <a class="el" href="classChecker.html#a146071fcfe75b71b26bf41870694cedd">Checker&lt; DynInstPtr &gt;</a>, <a class="el" href="classChecker.html#a146071fcfe75b71b26bf41870694cedd">Checker&lt; RefCountingPtr&lt; OzoneDynInst&lt; OzoneImpl &gt; &gt; &gt;</a>, <a class="el" href="classChecker.html#a146071fcfe75b71b26bf41870694cedd">Checker&lt; O3CPUImpl &gt;</a>, <a class="el" href="classFullO3CPU.html#a6523b18623dcdebbbf1dd0535cf52895">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#ae3ad2c506400aa08b47a0a95469a7310">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#ae3ad2c506400aa08b47a0a95469a7310">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00374">374</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00098">_cpuId</a>, <a class="el" href="cpu_2base_8hh_source.html#l00115">_pid</a>, <a class="el" href="cpu_2base_8hh_source.html#l00118">_switchedOut</a>, <a class="el" href="cpu_2base_8hh_source.html#l00111">_taskId</a>, <a class="el" href="port_8cc_source.html#l00127">MasterPort::bind()</a>, <a class="el" href="classBaseMasterPort.html#a666c63b66de4f8697388e6c526128f7d">BaseMasterPort::bind()</a>, <a class="el" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">ThreadContext::contextId()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00171">cpuId()</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="classThreadContext.html#a594e114a4cc2ff653bc8a30fe49b986b">ThreadContext::getCheckerCpuPtr()</a>, <a class="el" href="classBaseCPU.html#a29472a3b6c9860fbf39d68a2f88c8a68">getDataPort()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00174">CheckerCPU::getDTBPtr()</a>, <a class="el" href="classThreadContext.html#a66f0298b284053daa1f4318c585c091f">ThreadContext::getDTBPtr()</a>, <a class="el" href="classBaseCPU.html#a63b0e8619b9cf0060404b62a41c75a51">getInstPort()</a>, <a class="el" href="checker_2cpu_8hh_source.html#l00173">CheckerCPU::getITBPtr()</a>, <a class="el" href="classThreadContext.html#a71910c6ab34a67cb0bc65dbc874cbb27">ThreadContext::getITBPtr()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00196">getPid()</a>, <a class="el" href="port_8cc_source.html#l00073">BaseMasterPort::getSlavePort()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>, <a class="el" href="port_8cc_source.html#l00083">BaseMasterPort::isConnected()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00254">profileEvent</a>, <a class="el" href="sim_2system_8cc_source.html#l00291">System::replaceThreadContext()</a>, <a class="el" href="cpuevent_8cc_source.html#l00051">CpuEvent::replaceThreadContext()</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00375">system</a>, <a class="el" href="classThreadContext.html#a531027a24041b594f9fdaf7c1efa51a8">ThreadContext::takeOverFrom()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00192">taskId()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00257">threadContexts</a>, <a class="el" href="classThreadContext.html#a8e594e2269df0830027d05db0d322c6d">ThreadContext::threadId()</a>, <a class="el" href="port_8cc_source.html#l00148">MasterPort::unbind()</a>, and <a class="el" href="classBaseMasterPort.html#aa4aaf94e38ba194649f2fb44cf8ead44">BaseMasterPort::unbind()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7ab2f0b017981ee9ed12432d738b5de"></a><!-- doxytag: member="BaseCPU::taskId" ref="ab7ab2f0b017981ee9ed12432d738b5de" args="(uint32_t id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::taskId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> cpu task id. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00194">194</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00111">_taskId</a>.</p>

</div>
</div>
<a class="anchor" id="a7868459078d5a5c4c8cf2b55d5bf5dcd"></a><!-- doxytag: member="BaseCPU::taskId" ref="a7868459078d5a5c4c8cf2b55d5bf5dcd" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> BaseCPU::taskId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get cpu task id. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00192">192</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00111">_taskId</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00286">DumpStatsPCEvent::process()</a>, <a class="el" href="arch_2arm_2linux_2system_8cc_source.html#l00241">LinuxArmSystem::startup()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ce08dc77a54b66ffd7c8fd501151c0c"></a><!-- doxytag: member="BaseCPU::totalInsts" ref="a3ce08dc77a54b66ffd7c8fd501151c0c" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> BaseCPU::totalInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classCheckerCPU.html#a829fab358db7070498ccecde581dce02">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#ab6e13752da08868fdc9aff48afbca94c">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a13d4da8b4118c63487af5b7451842619">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#a1592d67217cd1d89b364fa684762cf91">BaseSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a13d4da8b4118c63487af5b7451842619">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00451">numSimulatedInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="ab30b81a7597add37ebe59b8131d760a8"></a><!-- doxytag: member="BaseCPU::totalOps" ref="ab30b81a7597add37ebe59b8131d760a8" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> BaseCPU::totalOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classCheckerCPU.html#aac56f3973e856393771dfab7f7d40b1c">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#abc715fd3fe7bfc444aefd482224e1eb0">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a36619fe46e94645ad2cde63d55760a99">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#a8722329f0d68307cda0dd4c52be7b092">BaseSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a36619fe46e94645ad2cde63d55760a99">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00462">numSimulatedOps()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00090">CPUProgressEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a4419a21d0ddb50c7acd47a5ce8b4299a"></a><!-- doxytag: member="BaseCPU::traceFunctions" ref="a4419a21d0ddb50c7acd47a5ce8b4299a" args="(Addr pc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::traceFunctions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00444">444</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00432">functionTracingEnabled</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00563">traceFunctionsInternal()</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00427">BaseSimpleCPU::postExecute()</a>.</p>

</div>
</div>
<a class="anchor" id="aa4d53c565ec1cfa15caa3f756cba25e5"></a><!-- doxytag: member="BaseCPU::traceFunctionsInternal" ref="aa4d53c565ec1cfa15caa3f756cba25e5" args="(Addr pc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::traceFunctionsInternal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00563">563</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00134">ccprintf()</a>, <a class="el" href="cprintf_8hh_source.html#l00154">csprintf()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00435">currentFunctionEnd</a>, <a class="el" href="cpu_2base_8hh_source.html#l00434">currentFunctionStart</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="symtab_8cc_source.html#l00044">debugSymbolTable</a>, <a class="el" href="symtab_8hh_source.html#l00115">SymbolTable::findNearestSymbol()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00436">functionEntryTick</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00433">functionTraceStream</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00444">traceFunctions()</a>.</p>

</div>
</div>
<a class="anchor" id="a87e4f1123e4dd19ea35ad6fe7fc57e02"></a><!-- doxytag: member="BaseCPU::unserialize" ref="a87e4f1123e4dd19ea35ad6fe7fc57e02" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reconstruct the state of this object from a checkpoint. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>CPU models should normally overload the <a class="el" href="classBaseCPU.html#a72cbe84e07d749b78f60d9d98833fdb6" title="Unserialize one thread.">unserializeThread()</a> method instead of the <a class="el" href="classBaseCPU.html#a87e4f1123e4dd19ea35ad6fe7fc57e02" title="Reconstruct the state of this object from a checkpoint.">unserialize()</a> method as this provides a uniform data format for all CPU models and promotes better code reuse.</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cp</em>&nbsp;</td><td>The checkpoint use. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>section</em>&nbsp;</td><td>The section name of this object. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classCheckerCPU.html#a8aab883c22d3c0740f2abec6ac5a6ad5">CheckerCPU</a>, <a class="el" href="classOzoneCPU.html#a50d5a5eaca56f49558c034bc907f2516">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#a50d5a5eaca56f49558c034bc907f2516">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#a50d5a5eaca56f49558c034bc907f2516">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8cc_source.html#l00548">548</a> of file <a class="el" href="cpu_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00115">_pid</a>, <a class="el" href="cpu_2base_8hh_source.html#l00118">_switchedOut</a>, <a class="el" href="cprintf_8hh_source.html#l00154">csprintf()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="cpu_2base_8hh_source.html#l00093">instCnt</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">interrupts</a>, <a class="el" href="cpu_2base_8hh_source.html#l00353">numThreads</a>, <a class="el" href="serialize_8hh_source.html#l00119">UNSERIALIZE_SCALAR</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00417">unserializeThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a72cbe84e07d749b78f60d9d98833fdb6"></a><!-- doxytag: member="BaseCPU::unserializeThread" ref="a72cbe84e07d749b78f60d9d98833fdb6" args="(Checkpoint *cp, const std::string &amp;section, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::unserializeThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unserialize one thread. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cp</em>&nbsp;</td><td>The checkpoint use. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>section</em>&nbsp;</td><td>The section name of this thread. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>tid</em>&nbsp;</td><td>ID of the current thread. </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classFullO3CPU.html#ae9cb9f4265e4375924a7d647c82c8468">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#a8fa895b89375a622051bd220c743e0e5">BaseSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#ae9cb9f4265e4375924a7d647c82c8468">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00417">417</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00548">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3896575a15731dfccea407b9e7ad20b"></a><!-- doxytag: member="BaseCPU::verifyMemoryMode" ref="ad3896575a15731dfccea407b9e7ad20b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::verifyMemoryMode </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Verify that the system is in a memory mode supported by the CPU. </p>
<p>Implementations are expected to query the system for the current memory mode and ensure that it is what the CPU model expects. If the check fails, the implementation should terminate the simulation using <a class="el" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal()</a>. </p>

<p>Reimplemented in <a class="el" href="classInOrderCPU.html#aae9d8c5ee6c59940d25872a60c7b2d71">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a973cac400d3da4466769314d0d021698">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classAtomicSimpleCPU.html#ad749d75d8f5f93da2f66e37eaea74514">AtomicSimpleCPU</a>, <a class="el" href="classTimingSimpleCPU.html#a1947551bb026483f022ca28b95c75b3b">TimingSimpleCPU</a>, and <a class="el" href="classFullO3CPU.html#a973cac400d3da4466769314d0d021698">FullO3CPU&lt; O3CPUImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00353">353</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00255">init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8acef599f82376ad1f5d77dc346d6d3"></a><!-- doxytag: member="BaseCPU::wakeup" ref="ac8acef599f82376ad1f5d77dc346d6d3" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCPU::wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classCheckerCPU.html#a935e7a6b1c7432a09a170665b08e8664">CheckerCPU</a>, <a class="el" href="classInOrderCPU.html#adc498a4a690006574c52b9cad8837c9d">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#ad3fbc8555c417216e44e9a68d7bbce88">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#a619efc2e2b369698541e51d673f8d406">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classBaseSimpleCPU.html#a3ff77fcb015bb29f2f067cb4ca3bb710">BaseSimpleCPU</a>, <a class="el" href="classFullO3CPU.html#ad3fbc8555c417216e44e9a68d7bbce88">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#a619efc2e2b369698541e51d673f8d406">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#a619efc2e2b369698541e51d673f8d406">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00219">postInterrupt()</a>, and <a class="el" href="x86_2interrupts_8cc_source.html#l00246">X86ISA::Interrupts::requestInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="aef6ade5100f034518a2da58acc4d3cfc"></a><!-- doxytag: member="BaseCPU::workItemBegin" ref="aef6ade5100f034518a2da58acc4d3cfc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::workItemBegin </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00199">199</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00476">numWorkItemsStarted</a>.</p>

</div>
</div>
<a class="anchor" id="a694076683eafdaf0bbe2d7f3a8925b5f"></a><!-- doxytag: member="BaseCPU::workItemEnd" ref="a694076683eafdaf0bbe2d7f3a8925b5f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCPU::workItemEnd </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00200">200</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00477">numWorkItemsCompleted</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a512f6e0d7684ff19880a2ff9b6eeeddb"></a><!-- doxytag: member="BaseCPU::_cpuId" ref="a512f6e0d7684ff19880a2ff9b6eeeddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">BaseCPU::_cpuId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00098">98</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00171">cpuId()</a>, <a class="el" href="timing_8cc_source.html#l00544">TimingSimpleCPU::fetch()</a>, <a class="el" href="timing_8cc_source.html#l00065">TimingSimpleCPU::init()</a>, <a class="el" href="atomic_8cc_source.html#l00083">AtomicSimpleCPU::init()</a>, <a class="el" href="timing_8cc_source.html#l00400">TimingSimpleCPU::readMem()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00325">registerThreadContexts()</a>, <a class="el" href="atomic_8cc_source.html#l00200">AtomicSimpleCPU::takeOverFrom()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, and <a class="el" href="timing_8cc_source.html#l00467">TimingSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a4bf9e7f73213ffdf7e00c37b8ae1b490"></a><!-- doxytag: member="BaseCPU::_dataMasterId" ref="a4bf9e7f73213ffdf7e00c37b8ae1b490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> <a class="el" href="classBaseCPU.html#a4bf9e7f73213ffdf7e00c37b8ae1b490">BaseCPU::_dataMasterId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>data side request id that must be placed in all requests </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00104">104</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00174">dataMasterId()</a>.</p>

</div>
</div>
<a class="anchor" id="ace97e589c98a144f71b4afc8ffd3c9b4"></a><!-- doxytag: member="BaseCPU::_instMasterId" ref="ace97e589c98a144f71b4afc8ffd3c9b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> <a class="el" href="classBaseCPU.html#ace97e589c98a144f71b4afc8ffd3c9b4">BaseCPU::_instMasterId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>instruction side request id that must be placed in all requests </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00101">101</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00176">instMasterId()</a>.</p>

</div>
</div>
<a class="anchor" id="a325c97fc372c0f772c5ae67a2f07574a"></a><!-- doxytag: member="BaseCPU::_pid" ref="a325c97fc372c0f772c5ae67a2f07574a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classBaseCPU.html#a325c97fc372c0f772c5ae67a2f07574a">BaseCPU::_pid</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The current OS process ID that is executing on this processor. </p>
<p>This is used to generate a taskId </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00115">115</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8hh_source.html#l00196">getPid()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00526">serialize()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00197">setPid()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00548">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="af7785d039f2069fa20d8f0bef96ea3b7"></a><!-- doxytag: member="BaseCPU::_switchedOut" ref="af7785d039f2069fa20d8f0bef96ea3b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseCPU.html#af7785d039f2069fa20d8f0bef96ea3b7">BaseCPU::_switchedOut</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Is the CPU switched out or active? </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00118">118</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00526">serialize()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00342">switchedOut()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00361">switchOut()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00548">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f1f1d2cb970179495deff580b15af17"></a><!-- doxytag: member="BaseCPU::_taskId" ref="a3f1f1d2cb970179495deff580b15af17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classBaseCPU.html#a3f1f1d2cb970179495deff580b15af17">BaseCPU::_taskId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>An intrenal representation of a task identifier within gem5. </p>
<p>This is used so the CPU can add which taskId (which is an internal representation of the OS process ID) to each request so components in the memory system can track which process IDs are ultimately interacting with them </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00111">111</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00192">taskId()</a>.</p>

</div>
</div>
<a class="anchor" id="a28a623d140582747e28b9396ebaaa328"></a><!-- doxytag: member="BaseCPU::comInstEventQueue" ref="a28a623d140582747e28b9396ebaaa328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventQueue.html">EventQueue</a>** <a class="el" href="classBaseCPU.html#a28a623d140582747e28b9396ebaaa328">BaseCPU::comInstEventQueue</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Vector of per-thread instruction-based event queues. </p>
<p>Used for scheduling events based on number of instructions committed by a particular thread. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00366">366</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01523">FullO3CPU&lt; Impl &gt;::instDone()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01442">InOrderCPU::instDone()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00455">OzoneCPU&lt; Impl &gt;::tick()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00247">~BaseCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8f5f1f1756c532d6e57fb2554846d9d"></a><!-- doxytag: member="BaseCPU::comLoadEventQueue" ref="ab8f5f1f1756c532d6e57fb2554846d9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventQueue.html">EventQueue</a>** <a class="el" href="classBaseCPU.html#ab8f5f1f1756c532d6e57fb2554846d9d">BaseCPU::comLoadEventQueue</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Vector of per-thread load-based event queues. </p>
<p>Used for scheduling events based on number of loads committed by a particular thread. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00373">373</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00427">BaseSimpleCPU::postExecute()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00247">~BaseCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7ef9a68e7eccd264628a504c164bac7"></a><!-- doxytag: member="BaseCPU::cpuList" ref="ac7ef9a68e7eccd264628a504c164bac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">vector&lt; <a class="el" href="classBaseCPU.html">BaseCPU</a> * &gt; <a class="el" href="classBaseCPU.html#ac7ef9a68e7eccd264628a504c164bac7">BaseCPU::cpuList</a><code> [static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Static global cpu list. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00441">441</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00450">numSimulatedCPUs()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00451">numSimulatedInsts()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00462">numSimulatedOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a8f34cdd21b9edae704fc2132f668922e"></a><!-- doxytag: member="BaseCPU::currentFunctionEnd" ref="a8f34cdd21b9edae704fc2132f668922e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classBaseCPU.html#a8f34cdd21b9edae704fc2132f668922e">BaseCPU::currentFunctionEnd</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00435">435</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00563">traceFunctionsInternal()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d71092b603cceb6c4ca642704dfdd82"></a><!-- doxytag: member="BaseCPU::currentFunctionStart" ref="a4d71092b603cceb6c4ca642704dfdd82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classBaseCPU.html#a4d71092b603cceb6c4ca642704dfdd82">BaseCPU::currentFunctionStart</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00434">434</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00563">traceFunctionsInternal()</a>.</p>

</div>
</div>
<a class="anchor" id="a868e4625fad2b9c2a84df3b1d14fd2a0"></a><!-- doxytag: member="BaseCPU::functionEntryTick" ref="a868e4625fad2b9c2a84df3b1d14fd2a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classBaseCPU.html#a868e4625fad2b9c2a84df3b1d14fd2a0">BaseCPU::functionEntryTick</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00436">436</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00563">traceFunctionsInternal()</a>.</p>

</div>
</div>
<a class="anchor" id="a170f0c1f29d6ed388c0801a359e3518f"></a><!-- doxytag: member="BaseCPU::functionTraceStream" ref="a170f0c1f29d6ed388c0801a359e3518f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream* <a class="el" href="classBaseCPU.html#a170f0c1f29d6ed388c0801a359e3518f">BaseCPU::functionTraceStream</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00433">433</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00563">traceFunctionsInternal()</a>.</p>

</div>
</div>
<a class="anchor" id="a24ddc0ee2e0b01fe7b42021f6e6d86b5"></a><!-- doxytag: member="BaseCPU::functionTracingEnabled" ref="a24ddc0ee2e0b01fe7b42021f6e6d86b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseCPU.html#a24ddc0ee2e0b01fe7b42021f6e6d86b5">BaseCPU::functionTracingEnabled</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00432">432</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00242">enableFunctionTrace()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00444">traceFunctions()</a>.</p>

</div>
</div>
<a class="anchor" id="a1e3fa77b4ef4cf21fbfb193ec94e9154"></a><!-- doxytag: member="BaseCPU::instCnt" ref="a1e3fa77b4ef4cf21fbfb193ec94e9154" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">BaseCPU::instCnt</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00093">93</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="timing_8cc_source.html#l00641">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00202">instCount()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00526">serialize()</a>, <a class="el" href="atomic_8cc_source.html#l00456">AtomicSimpleCPU::tick()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00548">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a28c30d48c15c3096813e4941f90226d7"></a><!-- doxytag: member="BaseCPU::interrupts" ref="a28c30d48c15c3096813e4941f90226d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::Interrupts* <a class="el" href="classBaseCPU.html#a28c30d48c15c3096813e4941f90226d7">BaseCPU::interrupts</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00207">207</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00862">InOrderCPU::checkForInterrupts()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00325">BaseSimpleCPU::checkForInterrupts()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00239">checkInterrupts()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00227">clearInterrupt()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00233">clearInterrupts()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00211">getInterruptController()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01041">FullO3CPU&lt; Impl &gt;::getInterrupts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00900">InOrderCPU::getInterrupts()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00219">postInterrupt()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00523">OzoneCPU&lt; Impl &gt;::processInterrupts()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01049">FullO3CPU&lt; Impl &gt;::processInterrupts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00907">InOrderCPU::processInterrupts()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00526">serialize()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00548">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a329b720ff7bd54b020fb22326843e2a1"></a><!-- doxytag: member="BaseCPU::microcodeRom" ref="a329b720ff7bd54b020fb22326843e2a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::MicrocodeRom <a class="el" href="classBaseCPU.html#a329b720ff7bd54b020fb22326843e2a1">BaseCPU::microcodeRom</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00204">204</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, and <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>.</p>

</div>
</div>
<a class="anchor" id="a205aff3cc2e726632f492ccd4f45d3ca"></a><!-- doxytag: member="BaseCPU::numCycles" ref="a205aff3cc2e726632f492ccd4f45d3ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">BaseCPU::numCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00475">475</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="atomic_8cc_source.html#l00222">AtomicSimpleCPU::activateContext()</a>, <a class="el" href="timing_8cc_source.html#l00743">TimingSimpleCPU::completeDataAccess()</a>, <a class="el" href="timing_8cc_source.html#l00641">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="timing_8cc_source.html#l00544">TimingSimpleCPU::fetch()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00096">PipelineStage::regStats()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00479">FullO3CPU&lt; Impl &gt;::regStats()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00592">InOrderCPU::regStats()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00148">BaseSimpleCPU::regStats()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00279">regStats()</a>, <a class="el" href="timing_8cc_source.html#l00579">TimingSimpleCPU::sendFetch()</a>, <a class="el" href="timing_8cc_source.html#l00170">TimingSimpleCPU::switchOut()</a>, <a class="el" href="atomic_8cc_source.html#l00456">AtomicSimpleCPU::tick()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00584">FullO3CPU&lt; Impl &gt;::tick()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00729">InOrderCPU::tick()</a>, <a class="el" href="timing_8cc_source.html#l00329">TimingSimpleCPU::translationFault()</a>, <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01707">FullO3CPU&lt; Impl &gt;::wakeCPU()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">InOrderCPU::wakeCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c1d0eec4075862b04e96cad7a82799d"></a><!-- doxytag: member="BaseCPU::numThreads" ref="a7c1d0eec4075862b04e96cad7a82799d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="el" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU::numThreads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of threads we're actually simulating (&lt;= SMT_MAX_THREADS). </p>
<p>This is a constant for the duration of the simulation. </p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00353">353</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01741">FullO3CPU&lt; Impl &gt;::getFreeTid()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00645">FullO3CPU&lt; Impl &gt;::init()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00325">registerThreadContexts()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00479">FullO3CPU&lt; Impl &gt;::regStats()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00526">serialize()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00673">FullO3CPU&lt; Impl &gt;::startup()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00548">unserialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b58ddbb52ac2a4c1246f6f30b224b40"></a><!-- doxytag: member="BaseCPU::numWorkItemsCompleted" ref="a7b58ddbb52ac2a4c1246f6f30b224b40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseCPU.html#a7b58ddbb52ac2a4c1246f6f30b224b40">BaseCPU::numWorkItemsCompleted</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00477">477</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00279">regStats()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00200">workItemEnd()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6619f133e6944a10b35c0a499536012"></a><!-- doxytag: member="BaseCPU::numWorkItemsStarted" ref="aa6619f133e6944a10b35c0a499536012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classBaseCPU.html#aa6619f133e6944a10b35c0a499536012">BaseCPU::numWorkItemsStarted</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00476">476</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00279">regStats()</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00199">workItemBegin()</a>.</p>

</div>
</div>
<a class="anchor" id="a7aeea613cacb233763077cfc861b6ff3"></a><!-- doxytag: member="BaseCPU::PCMask" ref="a7aeea613cacb233763077cfc861b6ff3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classBaseCPU.html#a7aeea613cacb233763077cfc861b6ff3">BaseCPU::PCMask</a> = ~((<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>)sizeof(TheISA::MachInst) - 1)<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00264">264</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="fetch__impl_8hh_source.html#l01129">DefaultFetch&lt; Impl &gt;::fetch()</a>, <a class="el" href="fetch__impl_8hh_source.html#l01573">DefaultFetch&lt; Impl &gt;::pipelineIcacheAccesses()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00341">BaseSimpleCPU::setupFetchRequest()</a>, and <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>.</p>

</div>
</div>
<a class="anchor" id="aba3f3b7a65a77c82fe0f2d49799c02e4"></a><!-- doxytag: member="BaseCPU::profileEvent" ref="aba3f3b7a65a77c82fe0f2d49799c02e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU_1_1ProfileEvent.html">ProfileEvent</a>* <a class="el" href="classBaseCPU.html#aba3f3b7a65a77c82fe0f2d49799c02e4">BaseCPU::profileEvent</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00254">254</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00265">startup()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00361">switchOut()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00247">~BaseCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="aec7be52311ec347359ea6bffc40db74a"></a><!-- doxytag: member="BaseCPU::system" ref="aec7be52311ec347359ea6bffc40db74a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">BaseCPU::system</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classInOrderCPU.html#ad7994af60a87b663866f1b48ed8b7744">InOrderCPU</a>, <a class="el" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">FullO3CPU&lt; Impl &gt;</a>, <a class="el" href="classOzoneCPU.html#a3f9c4b183538ef2521ada7c9a7cb1340">OzoneCPU&lt; Impl &gt;</a>, <a class="el" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">FullO3CPU&lt; O3CPUImpl &gt;</a>, <a class="el" href="classOzoneCPU.html#a3f9c4b183538ef2521ada7c9a7cb1340">OzoneCPU&lt; OzoneImpl &gt;</a>, and <a class="el" href="classOzoneCPU.html#a3f9c4b183538ef2521ada7c9a7cb1340">OzoneCPU&lt; SimpleImpl &gt;</a>.</p>

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00375">375</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8hh_source.html#l00091">BaseSimpleCPU::checkPcEventQueue()</a>, <a class="el" href="cpu_2simple_2base_8hh_source.html#l00185">BaseSimpleCPU::countInst()</a>, <a class="el" href="atomic_8cc_source.html#l00146">AtomicSimpleCPU::drainResume()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, <a class="el" href="atomic_8cc_source.html#l00265">AtomicSimpleCPU::readMem()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00325">registerThreadContexts()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, <a class="el" href="atomic_8cc_source.html#l00456">AtomicSimpleCPU::tick()</a>, <a class="el" href="timing_8cc_source.html#l00088">TimingSimpleCPU::TimingSimpleCPU()</a>, <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>, <a class="el" href="timing_8cc_source.html#l00192">TimingSimpleCPU::verifyMemoryMode()</a>, <a class="el" href="atomic_8cc_source.html#l00213">AtomicSimpleCPU::verifyMemoryMode()</a>, and <a class="el" href="atomic_8cc_source.html#l00353">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a22178d56f16f4d27c17453771f334a88"></a><!-- doxytag: member="BaseCPU::threadContexts" ref="a22178d56f16f4d27c17453771f334a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classThreadContext.html">ThreadContext</a> *&gt; <a class="el" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">BaseCPU::threadContexts</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00257">257</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00086">BaseSimpleCPU::BaseSimpleCPU()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00862">InOrderCPU::checkForInterrupts()</a>, <a class="el" href="timing_8cc_source.html#l00130">TimingSimpleCPU::drainResume()</a>, <a class="el" href="atomic_8cc_source.html#l00146">AtomicSimpleCPU::drainResume()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00350">findContext()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00493">flushTLBs()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00211">FullO3CPU&lt; Impl &gt;::FullO3CPU()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00287">getContext()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01041">FullO3CPU&lt; Impl &gt;::getInterrupts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00900">InOrderCPU::getInterrupts()</a>, <a class="el" href="timing_8cc_source.html#l00065">TimingSimpleCPU::init()</a>, <a class="el" href="atomic_8cc_source.html#l00083">AtomicSimpleCPU::init()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00373">OzoneCPU&lt; Impl &gt;::init()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00645">FullO3CPU&lt; Impl &gt;::init()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00785">InOrderCPU::init()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00082">OzoneCPU&lt; Impl &gt;::OzoneCPU()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00514">BaseCPU::ProfileEvent::process()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01049">FullO3CPU&lt; Impl &gt;::processInterrupts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00907">InOrderCPU::processInterrupts()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00325">registerThreadContexts()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00279">regStats()</a>, <a class="el" href="checker_2cpu_8cc_source.html#l00097">CheckerCPU::setSystem()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01015">FullO3CPU&lt; Impl &gt;::simPalCheck()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00837">InOrderCPU::simPalCheck()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l00673">FullO3CPU&lt; Impl &gt;::startup()</a>, <a class="el" href="ozone_2cpu__impl_8hh_source.html#l00234">OzoneCPU&lt; Impl &gt;::takeOverFrom()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00374">takeOverFrom()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01066">FullO3CPU&lt; Impl &gt;::trap()</a>, <a class="el" href="o3_2cpu_8cc_source.html#l01728">FullO3CPU&lt; Impl &gt;::wakeup()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01723">InOrderCPU::wakeup()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c661671797f62911ab1a222f8238b5c"></a><!-- doxytag: member="BaseCPU::tracer" ref="a3c661671797f62911ab1a222f8238b5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTrace_1_1InstTracer.html">Trace::InstTracer</a>* <a class="el" href="classBaseCPU.html#a3c661671797f62911ab1a222f8238b5c">BaseCPU::tracer</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="cpu_2base_8hh_source.html#l00259">259</a> of file <a class="el" href="cpu_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cpu_2base_8cc_source.html#l00117">BaseCPU()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00267">getTracer()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00355">BaseSimpleCPU::preExecute()</a>, and <a class="el" href="checker_2cpu__impl_8hh_source.html#l00122">Checker&lt; Impl &gt;::verify()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/noisa/<a class="el" href="cpu__dummy_8hh_source.html">cpu_dummy.hh</a></li>
<li>cpu/<a class="el" href="cpu_2base_8hh_source.html">base.hh</a></li>
<li>cpu/<a class="el" href="cpu_2base_8cc_source.html">base.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:17:28 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
