The IP Catalog has been reloaded.
Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/local/debian7/ise13.1/ISE_DS/ISE/coregen/' [xil_index.xml]
The IP Catalog has been reloaded.
Opening project file
/home/debian/Workspace/fpga/ml509/pcie_virtex5_v1.0/coregen_ise13.1/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:927 - Generating component instance 'pcie_8k' of
   'xilinx.com:ip:pcie_blk_plus:1.14' from
   '/local/debian7/ise13.1/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pc
   ie_blk_plus_v1_14/component.xml'.
Executing Tcl generator...
WARNING:sim - A core named 'pcie_8k' already exists in the project. Output
   products for this core may be overwritten.
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Resolving generics for 'pcie_8k'...
WARNING:sim - A core named 'pcie_8k' already exists in the project. Output
   products for this core may be overwritten.
INFO:sim - Applying external generics to 'pcie_8k'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'pcie_8k'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering EJava files for 'pcie_8k'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering synthesis source files for 'pcie_8k'...
INFO:sim - Pre-processing HDL files for 'pcie_8k'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
WARNING:sim:948 - The chosen IP does not support an ASY schematic symbol.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
WARNING:sim -  This core does not have a top level called "/pcie_8k"
WARNING:sim -  Top level has been set to "/XILINX_PCI_EXP_EP"
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:927 - Generating component instance 'endpoint_blk_plus_v1_14' of
   'xilinx.com:ip:pcie_blk_plus:1.14' from
   '/local/debian7/ise13.1/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pc
   ie_blk_plus_v1_14/component.xml'.
Executing Tcl generator...
WARNING:sim - A core named 'endpoint_blk_plus_v1_14' already exists in the
   project. Output products for this core may be overwritten.
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Resolving generics for 'endpoint_blk_plus_v1_14'...
WARNING:sim - A core named 'endpoint_blk_plus_v1_14' already exists in the
   project. Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'endpoint_blk_plus_v1_14'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'endpoint_blk_plus_v1_14'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering EJava files for 'endpoint_blk_plus_v1_14'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering synthesis source files for 'endpoint_blk_plus_v1_14'...
INFO:sim - Pre-processing HDL files for 'endpoint_blk_plus_v1_14'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
WARNING:sim:948 - The chosen IP does not support an ASY schematic symbol.
Finished generating ASY schematic symbol.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
WARNING:sim -  This core does not have a top level called
   "/endpoint_blk_plus_v1_14"
WARNING:sim -  Top level has been set to "/XILINX_PCI_EXP_EP"
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
Closed project file.
