// Seed: 1187492865
module module_0 (
    output tri1  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output tri0  id_4,
    output tri1  id_5
);
  always id_5 = id_2.sum == 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign id_1 = 1;
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_15;
  wire id_16;
  assign id_1 = id_4 ^ id_12;
  wire id_17;
  assign id_3  = 1;
  assign id_15 = id_14;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_14 (
      1'b0,
      id_11
  );
  module_2 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4,
      id_3,
      id_11,
      id_3,
      id_9,
      id_3
  );
endmodule
