--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SOCMF.twx SOCMF.ncd -o SOCMF.twr SOCMF.pcf -ucf
SOCMFucf.ucf

Design file:              SOCMF.ncd
Physical constraint file: SOCMF.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    3.581(R)|      SLOW  |   -0.282(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<1>      |    4.063(R)|      SLOW  |   -1.096(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<2>      |    2.901(R)|      SLOW  |   -0.329(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<3>      |    3.847(R)|      SLOW  |   -0.436(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<0>       |    6.043(R)|      SLOW  |   -0.861(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<1>       |    5.755(R)|      SLOW  |   -0.351(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<2>       |    5.778(R)|      SLOW  |   -0.301(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<3>       |    6.235(R)|      SLOW  |   -0.671(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<4>       |    5.600(R)|      SLOW  |   -0.341(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<5>       |    5.916(R)|      SLOW  |   -0.740(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<6>       |    5.891(R)|      SLOW  |   -0.249(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<7>       |    6.315(R)|      SLOW  |   -1.163(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        10.528(R)|      SLOW  |         5.663(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<1>       |        10.896(R)|      SLOW  |         6.161(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<2>       |        10.587(R)|      SLOW  |         5.799(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<3>       |        10.499(R)|      SLOW  |         5.851(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<0>  |        14.675(R)|      SLOW  |         6.298(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<1>  |        14.892(R)|      SLOW  |         6.523(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<2>  |        14.209(R)|      SLOW  |         6.133(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<3>  |        14.922(R)|      SLOW  |         6.519(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<4>  |        14.741(R)|      SLOW  |         6.209(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<5>  |        15.334(R)|      SLOW  |         6.492(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<6>  |        14.723(R)|      SLOW  |         6.443(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<7>  |        12.824(R)|      SLOW  |         6.221(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.719|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 05 00:29:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 300 MB



