{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721778994277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721778994277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:56:34 2024 " "Processing started: Tue Jul 23 20:56:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721778994277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721778994277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721778994277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721778994813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721778994813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rega REGA MEF1.v(5) " "Verilog HDL Declaration information at MEF1.v(5): object \"rega\" differs only in case from object \"REGA\" in the same scope" {  } { { "mefs/MEF1.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/mefs/MEF1.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721779004495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mefs/mef1.v 1 1 " "Found 1 design units, including 1 entities, in source file mefs/mef1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF1 " "Found entity 1: MEF1" {  } { { "mefs/MEF1.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/mefs/MEF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASP asp MEF2.v(9) " "Verilog HDL Declaration information at MEF2.v(9): object \"ASP\" differs only in case from object \"asp\" in the same scope" {  } { { "mefs/MEF2.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/mefs/MEF2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721779004497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GOT got MEF2.v(10) " "Verilog HDL Declaration information at MEF2.v(10): object \"GOT\" differs only in case from object \"got\" in the same scope" {  } { { "mefs/MEF2.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/mefs/MEF2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721779004498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mefs/mef2.v 1 1 " "Found 1 design units, including 1 entities, in source file mefs/mef2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF2 " "Found entity 1: MEF2" {  } { { "mefs/MEF2.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/mefs/MEF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/decoder_caixa_dagua.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/decoder_caixa_dagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_caixa_dagua " "Found entity 1: decoder_caixa_dagua" {  } { { "modules/functions/decoder_caixa_dagua.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/decoder_caixa_dagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adb ADB limp_register.v(4) " "Verilog HDL Declaration information at limp_register.v(4): object \"adb\" differs only in case from object \"ADB\" in the same scope" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721779004502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/limp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/limp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 limp_register " "Found entity 1: limp_register" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/nivel_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/nivel_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivel_caixa " "Found entity 1: nivel_caixa" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/functions/valida_rega.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/functions/valida_rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 valida_rega " "Found entity 1: valida_rega" {  } { { "modules/functions/valida_rega.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/valida_rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 column_selector " "Found entity 1: column_selector" {  } { { "modules/matrix/column_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/matrix_alternate_display_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/matrix_alternate_display_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_alternate_display_mode " "Found entity 1: matrix_alternate_display_mode" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_alternate_display_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/matrix_column_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/matrix_column_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_column_selector " "Found entity 1: matrix_column_selector" {  } { { "modules/matrix/matrix_column_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_column_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/matrix/matrix_image_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/matrix/matrix_image_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_image_selector " "Found entity 1: matrix_image_selector" {  } { { "modules/matrix/matrix_image_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_image_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/clock_definer.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/clock_definer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_definer " "Found entity 1: clock_definer" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_d " "Found entity 1: flipflop_d" {  } { { "utils/flipflop_d.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "utils/flipflop_t.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/little_clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/little_clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 little_clock_divisor " "Found entity 1: little_clock_divisor" {  } { { "utils/little_clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/little_clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/clock_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file utils/clock_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_selector " "Found entity 1: clock_selector" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721779004525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rega main.v(39) " "Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"rega\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 main.v(48) " "Verilog HDL Implicit Net warning at main.v(48): created implicit net for \"new_frequency1\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 main.v(49) " "Verilog HDL Implicit Net warning at main.v(49): created implicit net for \"new_frequency2\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 main.v(50) " "Verilog HDL Implicit Net warning at main.v(50): created implicit net for \"new_frequency3\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"new_frequency4\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 main.v(52) " "Verilog HDL Implicit Net warning at main.v(52): created implicit net for \"new_frequency5\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "limp main.v(55) " "Verilog HDL Implicit Net warning at main.v(55): created implicit net for \"limp\"" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aduba valida_rega.v(20) " "Verilog HDL Implicit Net warning at valida_rega.v(20): created implicit net for \"aduba\"" {  } { { "modules/functions/valida_rega.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/valida_rega.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_duba valida_rega.v(21) " "Verilog HDL Implicit Net warning at valida_rega.v(21): created implicit net for \"not_duba\"" {  } { { "modules/functions/valida_rega.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/valida_rega.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_nivel valida_rega.v(25) " "Verilog HDL Implicit Net warning at valida_rega.v(25): created implicit net for \"erro_nivel\"" {  } { { "modules/functions/valida_rega.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/valida_rega.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "erro_aduba valida_rega.v(26) " "Verilog HDL Implicit Net warning at valida_rega.v(26): created implicit net for \"erro_aduba\"" {  } { { "modules/functions/valida_rega.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/valida_rega.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reduced_clock_1 clock_definer.v(10) " "Verilog HDL Implicit Net warning at clock_definer.v(10): created implicit net for \"reduced_clock_1\"" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reduced_clock_2 clock_definer.v(13) " "Verilog HDL Implicit Net warning at clock_definer.v(13): created implicit net for \"reduced_clock_2\"" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reduced_clock_3 clock_definer.v(14) " "Verilog HDL Implicit Net warning at clock_definer.v(14): created implicit net for \"reduced_clock_3\"" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_1 clock_divisor.v(8) " "Verilog HDL Implicit Net warning at clock_divisor.v(8): created implicit net for \"wire_1\"" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_2 clock_divisor.v(9) " "Verilog HDL Implicit Net warning at clock_divisor.v(9): created implicit net for \"wire_2\"" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_3 clock_divisor.v(10) " "Verilog HDL Implicit Net warning at clock_divisor.v(10): created implicit net for \"wire_3\"" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_4 clock_divisor.v(11) " "Verilog HDL Implicit Net warning at clock_divisor.v(11): created implicit net for \"wire_4\"" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency1 clock_selector.v(11) " "Verilog HDL Implicit Net warning at clock_selector.v(11): created implicit net for \"new_frequency1\"" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency2 clock_selector.v(12) " "Verilog HDL Implicit Net warning at clock_selector.v(12): created implicit net for \"new_frequency2\"" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency3 clock_selector.v(13) " "Verilog HDL Implicit Net warning at clock_selector.v(13): created implicit net for \"new_frequency3\"" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency4 clock_selector.v(14) " "Verilog HDL Implicit Net warning at clock_selector.v(14): created implicit net for \"new_frequency4\"" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency5 clock_selector.v(15) " "Verilog HDL Implicit Net warning at clock_selector.v(15): created implicit net for \"new_frequency5\"" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_frequency6 clock_selector.v(16) " "Verilog HDL Implicit Net warning at clock_selector.v(16): created implicit net for \"new_frequency6\"" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(8) " "Verilog HDL Instantiation warning at clock_divisor.v(8): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(9) " "Verilog HDL Instantiation warning at clock_divisor.v(9): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(10) " "Verilog HDL Instantiation warning at clock_divisor.v(10): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(11) " "Verilog HDL Instantiation warning at clock_divisor.v(11): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divisor.v(13) " "Verilog HDL Instantiation warning at clock_divisor.v(13): instance has no name" {  } { { "utils/clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(49) " "Verilog HDL Instantiation warning at main.v(49): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(50) " "Verilog HDL Instantiation warning at main.v(50): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(51) " "Verilog HDL Instantiation warning at main.v(51): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(52) " "Verilog HDL Instantiation warning at main.v(52): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(11) " "Verilog HDL Instantiation warning at clock_selector.v(11): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "little_clock_divisor.v(8) " "Verilog HDL Instantiation warning at little_clock_divisor.v(8): instance has no name" {  } { { "utils/little_clock_divisor.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/little_clock_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(12) " "Verilog HDL Instantiation warning at clock_selector.v(12): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004527 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(13) " "Verilog HDL Instantiation warning at clock_selector.v(13): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(14) " "Verilog HDL Instantiation warning at clock_selector.v(14): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(15) " "Verilog HDL Instantiation warning at clock_selector.v(15): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_selector.v(16) " "Verilog HDL Instantiation warning at clock_selector.v(16): instance has no name" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(61) " "Verilog HDL Instantiation warning at main.v(61): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(62) " "Verilog HDL Instantiation warning at main.v(62): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(63) " "Verilog HDL Instantiation warning at main.v(63): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(64) " "Verilog HDL Instantiation warning at main.v(64): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(65) " "Verilog HDL Instantiation warning at main.v(65): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(66) " "Verilog HDL Instantiation warning at main.v(66): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_alternate_display_mode.v(25) " "Verilog HDL Instantiation warning at matrix_alternate_display_mode.v(25): instance has no name" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_alternate_display_mode.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_alternate_display_mode.v(30) " "Verilog HDL Instantiation warning at matrix_alternate_display_mode.v(30): instance has no name" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_alternate_display_mode.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(80) " "Verilog HDL Instantiation warning at main.v(80): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrix_column_selector.v(15) " "Verilog HDL Instantiation warning at matrix_column_selector.v(15): instance has no name" {  } { { "modules/matrix/matrix_column_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_column_selector.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(88) " "Verilog HDL Instantiation warning at main.v(88): instance has no name" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(10) " "Verilog HDL Instantiation warning at clock_definer.v(10): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004529 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(11) " "Verilog HDL Instantiation warning at clock_definer.v(11): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(13) " "Verilog HDL Instantiation warning at clock_definer.v(13): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(14) " "Verilog HDL Instantiation warning at clock_definer.v(14): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_definer.v(15) " "Verilog HDL Instantiation warning at clock_definer.v(15): instance has no name" {  } { { "utils/clock_definer.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_definer.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721779004530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721779004568 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "2 1 main.v(39) " "Verilog HDL warning at main.v(39): actual bit length 2 differs from formal bit length 1" {  } { { "main.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1721779004569 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:comb_12 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_t clock_divisor:comb_12\|flipflop_t:comb_3 " "Elaborating entity \"flipflop_t\" for hierarchy \"clock_divisor:comb_12\|flipflop_t:comb_3\"" {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_selector clock_selector:comb_21 " "Elaborating entity \"clock_selector\" for hierarchy \"clock_selector:comb_21\"" {  } { { "main.v" "comb_21" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "little_clock_divisor clock_selector:comb_21\|little_clock_divisor:comb_4 " "Elaborating entity \"little_clock_divisor\" for hierarchy \"clock_selector:comb_21\|little_clock_divisor:comb_4\"" {  } { { "utils/clock_selector.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valida_rega valida_rega:comb_22 " "Elaborating entity \"valida_rega\" for hierarchy \"valida_rega:comb_22\"" {  } { { "main.v" "comb_22" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_duba valida_rega.v(21) " "Verilog HDL or VHDL warning at valida_rega.v(21): object \"not_duba\" assigned a value but never read" {  } { { "modules/functions/valida_rega.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/valida_rega.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721779004962 "|main|valida_rega:comb_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_caixa nivel_caixa:comb_23 " "Elaborating entity \"nivel_caixa\" for hierarchy \"nivel_caixa:comb_23\"" {  } { { "main.v" "comb_23" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(37) " "Verilog HDL assignment warning at nivel_caixa.v(37): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(47) " "Verilog HDL assignment warning at nivel_caixa.v(47): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(58) " "Verilog HDL assignment warning at nivel_caixa.v(58): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(60) " "Verilog HDL assignment warning at nivel_caixa.v(60): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(62) " "Verilog HDL assignment warning at nivel_caixa.v(62): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(72) " "Verilog HDL assignment warning at nivel_caixa.v(72): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nivel_caixa.v(74) " "Verilog HDL assignment warning at nivel_caixa.v(74): truncated value with size 32 to match size of target (3)" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721779004963 "|main|nivel_caixa:comb_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limp_register limp_register:comb_24 " "Elaborating entity \"limp_register\" for hierarchy \"limp_register:comb_24\"" {  } { { "main.v" "comb_24" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004964 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate limp_register.v(33) " "Verilog HDL Always Construct warning at limp_register.v(33): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721779004964 "|main|limp_register:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LIMP limp_register.v(33) " "Inferred latch for \"nextstate.LIMP\" at limp_register.v(33)" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004965 "|main|limp_register:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADB limp_register.v(33) " "Inferred latch for \"nextstate.ADB\" at limp_register.v(33)" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004965 "|main|limp_register:comb_24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.NADA limp_register.v(33) " "Inferred latch for \"nextstate.NADA\" at limp_register.v(33)" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779004965 "|main|limp_register:comb_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF2 MEF2:comb_25 " "Elaborating entity \"MEF2\" for hierarchy \"MEF2:comb_25\"" {  } { { "main.v" "comb_25" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEF1 MEF1:comb_26 " "Elaborating entity \"MEF1\" for hierarchy \"MEF1:comb_26\"" {  } { { "main.v" "comb_26" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_alternate_display_mode matrix_alternate_display_mode:comb_29 " "Elaborating entity \"matrix_alternate_display_mode\" for hierarchy \"matrix_alternate_display_mode:comb_29\"" {  } { { "main.v" "comb_29" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_image_selector matrix_alternate_display_mode:comb_29\|matrix_image_selector:comb_3 " "Elaborating entity \"matrix_image_selector\" for hierarchy \"matrix_alternate_display_mode:comb_29\|matrix_image_selector:comb_3\"" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_alternate_display_mode.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_caixa_dagua matrix_alternate_display_mode:comb_29\|decoder_caixa_dagua:comb_4 " "Elaborating entity \"decoder_caixa_dagua\" for hierarchy \"matrix_alternate_display_mode:comb_29\|decoder_caixa_dagua:comb_4\"" {  } { { "modules/matrix/matrix_alternate_display_mode.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_alternate_display_mode.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_column_selector matrix_column_selector:comb_30 " "Elaborating entity \"matrix_column_selector\" for hierarchy \"matrix_column_selector:comb_30\"" {  } { { "main.v" "comb_30" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/main.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "column_selector matrix_column_selector:comb_30\|column_selector:comb_3 " "Elaborating entity \"column_selector\" for hierarchy \"matrix_column_selector:comb_30\|column_selector:comb_3\"" {  } { { "modules/matrix/matrix_column_selector.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/matrix_column_selector.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_d matrix_column_selector:comb_30\|column_selector:comb_3\|flipflop_d:D4 " "Elaborating entity \"flipflop_d\" for hierarchy \"matrix_column_selector:comb_30\|column_selector:comb_3\|flipflop_d:D4\"" {  } { { "modules/matrix/column_selector.v" "D4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/matrix/column_selector.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721779004977 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005513 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005513 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005513 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005513 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005513 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005541 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005541 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005541 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005541 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005541 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/little_clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/little_clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005542 "|main|clock_selector:comb_21|little_clock_divisor:comb_4|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/little_clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/little_clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005542 "|main|clock_selector:comb_21|little_clock_divisor:comb_4|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005542 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005543 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005543 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005543 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005543 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005543 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005544 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005545 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005545 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005545 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005546 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005546 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005546 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005546 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_7 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_7" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005546 "|main|clock_divisor:comb_12|flipflop_t:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_6 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_6" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005546 "|main|clock_divisor:comb_12|flipflop_t:comb_6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_5 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_5" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005547 "|main|clock_divisor:comb_12|flipflop_t:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_4 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_4" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005547 "|main|clock_divisor:comb_12|flipflop_t:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_3 32 1 " "Port \"ordered port 3\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "utils/clock_divisor.v" "comb_3" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_divisor.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1721779005547 "|main|clock_divisor:comb_12|flipflop_t:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721779011584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_24\|nextstate.ADB_83 " "Latch limp_register:comb_24\|nextstate.ADB_83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nivel_caixa:comb_23\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal nivel_caixa:comb_23\|count\[2\]" {  } { { "modules/functions/nivel_caixa.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/nivel_caixa.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721779011711 ""}  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721779011711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_24\|nextstate.LIMP_72 " "Latch limp_register:comb_24\|nextstate.LIMP_72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA limp_register:comb_24\|state.LIMP " "Ports D and ENA on the latch are fed by the same signal limp_register:comb_24\|state.LIMP" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721779011712 ""}  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721779011712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "limp_register:comb_24\|nextstate.NADA_94 " "Latch limp_register:comb_24\|nextstate.NADA_94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA limp_register:comb_24\|state.LIMP " "Ports D and ENA on the latch are fed by the same signal limp_register:comb_24\|state.LIMP" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721779011712 ""}  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721779011712 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "utils/flipflop_d.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_d.v" 2 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721779011989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721779012880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721779013016 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721779013016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721779013016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721779013016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/output_files/pbl3-finite-state-machine.map.smsg " "Generated suppressed messages file C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/output_files/pbl3-finite-state-machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779015355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721779015839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:56:55 2024 " "Processing ended: Tue Jul 23 20:56:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721779015839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721779015839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721779015839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721779015839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721779022659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721779022660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:56:57 2024 " "Processing started: Tue Jul 23 20:56:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721779022660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721779022660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721779022660 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721779029059 ""}
{ "Info" "0" "" "Project  = pbl3-finite-state-machine" {  } {  } 0 0 "Project  = pbl3-finite-state-machine" 0 0 "Fitter" 0 0 1721779029098 ""}
{ "Info" "0" "" "Revision = pbl3-finite-state-machine" {  } {  } 0 0 "Revision = pbl3-finite-state-machine" 0 0 "Fitter" 0 0 1721779029101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721779029370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721779029371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl3-finite-state-machine EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl3-finite-state-machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721779029591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721779029752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721779029752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721779030489 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721779030594 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721779037664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721779037664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721779037664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721779037664 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721779037664 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721779037664 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "No exact pin location assignment(s) for 29 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1721779039386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721779040017 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3-finite-state-machine.sdc " "Synopsys Design Constraints File file not found: 'pbl3-finite-state-machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721779040084 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721779040111 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721779040259 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721779040259 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 34 clocks " "Found 34 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          adb " "   1.000          adb" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q " "   1.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q " "   1.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " "   1.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " "   1.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clock_selector:comb_21\|new_clock " "   1.000 clock_selector:comb_21\|new_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721779040260 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721779040260 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721779040305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721779040305 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721779040360 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock_divisor:comb_14\|flipflop_t:comb_7\|q Global clock " "Automatically promoted some destinations of signal \"clock_divisor:comb_14\|flipflop_t:comb_7\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock_divisor:comb_14\|flipflop_t:comb_7\|q " "Destination \"clock_divisor:comb_14\|flipflop_t:comb_7\|q\" may be non-global or may not use global clock" {  } { { "utils/flipflop_t.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_t.v" 2 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721779040381 ""}  } { { "utils/flipflop_t.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_t.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721779040381 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock_selector:comb_21\|new_clock Global clock " "Automatically promoted signal \"clock_selector:comb_21\|new_clock\" to use Global clock" {  } { { "utils/clock_selector.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/clock_selector.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721779040382 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock_divisor:comb_15\|flipflop_t:comb_7\|q Global clock " "Automatically promoted some destinations of signal \"clock_divisor:comb_15\|flipflop_t:comb_7\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clock_divisor:comb_15\|flipflop_t:comb_7\|q " "Destination \"clock_divisor:comb_15\|flipflop_t:comb_7\|q\" may be non-global or may not use global clock" {  } { { "utils/flipflop_t.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_t.v" 2 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721779040382 ""}  } { { "utils/flipflop_t.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/utils/flipflop_t.v" 2 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721779040382 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "limp_register:comb_24\|Selector1~0 Global clock " "Automatically promoted signal \"limp_register:comb_24\|Selector1~0\" to use Global clock" {  } { { "modules/functions/limp_register.v" "" { Text "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/modules/functions/limp_register.v" 33 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721779040382 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721779040382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721779040409 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721779040717 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721779040768 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721779040769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721779040769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721779040769 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 5 24 0 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 5 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1721779040806 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1721779040806 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1721779040806 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721779040807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1721779040807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1721779040807 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1721779040807 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721779041119 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721779041357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721779042208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721779042465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721779042550 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721779044502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721779044502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721779044825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721779045282 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721779045282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721779045505 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721779045505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721779045507 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721779045629 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721779045703 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721779045790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/output_files/pbl3-finite-state-machine.fit.smsg " "Generated suppressed messages file C:/Users/danie/OneDrive/Documentos/Quartus-CD/pbl3-finite-state-machine/output_files/pbl3-finite-state-machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721779046377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5350 " "Peak virtual memory: 5350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721779046746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:57:26 2024 " "Processing ended: Tue Jul 23 20:57:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721779046746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721779046746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721779046746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721779046746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721779051289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721779051289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:57:31 2024 " "Processing started: Tue Jul 23 20:57:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721779051289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721779051289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721779051289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721779051631 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721779053976 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721779054015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721779055817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:57:35 2024 " "Processing ended: Tue Jul 23 20:57:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721779055817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721779055817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721779055817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721779055817 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721779056798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721779060282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721779060283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:57:37 2024 " "Processing started: Tue Jul 23 20:57:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721779060283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721779060283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl3-finite-state-machine -c pbl3-finite-state-machine " "Command: quartus_sta pbl3-finite-state-machine -c pbl3-finite-state-machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721779060284 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721779060550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721779060847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721779060847 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721779060894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721779060894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721779061116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721779061465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721779061487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl3-finite-state-machine.sdc " "Synopsys Design Constraints File file not found: 'pbl3-finite-state-machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721779061792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721779061792 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_7\|q clock_divisor:comb_14\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_7\|q clock_divisor:comb_14\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|new_clock clock_selector:comb_21\|new_clock " "create_clock -period 1.000 -name clock_selector:comb_21\|new_clock clock_selector:comb_21\|new_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adb adb " "create_clock -period 1.000 -name adb adb" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_6\|q clock_divisor:comb_14\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_6\|q clock_divisor:comb_14\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_5\|q clock_divisor:comb_14\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_5\|q clock_divisor:comb_14\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_7\|q clock_divisor:comb_15\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_7\|q clock_divisor:comb_15\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_6\|q clock_divisor:comb_15\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_6\|q clock_divisor:comb_15\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_6\|q clock_divisor:comb_16\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_6\|q clock_divisor:comb_16\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_5\|q clock_divisor:comb_16\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_5\|q clock_divisor:comb_16\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_4\|q clock_divisor:comb_16\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_4\|q clock_divisor:comb_16\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_4\|q clock_divisor:comb_14\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_4\|q clock_divisor:comb_14\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_5\|q clock_divisor:comb_15\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_5\|q clock_divisor:comb_15\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_3\|q clock_divisor:comb_16\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_16\|flipflop_t:comb_3\|q clock_divisor:comb_16\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_3\|q clock_divisor:comb_14\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_14\|flipflop_t:comb_3\|q clock_divisor:comb_14\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_4\|q clock_divisor:comb_15\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_4\|q clock_divisor:comb_15\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_7\|q clock_divisor:comb_13\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_7\|q clock_divisor:comb_13\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_3\|q clock_divisor:comb_15\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_15\|flipflop_t:comb_3\|q clock_divisor:comb_15\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_6\|q clock_divisor:comb_13\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_6\|q clock_divisor:comb_13\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_5\|q clock_divisor:comb_13\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_5\|q clock_divisor:comb_13\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_4\|q clock_divisor:comb_13\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_4\|q clock_divisor:comb_13\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_3\|q clock_divisor:comb_13\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_13\|flipflop_t:comb_3\|q clock_divisor:comb_13\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_7\|q clock_divisor:comb_12\|flipflop_t:comb_7\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_7\|q clock_divisor:comb_12\|flipflop_t:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_6\|q clock_divisor:comb_12\|flipflop_t:comb_6\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_6\|q clock_divisor:comb_12\|flipflop_t:comb_6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_5\|q clock_divisor:comb_12\|flipflop_t:comb_5\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_5\|q clock_divisor:comb_12\|flipflop_t:comb_5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_4\|q clock_divisor:comb_12\|flipflop_t:comb_4\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_4\|q clock_divisor:comb_12\|flipflop_t:comb_4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_3\|q clock_divisor:comb_12\|flipflop_t:comb_3\|q " "create_clock -period 1.000 -name clock_divisor:comb_12\|flipflop_t:comb_3\|q clock_divisor:comb_12\|flipflop_t:comb_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721779061796 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721779061796 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721779061832 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721779061872 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721779061907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.205 " "Worst-case setup slack is -9.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.205             -40.270 clock_selector:comb_21\|new_clock  " "   -9.205             -40.270 clock_selector:comb_21\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.722              -8.722 clock_divisor:comb_15\|flipflop_t:comb_7\|q  " "   -8.722              -8.722 clock_divisor:comb_15\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586             -59.938 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "   -6.586             -59.938 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.915             -16.585 adb  " "   -5.915             -16.585 adb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -1.212 clock_divisor:comb_16\|flipflop_t:comb_6\|q  " "   -1.212              -1.212 clock_divisor:comb_16\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q  " "   -1.193              -1.193 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "    0.457               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q  " "    0.459               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "    0.466               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "    0.466               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q  " "    0.466               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q  " "    0.466               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "    0.467               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "    0.467               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "    0.467               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q  " "    0.467               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q  " "    0.467               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q  " "    0.467               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q  " "    0.792               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q  " "    0.801               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "    0.810               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "    0.819               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "    0.819               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "    0.819               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "    0.825               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q  " "    0.825               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q  " "    0.825               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q  " "    0.837               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "    0.856               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q  " "    1.396               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.417               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q  " "    1.417               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.426               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "    1.426               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662               0.000 clock  " "    1.662               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721779061934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.383 " "Worst-case hold slack is -2.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383              -4.867 clock_divisor:comb_15\|flipflop_t:comb_7\|q  " "   -2.383              -4.867 clock_divisor:comb_15\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123              -2.123 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "   -2.123              -2.123 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.716              -1.716 clock  " "   -1.716              -1.716 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480              -1.480 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "   -1.480              -1.480 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471              -1.471 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q  " "   -1.471              -1.471 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450              -1.450 clock_divisor:comb_15\|flipflop_t:comb_6\|q  " "   -1.450              -1.450 clock_divisor:comb_15\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910              -0.910 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "   -0.910              -0.910 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891              -0.891 clock_divisor:comb_16\|flipflop_t:comb_5\|q  " "   -0.891              -0.891 clock_divisor:comb_16\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "   -0.879              -0.879 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 clock_divisor:comb_15\|flipflop_t:comb_4\|q  " "   -0.879              -0.879 clock_divisor:comb_15\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q  " "   -0.879              -0.879 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "   -0.873              -0.873 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "   -0.873              -0.873 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "   -0.873              -0.873 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -0.864 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "   -0.864              -0.864 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -0.855 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q  " "   -0.855              -0.855 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846              -0.846 clock_divisor:comb_16\|flipflop_t:comb_3\|q  " "   -0.846              -0.846 clock_divisor:comb_16\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "   -0.521              -0.521 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "   -0.521              -0.521 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "   -0.521              -0.521 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_divisor:comb_15\|flipflop_t:comb_5\|q  " "   -0.521              -0.521 clock_divisor:comb_15\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q  " "   -0.521              -0.521 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q  " "   -0.521              -0.521 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "   -0.520              -0.520 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "   -0.520              -0.520 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_divisor:comb_15\|flipflop_t:comb_3\|q  " "   -0.520              -0.520 clock_divisor:comb_15\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q  " "   -0.520              -0.520 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 clock_divisor:comb_16\|flipflop_t:comb_4\|q  " "   -0.513              -0.513 clock_divisor:comb_16\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "   -0.511              -0.511 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -0.362 adb  " "   -0.362              -0.362 adb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q  " "    1.639               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.658               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q  " "    1.658               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.803               0.000 clock_selector:comb_21\|new_clock  " "    1.803               0.000 clock_selector:comb_21\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779061986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721779061986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721779062050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721779062122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 adb  " "   -2.289              -2.289 adb " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_12\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_13\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_14\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_divisor:comb_15\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_divisor:comb_16\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q  " "    0.234               0.000 clock_selector:comb_21\|clock_divisor:comb_3\|flipflop_t:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_4\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q  " "    0.234               0.000 clock_selector:comb_21\|little_clock_divisor:comb_5\|flipflop_t:comb_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clock_selector:comb_21\|new_clock  " "    0.234               0.000 clock_selector:comb_21\|new_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721779062125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721779062125 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721779064558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721779064734 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721779064735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721779064958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:57:44 2024 " "Processing ended: Tue Jul 23 20:57:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721779064958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721779064958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721779064958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721779064958 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721779065752 ""}
