<ENTRY>
{
 "thisFile": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\multi_filter.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "06/25/25 22:48:09",
 "timestampMillis": "1750862889747",
 "buildStep": {
  "cmdId": "9aa61d2b-52e0-4d89-a0d6-48e58f66470c",
  "name": "v++",
  "logFile": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\logs\\multi_filter.steps.log",
  "commandLine": "C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe  -c --mode hls --config C:\\Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\hls_config.cfg --work_dir multi_filter ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "C:\\Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\hls_config.cfg",
   "--work_dir",
   "multi_filter"
  ],
  "iniFiles": [
   {
    "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\hls_config.cfg",
    "content": "part=xc7z020clg484-1\n\n[hls]\nflow_target=vivado\npackage.output.format=ip_catalog\npackage.output.syn=false\nsyn.top=multi_filter\nsyn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.h\nsyn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp\ntb.file=C:/Image_Processing_FPGA/fpga/hls/testbench.cpp\nclock=10ns\nclock_uncertainty=2ns"
   }
  ],
  "cwd": "C:\\Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "06/25/25 22:48:09",
 "timestampMillis": "1750862889747",
 "status": {
  "cmdId": "9aa61d2b-52e0-4d89-a0d6-48e58f66470c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "06/25/25 22:48:18",
 "timestampMillis": "1750862898635",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "multi_filter",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Image_Processing_FPGA\\fpga\\hls\\multi_filter.h",
     "C:/Image_Processing_FPGA\\fpga\\hls\\multi_filter.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2024.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "06/25/25 22:48:18",
 "timestampMillis": "1750862898638",
 "buildStep": {
  "cmdId": "07cdd2eb-1e19-4477-8777-18006d4095e5",
  "name": "",
  "logFile": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "06/25/25 22:48:18",
 "timestampMillis": "1750862898639",
 "status": {
  "cmdId": "07cdd2eb-1e19-4477-8777-18006d4095e5",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 22:48:18",
 "timestampMillis": "1750862898639",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls\\hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 22:48:18",
 "timestampMillis": "1750862898640",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls\\syn\\report\\csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 22:48:18",
 "timestampMillis": "1750862898641",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls\\syn\\report\\csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 23:29:42",
 "timestampMillis": "1750865382767",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 23:29:42",
 "timestampMillis": "1750865382783",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 23:29:42",
 "timestampMillis": "1750865382784",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "06/25/25 23:29:42",
 "timestampMillis": "1750865382784",
 "status": {
  "cmdId": "07cdd2eb-1e19-4477-8777-18006d4095e5",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "06/25/25 23:29:45",
 "timestampMillis": "1750865385301",
 "status": {
  "cmdId": "9aa61d2b-52e0-4d89-a0d6-48e58f66470c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 23:29:45",
 "timestampMillis": "1750865385374",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\reports\\v++_compile_multi_filter_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "06/25/25 23:29:45",
 "timestampMillis": "1750865385375",
 "report": {
  "path": "C:/Image_Processing_FPGA\\fpga\\hls\\filter_hls\\filter_hls\\multi_filter\\reports\\.db\\v++_compile_multi_filter_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
