## Bicantor Core

### In Progress
7-stage, dual-issue pipeline with branch prediction implementing RV32I:
- Verified all RV32I instructions with RISC-V Formal except loads and stores
- Working on instruction and data cache


### Planned
- Synthesis on ECP5 FPGA
- M and A extensions
- MMU
