
proylocal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e98  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008fa8  08008fa8  00009fa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009454  08009454  0000b1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009454  08009454  0000a454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800945c  0800945c  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800945c  0800945c  0000a45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009460  08009460  0000a460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08009464  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026c0  200001e0  08009644  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200028a0  08009644  0000b8a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016aaa  00000000  00000000  0000b209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035b6  00000000  00000000  00021cb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  00025270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f21  00000000  00000000  00026600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0e5  00000000  00000000  00027521  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000159f6  00000000  00000000  00042606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009812b  00000000  00000000  00057ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0127  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006214  00000000  00000000  000f016c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f6380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008f90 	.word	0x08008f90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008f90 	.word	0x08008f90

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_f2iz>:
 8000a88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a8c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000a90:	d30f      	bcc.n	8000ab2 <__aeabi_f2iz+0x2a>
 8000a92:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000a96:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_f2iz+0x30>
 8000a9c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aa8:	fa23 f002 	lsr.w	r0, r3, r2
 8000aac:	bf18      	it	ne
 8000aae:	4240      	negne	r0, r0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr
 8000ab8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000abc:	d101      	bne.n	8000ac2 <__aeabi_f2iz+0x3a>
 8000abe:	0242      	lsls	r2, r0, #9
 8000ac0:	d105      	bne.n	8000ace <__aeabi_f2iz+0x46>
 8000ac2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ac6:	bf08      	it	eq
 8000ac8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f04f 0000 	mov.w	r0, #0
 8000ad2:	4770      	bx	lr

08000ad4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	4a06      	ldr	r2, [pc, #24]	@ (8000afc <vApplicationGetIdleTaskMemory+0x28>)
 8000ae4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	4a05      	ldr	r2, [pc, #20]	@ (8000b00 <vApplicationGetIdleTaskMemory+0x2c>)
 8000aea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2280      	movs	r2, #128	@ 0x80
 8000af0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000af2:	bf00      	nop
 8000af4:	3714      	adds	r7, #20
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr
 8000afc:	200001fc 	.word	0x200001fc
 8000b00:	2000029c 	.word	0x2000029c

08000b04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b04:	b5b0      	push	{r4, r5, r7, lr}
 8000b06:	b09e      	sub	sp, #120	@ 0x78
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b0a:	f000 fdd3 	bl	80016b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b0e:	f000 f883 	bl	8000c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b12:	f000 f97d 	bl	8000e10 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b16:	f000 f951 	bl	8000dbc <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000b1a:	f000 f8bf 	bl	8000c9c <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8000b1e:	4832      	ldr	r0, [pc, #200]	@ (8000be8 <main+0xe4>)
 8000b20:	f000 fb32 	bl	8001188 <RetargetInit>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  osMutexDef(canMutex);
 8000b24:	2300      	movs	r3, #0
 8000b26:	673b      	str	r3, [r7, #112]	@ 0x70
 8000b28:	2300      	movs	r3, #0
 8000b2a:	677b      	str	r3, [r7, #116]	@ 0x74
  canMutexHandle = osMutexCreate(osMutex(canMutex));
 8000b2c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000b30:	4618      	mov	r0, r3
 8000b32:	f003 f816 	bl	8003b62 <osMutexCreate>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4a2c      	ldr	r2, [pc, #176]	@ (8000bec <main+0xe8>)
 8000b3a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */


   // Crear sem√°foro binario con contador inicial = 0
  mySemHandle = osSemaphoreCreate(osSemaphore(mySem), 1);
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	482c      	ldr	r0, [pc, #176]	@ (8000bf0 <main+0xec>)
 8000b40:	f003 f8ac 	bl	8003c9c <osSemaphoreCreate>
 8000b44:	4603      	mov	r3, r0
 8000b46:	4a2b      	ldr	r2, [pc, #172]	@ (8000bf4 <main+0xf0>)
 8000b48:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf8 <main+0xf4>)
 8000b4c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000b50:	461d      	mov	r5, r3
 8000b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b5e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f002 ff9c 	bl	8003aa2 <osThreadCreate>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4a23      	ldr	r2, [pc, #140]	@ (8000bfc <main+0xf8>)
 8000b6e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(SpeedTask, StartSpeedTask, osPriorityNormal, 0, 512);
 8000b70:	4b23      	ldr	r3, [pc, #140]	@ (8000c00 <main+0xfc>)
 8000b72:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000b76:	461d      	mov	r5, r3
 8000b78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadDef(TempTask, StartTempTask, osPriorityNormal, 0, 512);
 8000b84:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <main+0x100>)
 8000b86:	f107 041c 	add.w	r4, r7, #28
 8000b8a:	461d      	mov	r5, r3
 8000b8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadDef(RxTask, StartRxTask, osPriorityHigh, 0, 512);
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <main+0x104>)
 8000b9a:	463c      	mov	r4, r7
 8000b9c:	461d      	mov	r5, r3
 8000b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ba6:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  SpeedTaskHandle = osThreadCreate(osThread(SpeedTask), NULL);
 8000baa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f002 ff76 	bl	8003aa2 <osThreadCreate>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4a14      	ldr	r2, [pc, #80]	@ (8000c0c <main+0x108>)
 8000bba:	6013      	str	r3, [r2, #0]
  TempTaskHandle = osThreadCreate(osThread(TempTask), NULL);
 8000bbc:	f107 031c 	add.w	r3, r7, #28
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f002 ff6d 	bl	8003aa2 <osThreadCreate>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	4a11      	ldr	r2, [pc, #68]	@ (8000c10 <main+0x10c>)
 8000bcc:	6013      	str	r3, [r2, #0]
  RxTaskHandle = osThreadCreate(osThread(RxTask), NULL);
 8000bce:	463b      	mov	r3, r7
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f002 ff65 	bl	8003aa2 <osThreadCreate>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	4a0e      	ldr	r2, [pc, #56]	@ (8000c14 <main+0x110>)
 8000bdc:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000bde:	f002 ff49 	bl	8003a74 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000be2:	bf00      	nop
 8000be4:	e7fd      	b.n	8000be2 <main+0xde>
 8000be6:	bf00      	nop
 8000be8:	200004d4 	.word	0x200004d4
 8000bec:	200005a8 	.word	0x200005a8
 8000bf0:	080090ac 	.word	0x080090ac
 8000bf4:	200004a8 	.word	0x200004a8
 8000bf8:	08008fb4 	.word	0x08008fb4
 8000bfc:	2000051c 	.word	0x2000051c
 8000c00:	08008fdc 	.word	0x08008fdc
 8000c04:	08009004 	.word	0x08009004
 8000c08:	08009028 	.word	0x08009028
 8000c0c:	200004a0 	.word	0x200004a0
 8000c10:	2000049c 	.word	0x2000049c
 8000c14:	200004a4 	.word	0x200004a4

08000c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b090      	sub	sp, #64	@ 0x40
 8000c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c1e:	f107 0318 	add.w	r3, r7, #24
 8000c22:	2228      	movs	r2, #40	@ 0x28
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f006 fab6 	bl	8007198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c42:	2310      	movs	r3, #16
 8000c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c46:	2302      	movs	r3, #2
 8000c48:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000c4e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c54:	f107 0318 	add.w	r3, r7, #24
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f001 fe41 	bl	80028e0 <HAL_RCC_OscConfig>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000c64:	f000 fa8a 	bl	800117c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c68:	230f      	movs	r3, #15
 8000c6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2102      	movs	r1, #2
 8000c82:	4618      	mov	r0, r3
 8000c84:	f002 f8ae 	bl	8002de4 <HAL_RCC_ClockConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000c8e:	f000 fa75 	bl	800117c <Error_Handler>
  }
}
 8000c92:	bf00      	nop
 8000c94:	3740      	adds	r7, #64	@ 0x40
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000ca0:	4b41      	ldr	r3, [pc, #260]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ca2:	4a42      	ldr	r2, [pc, #264]	@ (8000dac <MX_CAN_Init+0x110>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000ca6:	4b40      	ldr	r3, [pc, #256]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ca8:	2208      	movs	r2, #8
 8000caa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000cac:	4b3e      	ldr	r3, [pc, #248]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000cb2:	4b3d      	ldr	r3, [pc, #244]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cbe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000cc0:	4b39      	ldr	r3, [pc, #228]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cc2:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000cc6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000cc8:	4b37      	ldr	r3, [pc, #220]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000cce:	4b36      	ldr	r3, [pc, #216]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000cd4:	4b34      	ldr	r3, [pc, #208]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000cda:	4b33      	ldr	r3, [pc, #204]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000ce0:	4b31      	ldr	r3, [pc, #196]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000ce6:	4b30      	ldr	r3, [pc, #192]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000cec:	482e      	ldr	r0, [pc, #184]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cee:	f000 fd13 	bl	8001718 <HAL_CAN_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000cf8:	f000 fa40 	bl	800117c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000cfc:	482a      	ldr	r0, [pc, #168]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cfe:	f000 fecf 	bl	8001aa0 <HAL_CAN_Start>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_CAN_Init+0x70>
    Error_Handler();
 8000d08:	f000 fa38 	bl	800117c <Error_Handler>
  }
  sf.FilterBank = 0;
 8000d0c:	4b28      	ldr	r3, [pc, #160]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	615a      	str	r2, [r3, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d12:	4b27      	ldr	r3, [pc, #156]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000d18:	4b25      	ldr	r3, [pc, #148]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
  sf.FilterIdHigh = 0x0000;
 8000d1e:	4b24      	ldr	r3, [pc, #144]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
  sf.FilterIdLow = 0x0000;
 8000d24:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	605a      	str	r2, [r3, #4]
  sf.FilterMaskIdHigh = 0x0000;
 8000d2a:	4b21      	ldr	r3, [pc, #132]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  sf.FilterMaskIdLow = 0x0000;
 8000d30:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d36:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	61da      	str	r2, [r3, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 8000d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	621a      	str	r2, [r3, #32]
  sf.SlaveStartFilterBank = 15;
 8000d42:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d44:	220f      	movs	r2, #15
 8000d46:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &sf) != HAL_OK) {
 8000d48:	4919      	ldr	r1, [pc, #100]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d4a:	4817      	ldr	r0, [pc, #92]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000d4c:	f000 fddf 	bl	800190e <HAL_CAN_ConfigFilter>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_CAN_Init+0xbe>
     Error_Handler();
 8000d56:	f000 fa11 	bl	800117c <Error_Handler>
   }
  TxHeader.StdId = 0x10; // Este ID activa la respuesta del ESP8266
 8000d5a:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d5c:	2210      	movs	r2, #16
 8000d5e:	601a      	str	r2, [r3, #0]
  TxHeader.DLC = 8;
 8000d60:	4b14      	ldr	r3, [pc, #80]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d62:	2208      	movs	r2, #8
 8000d64:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8000d66:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8000d6c:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	60da      	str	r2, [r3, #12]
  TxHeader.ExtId = 0x00;
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000d78:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	751a      	strb	r2, [r3, #20]

  TempTxHeader.DLC = 8;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d80:	2208      	movs	r2, #8
 8000d82:	611a      	str	r2, [r3, #16]
  TempTxHeader.IDE = CAN_ID_STD;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  TempTxHeader.RTR = CAN_RTR_DATA;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  TempTxHeader.StdId = 0x11;
 8000d90:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d92:	2211      	movs	r2, #17
 8000d94:	601a      	str	r2, [r3, #0]
  TempTxHeader.ExtId = 0x00;
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
  TempTxHeader.TransmitGlobalTime = DISABLE;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	200004ac 	.word	0x200004ac
 8000dac:	40006400 	.word	0x40006400
 8000db0:	20000580 	.word	0x20000580
 8000db4:	20000520 	.word	0x20000520
 8000db8:	20000538 	.word	0x20000538

08000dbc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dc0:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dc2:	4a12      	ldr	r2, [pc, #72]	@ (8000e0c <MX_USART2_UART_Init+0x50>)
 8000dc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dc6:	4b10      	ldr	r3, [pc, #64]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dc8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dce:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dda:	4b0b      	ldr	r3, [pc, #44]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000de0:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000de2:	220c      	movs	r2, #12
 8000de4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de6:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dec:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000df2:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000df4:	f002 fbf2 	bl	80035dc <HAL_UART_Init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dfe:	f000 f9bd 	bl	800117c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	200004d4 	.word	0x200004d4
 8000e0c:	40004400 	.word	0x40004400

08000e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	f107 0308 	add.w	r3, r7, #8
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	4a16      	ldr	r2, [pc, #88]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	6193      	str	r3, [r2, #24]
 8000e30:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a10      	ldr	r2, [pc, #64]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0308 	and.w	r3, r3, #8
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2120      	movs	r1, #32
 8000e58:	480b      	ldr	r0, [pc, #44]	@ (8000e88 <MX_GPIO_Init+0x78>)
 8000e5a:	f001 fd29 	bl	80028b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000e5e:	2320      	movs	r3, #32
 8000e60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e62:	2301      	movs	r3, #1
 8000e64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000e6e:	f107 0308 	add.w	r3, r7, #8
 8000e72:	4619      	mov	r1, r3
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_GPIO_Init+0x78>)
 8000e76:	f001 fb97 	bl	80025a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e7a:	bf00      	nop
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40010800 	.word	0x40010800

08000e8c <StartTempTask>:

/* USER CODE BEGIN 4 */
void StartTempTask(void const * argument)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	uint32_t PERIOD_MS = 4000;
 8000e94:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e98:	617b      	str	r3, [r7, #20]
	uint32_t lastWakeTime = osKernelSysTick();
 8000e9a:	f002 fdf2 	bl	8003a82 <osKernelSysTick>
 8000e9e:	61f8      	str	r0, [r7, #28]
	uint32_t periodTicks = PERIOD_MS * TICKS_PER_MS;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	613b      	str	r3, [r7, #16]
	for(;;)
	{
		osMutexWait(canMutexHandle, osWaitForever);
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <StartTempTask+0x84>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eac:	4618      	mov	r0, r3
 8000eae:	f002 fe71 	bl	8003b94 <osMutexWait>


		// Enviar mensaje CAN con ID 0x10

	   if (HAL_CAN_AddTxMessage(&hcan, &TempTxHeader, TxData, &txMailbox) == HAL_OK) {
 8000eb2:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <StartTempTask+0x88>)
 8000eb4:	4a18      	ldr	r2, [pc, #96]	@ (8000f18 <StartTempTask+0x8c>)
 8000eb6:	4919      	ldr	r1, [pc, #100]	@ (8000f1c <StartTempTask+0x90>)
 8000eb8:	4819      	ldr	r0, [pc, #100]	@ (8000f20 <StartTempTask+0x94>)
 8000eba:	f000 fe35 	bl	8001b28 <HAL_CAN_AddTxMessage>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d10d      	bne.n	8000ee0 <StartTempTask+0x54>

		  // printf("CAN TX: ID=0x%03lX Data:", TempTxHeader.StdId);
		   for (int i = 0; i < TempTxHeader.DLC; i++) {
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
 8000ec8:	e002      	b.n	8000ed0 <StartTempTask+0x44>
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	61bb      	str	r3, [r7, #24]
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <StartTempTask+0x90>)
 8000ed2:	691a      	ldr	r2, [r3, #16]
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d8f7      	bhi.n	8000eca <StartTempTask+0x3e>
			  // printf(" %02X", TxData[i]);
		   }
		   printf("Temperature request...\r\n");
 8000eda:	4812      	ldr	r0, [pc, #72]	@ (8000f24 <StartTempTask+0x98>)
 8000edc:	f005 ffc8 	bl	8006e70 <puts>
		  // printf("\r\n");
	   } else {
		   //printf("Error al enviar CAN\r\n");
	   }
		osMutexRelease(canMutexHandle);
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <StartTempTask+0x84>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f002 fea3 	bl	8003c30 <osMutexRelease>
	   // --- Calcular siguiente tick absoluto ---
		 lastWakeTime += periodTicks;
 8000eea:	69fa      	ldr	r2, [r7, #28]
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	4413      	add	r3, r2
 8000ef0:	61fb      	str	r3, [r7, #28]

		 // --- Esperar hasta ese tick ---
		 uint32_t now = osKernelSysTick();
 8000ef2:	f002 fdc6 	bl	8003a82 <osKernelSysTick>
 8000ef6:	60f8      	str	r0, [r7, #12]
		 if ((int32_t)(lastWakeTime - now) > 0) {
 8000ef8:	69fa      	ldr	r2, [r7, #28]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	ddd0      	ble.n	8000ea4 <StartTempTask+0x18>
			 osDelay((lastWakeTime - now) / TICKS_PER_MS);
 8000f02:	69fa      	ldr	r2, [r7, #28]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 fe16 	bl	8003b3a <osDelay>
	{
 8000f0e:	e7c9      	b.n	8000ea4 <StartTempTask+0x18>
 8000f10:	200005a8 	.word	0x200005a8
 8000f14:	2000057c 	.word	0x2000057c
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	20000538 	.word	0x20000538
 8000f20:	200004ac 	.word	0x200004ac
 8000f24:	08009044 	.word	0x08009044

08000f28 <StartSpeedTask>:
	}

}

void StartSpeedTask(void const * argument)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	uint32_t PERIOD_MS = 2000;
 8000f30:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000f34:	617b      	str	r3, [r7, #20]
	uint32_t lastWakeTime = osKernelSysTick();
 8000f36:	f002 fda4 	bl	8003a82 <osKernelSysTick>
 8000f3a:	61f8      	str	r0, [r7, #28]
	uint32_t periodTicks = PERIOD_MS * TICKS_PER_MS;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]
	for(;;)
	{
		osMutexWait(canMutexHandle, osWaitForever);
 8000f40:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <StartSpeedTask+0x84>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f04f 31ff 	mov.w	r1, #4294967295
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f002 fe23 	bl	8003b94 <osMutexWait>


	   // Enviar mensaje CAN con ID 0x10
	   if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &txMailbox) == HAL_OK) {
 8000f4e:	4b18      	ldr	r3, [pc, #96]	@ (8000fb0 <StartSpeedTask+0x88>)
 8000f50:	4a18      	ldr	r2, [pc, #96]	@ (8000fb4 <StartSpeedTask+0x8c>)
 8000f52:	4919      	ldr	r1, [pc, #100]	@ (8000fb8 <StartSpeedTask+0x90>)
 8000f54:	4819      	ldr	r0, [pc, #100]	@ (8000fbc <StartSpeedTask+0x94>)
 8000f56:	f000 fde7 	bl	8001b28 <HAL_CAN_AddTxMessage>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d10d      	bne.n	8000f7c <StartSpeedTask+0x54>

		   //printf("CAN TX: ID=0x%03lX Data:", TxHeader.StdId);
		   for (int i = 0; i < TxHeader.DLC; i++) {
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
 8000f64:	e002      	b.n	8000f6c <StartSpeedTask+0x44>
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	61bb      	str	r3, [r7, #24]
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <StartSpeedTask+0x90>)
 8000f6e:	691a      	ldr	r2, [r3, #16]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d8f7      	bhi.n	8000f66 <StartSpeedTask+0x3e>
			   //printf(" %02X", TxData[i]);
		   }
			printf("Speed request...\r\n");
 8000f76:	4812      	ldr	r0, [pc, #72]	@ (8000fc0 <StartSpeedTask+0x98>)
 8000f78:	f005 ff7a 	bl	8006e70 <puts>
		   //printf("\r\n");
	   } else {
		   //printf("Error al enviar CAN\r\n");
	   }
		 osMutexRelease(canMutexHandle);
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <StartSpeedTask+0x84>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f002 fe55 	bl	8003c30 <osMutexRelease>
	   // --- Calcular siguiente tick absoluto ---
		 lastWakeTime += periodTicks;
 8000f86:	69fa      	ldr	r2, [r7, #28]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	61fb      	str	r3, [r7, #28]

		 // --- Esperar hasta ese tick ---

		 uint32_t now = osKernelSysTick();
 8000f8e:	f002 fd78 	bl	8003a82 <osKernelSysTick>
 8000f92:	60f8      	str	r0, [r7, #12]
		 if ((int32_t)(lastWakeTime - now) > 0) {
 8000f94:	69fa      	ldr	r2, [r7, #28]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	ddd0      	ble.n	8000f40 <StartSpeedTask+0x18>
			 osDelay((lastWakeTime - now) / TICKS_PER_MS);
 8000f9e:	69fa      	ldr	r2, [r7, #28]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f002 fdc8 	bl	8003b3a <osDelay>
	{
 8000faa:	e7c9      	b.n	8000f40 <StartSpeedTask+0x18>
 8000fac:	200005a8 	.word	0x200005a8
 8000fb0:	2000057c 	.word	0x2000057c
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000520 	.word	0x20000520
 8000fbc:	200004ac 	.word	0x200004ac
 8000fc0:	0800905c 	.word	0x0800905c

08000fc4 <StartRxTask>:
	}

}

void StartRxTask(void const * argument)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b088      	sub	sp, #32
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	for(;;)
	{
	   // Esperar a que la ISR libere el sem√°foro
	osStatus statusSem = osSemaphoreWait(mySemHandle, osWaitForever);
 8000fcc:	4b39      	ldr	r3, [pc, #228]	@ (80010b4 <StartRxTask+0xf0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f002 fe93 	bl	8003d00 <osSemaphoreWait>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	61bb      	str	r3, [r7, #24]
	  if (statusSem == osOK) {
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d1f3      	bne.n	8000fcc <StartRxTask+0x8>

		  // Intentar tomar el mutex (bloquea si otra tarea lo est√° usando)

		  osStatus statusMutex = osMutexWait(canMutexHandle, osWaitForever);
 8000fe4:	4b34      	ldr	r3, [pc, #208]	@ (80010b8 <StartRxTask+0xf4>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fec:	4618      	mov	r0, r3
 8000fee:	f002 fdd1 	bl	8003b94 <osMutexWait>
 8000ff2:	6178      	str	r0, [r7, #20]

		  if (statusMutex == osOK) {
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1e8      	bne.n	8000fcc <StartRxTask+0x8>
			  if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	482f      	ldr	r0, [pc, #188]	@ (80010bc <StartRxTask+0xf8>)
 8000ffe:	f000 ff83 	bl	8001f08 <HAL_CAN_GetRxFifoFillLevel>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d04e      	beq.n	80010a6 <StartRxTask+0xe2>

				  printf("entra a rx");
 8001008:	482d      	ldr	r0, [pc, #180]	@ (80010c0 <StartRxTask+0xfc>)
 800100a:	f005 fec9 	bl	8006da0 <iprintf>
				  printf("\r\n");
 800100e:	482d      	ldr	r0, [pc, #180]	@ (80010c4 <StartRxTask+0x100>)
 8001010:	f005 ff2e 	bl	8006e70 <puts>

					  if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8001014:	4b2c      	ldr	r3, [pc, #176]	@ (80010c8 <StartRxTask+0x104>)
 8001016:	4a2d      	ldr	r2, [pc, #180]	@ (80010cc <StartRxTask+0x108>)
 8001018:	2100      	movs	r1, #0
 800101a:	4828      	ldr	r0, [pc, #160]	@ (80010bc <StartRxTask+0xf8>)
 800101c:	f000 fe53 	bl	8001cc6 <HAL_CAN_GetRxMessage>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d13f      	bne.n	80010a6 <StartRxTask+0xe2>
						 // printf("CAN ID: 0x%03lX  Data:", RxHeader.StdId);
						  printf("toma mensaje exitoso");
 8001026:	482a      	ldr	r0, [pc, #168]	@ (80010d0 <StartRxTask+0x10c>)
 8001028:	f005 feba 	bl	8006da0 <iprintf>
						  printf("\r\n");
 800102c:	4825      	ldr	r0, [pc, #148]	@ (80010c4 <StartRxTask+0x100>)
 800102e:	f005 ff1f 	bl	8006e70 <puts>
						  for (int i = 0; i < RxHeader.DLC; i++) {
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	e002      	b.n	800103e <StartRxTask+0x7a>
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	3301      	adds	r3, #1
 800103c:	61fb      	str	r3, [r7, #28]
 800103e:	4b23      	ldr	r3, [pc, #140]	@ (80010cc <StartRxTask+0x108>)
 8001040:	691a      	ldr	r2, [r3, #16]
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	429a      	cmp	r2, r3
 8001046:	d8f7      	bhi.n	8001038 <StartRxTask+0x74>
							  //printf(" %02X", RxData[i]);
						  }
						  button_status = (0x01 & RxData[0]);
 8001048:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <StartRxTask+0x104>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	f003 0301 	and.w	r3, r3, #1
 8001050:	b2da      	uxtb	r2, r3
 8001052:	4b20      	ldr	r3, [pc, #128]	@ (80010d4 <StartRxTask+0x110>)
 8001054:	701a      	strb	r2, [r3, #0]
						  speed = (0xFF & RxData[1]);
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <StartRxTask+0x104>)
 8001058:	785a      	ldrb	r2, [r3, #1]
 800105a:	4b1f      	ldr	r3, [pc, #124]	@ (80010d8 <StartRxTask+0x114>)
 800105c:	701a      	strb	r2, [r3, #0]
						  uint32_t tempBits = ((uint32_t)RxData[2]) |
 800105e:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <StartRxTask+0x104>)
 8001060:	789b      	ldrb	r3, [r3, #2]
 8001062:	461a      	mov	r2, r3
											  ((uint32_t)RxData[3] << 8) |
 8001064:	4b18      	ldr	r3, [pc, #96]	@ (80010c8 <StartRxTask+0x104>)
 8001066:	78db      	ldrb	r3, [r3, #3]
 8001068:	021b      	lsls	r3, r3, #8
						  uint32_t tempBits = ((uint32_t)RxData[2]) |
 800106a:	431a      	orrs	r2, r3
											  ((uint32_t)RxData[4] << 16) |
 800106c:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <StartRxTask+0x104>)
 800106e:	791b      	ldrb	r3, [r3, #4]
 8001070:	041b      	lsls	r3, r3, #16
											  ((uint32_t)RxData[3] << 8) |
 8001072:	431a      	orrs	r2, r3
											  ((uint32_t)RxData[5] << 24);
 8001074:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <StartRxTask+0x104>)
 8001076:	795b      	ldrb	r3, [r3, #5]
 8001078:	061b      	lsls	r3, r3, #24
											  ((uint32_t)RxData[4] << 16) |
 800107a:	4313      	orrs	r3, r2
						  uint32_t tempBits = ((uint32_t)RxData[2]) |
 800107c:	60fb      	str	r3, [r7, #12]
						  memcpy(&temp, &tempBits, sizeof(float));
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4a16      	ldr	r2, [pc, #88]	@ (80010dc <StartRxTask+0x118>)
 8001082:	6013      	str	r3, [r2, #0]
						  int tempamdanr = (int)temp;  // si 'temperatura' es float
 8001084:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <StartRxTask+0x118>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fcfd 	bl	8000a88 <__aeabi_f2iz>
 800108e:	4603      	mov	r3, r0
 8001090:	613b      	str	r3, [r7, #16]

						  printf("%d,%d,%d\n", speed, button_status, tempamdanr);
 8001092:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <StartRxTask+0x114>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	4619      	mov	r1, r3
 8001098:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <StartRxTask+0x110>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	480f      	ldr	r0, [pc, #60]	@ (80010e0 <StartRxTask+0x11c>)
 80010a2:	f005 fe7d 	bl	8006da0 <iprintf>
					  }

			  }
			  osMutexRelease(canMutexHandle);
 80010a6:	4b04      	ldr	r3, [pc, #16]	@ (80010b8 <StartRxTask+0xf4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f002 fdc0 	bl	8003c30 <osMutexRelease>
	{
 80010b0:	e78c      	b.n	8000fcc <StartRxTask+0x8>
 80010b2:	bf00      	nop
 80010b4:	200004a8 	.word	0x200004a8
 80010b8:	200005a8 	.word	0x200005a8
 80010bc:	200004ac 	.word	0x200004ac
 80010c0:	08009070 	.word	0x08009070
 80010c4:	0800907c 	.word	0x0800907c
 80010c8:	2000056c 	.word	0x2000056c
 80010cc:	20000550 	.word	0x20000550
 80010d0:	08009080 	.word	0x08009080
 80010d4:	20000579 	.word	0x20000579
 80010d8:	20000578 	.word	0x20000578
 80010dc:	20000574 	.word	0x20000574
 80010e0:	08009098 	.word	0x08009098

080010e4 <HAL_CAN_RxFifo0MsgPendingCallback>:

	}
	osMutexRelease(canMutexHandle);
}
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

	while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0)
 80010ec:	e00d      	b.n	800110a <HAL_CAN_RxFifo0MsgPendingCallback+0x26>
	{
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80010f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001128 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80010f2:	2100      	movs	r1, #0
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f000 fde6 	bl	8001cc6 <HAL_CAN_GetRxMessage>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d104      	bne.n	800110a <HAL_CAN_RxFifo0MsgPendingCallback+0x26>

			//HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);

			// Liberar el sem√°foro para despertar la tarea

			osSemaphoreRelease(mySemHandle);
 8001100:	4b0a      	ldr	r3, [pc, #40]	@ (800112c <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f002 fe49 	bl	8003d9c <osSemaphoreRelease>
	while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0)
 800110a:	2100      	movs	r1, #0
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f000 fefb 	bl	8001f08 <HAL_CAN_GetRxFifoFillLevel>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1ea      	bne.n	80010ee <HAL_CAN_RxFifo0MsgPendingCallback+0xa>

		}
	}
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	2000056c 	.word	0x2000056c
 8001128:	20000550 	.word	0x20000550
 800112c:	200004a8 	.word	0x200004a8

08001130 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001138:	2102      	movs	r1, #2
 800113a:	4806      	ldr	r0, [pc, #24]	@ (8001154 <StartDefaultTask+0x24>)
 800113c:	f000 ff0b 	bl	8001f56 <HAL_CAN_ActivateNotification>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <StartDefaultTask+0x1a>
  {
	  Error_Handler();
 8001146:	f000 f819 	bl	800117c <Error_Handler>
  }
  for(;;)
  {
	osDelay(1);
 800114a:	2001      	movs	r0, #1
 800114c:	f002 fcf5 	bl	8003b3a <osDelay>
 8001150:	e7fb      	b.n	800114a <StartDefaultTask+0x1a>
 8001152:	bf00      	nop
 8001154:	200004ac 	.word	0x200004ac

08001158 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a04      	ldr	r2, [pc, #16]	@ (8001178 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d101      	bne.n	800116e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800116a:	f000 fab9 	bl	80016e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40000800 	.word	0x40000800

0800117c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001180:	b672      	cpsid	i
}
 8001182:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <Error_Handler+0x8>

08001188 <RetargetInit>:
//  return ch;
//}

UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart2) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  gHuart = huart2;
 8001190:	4a07      	ldr	r2, [pc, #28]	@ (80011b0 <RetargetInit+0x28>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001196:	4b07      	ldr	r3, [pc, #28]	@ (80011b4 <RetargetInit+0x2c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6898      	ldr	r0, [r3, #8]
 800119c:	2300      	movs	r3, #0
 800119e:	2202      	movs	r2, #2
 80011a0:	2100      	movs	r1, #0
 80011a2:	f005 fe6d 	bl	8006e80 <setvbuf>
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200005ac 	.word	0x200005ac
 80011b4:	20000024 	.word	0x20000024

080011b8 <_write>:

int _write(int fd, char* ptr, int len) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	60b9      	str	r1, [r7, #8]
 80011c2:	607a      	str	r2, [r7, #4]

  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <_write+0x28>)
 80011c6:	6818      	ldr	r0, [r3, #0]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	f04f 33ff 	mov.w	r3, #4294967295
 80011d0:	68b9      	ldr	r1, [r7, #8]
 80011d2:	f002 fa53 	bl	800367c <HAL_UART_Transmit>
  return len;
 80011d6:	687b      	ldr	r3, [r7, #4]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200005ac 	.word	0x200005ac

080011e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ea:	4b18      	ldr	r3, [pc, #96]	@ (800124c <HAL_MspInit+0x68>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	4a17      	ldr	r2, [pc, #92]	@ (800124c <HAL_MspInit+0x68>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6193      	str	r3, [r2, #24]
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_MspInit+0x68>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	4b12      	ldr	r3, [pc, #72]	@ (800124c <HAL_MspInit+0x68>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	4a11      	ldr	r2, [pc, #68]	@ (800124c <HAL_MspInit+0x68>)
 8001208:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120c:	61d3      	str	r3, [r2, #28]
 800120e:	4b0f      	ldr	r3, [pc, #60]	@ (800124c <HAL_MspInit+0x68>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	210f      	movs	r1, #15
 800121e:	f06f 0001 	mvn.w	r0, #1
 8001222:	f001 f996 	bl	8002552 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001226:	4b0a      	ldr	r3, [pc, #40]	@ (8001250 <HAL_MspInit+0x6c>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <HAL_MspInit+0x6c>)
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000
 8001250:	40010000 	.word	0x40010000

08001254 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08a      	sub	sp, #40	@ 0x28
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	605a      	str	r2, [r3, #4]
 8001266:	609a      	str	r2, [r3, #8]
 8001268:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a29      	ldr	r2, [pc, #164]	@ (8001314 <HAL_CAN_MspInit+0xc0>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d14b      	bne.n	800130c <HAL_CAN_MspInit+0xb8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001274:	4b28      	ldr	r3, [pc, #160]	@ (8001318 <HAL_CAN_MspInit+0xc4>)
 8001276:	69db      	ldr	r3, [r3, #28]
 8001278:	4a27      	ldr	r2, [pc, #156]	@ (8001318 <HAL_CAN_MspInit+0xc4>)
 800127a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800127e:	61d3      	str	r3, [r2, #28]
 8001280:	4b25      	ldr	r3, [pc, #148]	@ (8001318 <HAL_CAN_MspInit+0xc4>)
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001288:	613b      	str	r3, [r7, #16]
 800128a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800128c:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <HAL_CAN_MspInit+0xc4>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	4a21      	ldr	r2, [pc, #132]	@ (8001318 <HAL_CAN_MspInit+0xc4>)
 8001292:	f043 0308 	orr.w	r3, r3, #8
 8001296:	6193      	str	r3, [r2, #24]
 8001298:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <HAL_CAN_MspInit+0xc4>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	f003 0308 	and.w	r3, r3, #8
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	4818      	ldr	r0, [pc, #96]	@ (800131c <HAL_CAN_MspInit+0xc8>)
 80012ba:	f001 f975 	bl	80025a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012c8:	2303      	movs	r3, #3
 80012ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4619      	mov	r1, r3
 80012d2:	4812      	ldr	r0, [pc, #72]	@ (800131c <HAL_CAN_MspInit+0xc8>)
 80012d4:	f001 f968 	bl	80025a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <HAL_CAN_MspInit+0xcc>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80012de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e0:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80012e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80012ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80012f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001320 <HAL_CAN_MspInit+0xcc>)
 80012f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fa:	6053      	str	r3, [r2, #4]

    /* USER CODE BEGIN CAN1_MspInit 1 */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2105      	movs	r1, #5
 8001300:	2014      	movs	r0, #20
 8001302:	f001 f926 	bl	8002552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001306:	2014      	movs	r0, #20
 8001308:	f001 f93f 	bl	800258a <HAL_NVIC_EnableIRQ>
    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800130c:	bf00      	nop
 800130e:	3728      	adds	r7, #40	@ 0x28
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40006400 	.word	0x40006400
 8001318:	40021000 	.word	0x40021000
 800131c:	40010c00 	.word	0x40010c00
 8001320:	40010000 	.word	0x40010000

08001324 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a1b      	ldr	r2, [pc, #108]	@ (80013ac <HAL_UART_MspInit+0x88>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d12f      	bne.n	80013a4 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001344:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <HAL_UART_MspInit+0x8c>)
 8001346:	69db      	ldr	r3, [r3, #28]
 8001348:	4a19      	ldr	r2, [pc, #100]	@ (80013b0 <HAL_UART_MspInit+0x8c>)
 800134a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800134e:	61d3      	str	r3, [r2, #28]
 8001350:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <HAL_UART_MspInit+0x8c>)
 8001352:	69db      	ldr	r3, [r3, #28]
 8001354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135c:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <HAL_UART_MspInit+0x8c>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	4a13      	ldr	r2, [pc, #76]	@ (80013b0 <HAL_UART_MspInit+0x8c>)
 8001362:	f043 0304 	orr.w	r3, r3, #4
 8001366:	6193      	str	r3, [r2, #24]
 8001368:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <HAL_UART_MspInit+0x8c>)
 800136a:	699b      	ldr	r3, [r3, #24]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLinkTX_Pin;
 8001374:	2304      	movs	r3, #4
 8001376:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STLinkTX_GPIO_Port, &GPIO_InitStruct);
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4619      	mov	r1, r3
 8001386:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <HAL_UART_MspInit+0x90>)
 8001388:	f001 f90e 	bl	80025a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLinkRX_Pin;
 800138c:	2308      	movs	r3, #8
 800138e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STLinkRX_GPIO_Port, &GPIO_InitStruct);
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	4619      	mov	r1, r3
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <HAL_UART_MspInit+0x90>)
 80013a0:	f001 f902 	bl	80025a8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80013a4:	bf00      	nop
 80013a6:	3720      	adds	r7, #32
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40004400 	.word	0x40004400
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40010800 	.word	0x40010800

080013b8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08e      	sub	sp, #56	@ 0x38
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80013c0:	2300      	movs	r3, #0
 80013c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80013c4:	2300      	movs	r3, #0
 80013c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80013c8:	2300      	movs	r3, #0
 80013ca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80013ce:	4b34      	ldr	r3, [pc, #208]	@ (80014a0 <HAL_InitTick+0xe8>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	4a33      	ldr	r2, [pc, #204]	@ (80014a0 <HAL_InitTick+0xe8>)
 80013d4:	f043 0304 	orr.w	r3, r3, #4
 80013d8:	61d3      	str	r3, [r2, #28]
 80013da:	4b31      	ldr	r3, [pc, #196]	@ (80014a0 <HAL_InitTick+0xe8>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f003 0304 	and.w	r3, r3, #4
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013e6:	f107 0210 	add.w	r2, r7, #16
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4611      	mov	r1, r2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f001 fe67 	bl	80030c4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013f6:	6a3b      	ldr	r3, [r7, #32]
 80013f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d103      	bne.n	8001408 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001400:	f001 fe38 	bl	8003074 <HAL_RCC_GetPCLK1Freq>
 8001404:	6378      	str	r0, [r7, #52]	@ 0x34
 8001406:	e004      	b.n	8001412 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001408:	f001 fe34 	bl	8003074 <HAL_RCC_GetPCLK1Freq>
 800140c:	4603      	mov	r3, r0
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001414:	4a23      	ldr	r2, [pc, #140]	@ (80014a4 <HAL_InitTick+0xec>)
 8001416:	fba2 2303 	umull	r2, r3, r2, r3
 800141a:	0c9b      	lsrs	r3, r3, #18
 800141c:	3b01      	subs	r3, #1
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001420:	4b21      	ldr	r3, [pc, #132]	@ (80014a8 <HAL_InitTick+0xf0>)
 8001422:	4a22      	ldr	r2, [pc, #136]	@ (80014ac <HAL_InitTick+0xf4>)
 8001424:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001426:	4b20      	ldr	r3, [pc, #128]	@ (80014a8 <HAL_InitTick+0xf0>)
 8001428:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800142c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800142e:	4a1e      	ldr	r2, [pc, #120]	@ (80014a8 <HAL_InitTick+0xf0>)
 8001430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001432:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001434:	4b1c      	ldr	r3, [pc, #112]	@ (80014a8 <HAL_InitTick+0xf0>)
 8001436:	2200      	movs	r2, #0
 8001438:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143a:	4b1b      	ldr	r3, [pc, #108]	@ (80014a8 <HAL_InitTick+0xf0>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001440:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <HAL_InitTick+0xf0>)
 8001442:	2200      	movs	r2, #0
 8001444:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001446:	4818      	ldr	r0, [pc, #96]	@ (80014a8 <HAL_InitTick+0xf0>)
 8001448:	f001 fe8a 	bl	8003160 <HAL_TIM_Base_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001452:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001456:	2b00      	cmp	r3, #0
 8001458:	d11b      	bne.n	8001492 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800145a:	4813      	ldr	r0, [pc, #76]	@ (80014a8 <HAL_InitTick+0xf0>)
 800145c:	f001 fed8 	bl	8003210 <HAL_TIM_Base_Start_IT>
 8001460:	4603      	mov	r3, r0
 8001462:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001466:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800146a:	2b00      	cmp	r3, #0
 800146c:	d111      	bne.n	8001492 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800146e:	201e      	movs	r0, #30
 8001470:	f001 f88b 	bl	800258a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b0f      	cmp	r3, #15
 8001478:	d808      	bhi.n	800148c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800147a:	2200      	movs	r2, #0
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	201e      	movs	r0, #30
 8001480:	f001 f867 	bl	8002552 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001484:	4a0a      	ldr	r2, [pc, #40]	@ (80014b0 <HAL_InitTick+0xf8>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6013      	str	r3, [r2, #0]
 800148a:	e002      	b.n	8001492 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001492:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001496:	4618      	mov	r0, r3
 8001498:	3738      	adds	r7, #56	@ 0x38
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40021000 	.word	0x40021000
 80014a4:	431bde83 	.word	0x431bde83
 80014a8:	200005b0 	.word	0x200005b0
 80014ac:	40000800 	.word	0x40000800
 80014b0:	2000000c 	.word	0x2000000c

080014b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <NMI_Handler+0x4>

080014bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c0:	bf00      	nop
 80014c2:	e7fd      	b.n	80014c0 <HardFault_Handler+0x4>

080014c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <MemManage_Handler+0x4>

080014cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <BusFault_Handler+0x4>

080014d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <UsageFault_Handler+0x4>

080014dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr

080014e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80014ec:	4802      	ldr	r0, [pc, #8]	@ (80014f8 <TIM4_IRQHandler+0x10>)
 80014ee:	f001 fee1 	bl	80032b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200005b0 	.word	0x200005b0

080014fc <USB_LP_CAN1_RX0_IRQHandler>:

/* USER CODE BEGIN 1 */
void CAN1_RX0_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 8001500:	4802      	ldr	r0, [pc, #8]	@ (800150c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001502:	f000 fd4d 	bl	8001fa0 <HAL_CAN_IRQHandler>
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200004ac 	.word	0x200004ac

08001510 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return 1;
 8001514:	2301      	movs	r3, #1
}
 8001516:	4618      	mov	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr

0800151e <_kill>:

int _kill(int pid, int sig)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
 8001526:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001528:	f005 fee6 	bl	80072f8 <__errno>
 800152c:	4603      	mov	r3, r0
 800152e:	2216      	movs	r2, #22
 8001530:	601a      	str	r2, [r3, #0]
  return -1;
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_exit>:

void _exit (int status)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001546:	f04f 31ff 	mov.w	r1, #4294967295
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ffe7 	bl	800151e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001550:	bf00      	nop
 8001552:	e7fd      	b.n	8001550 <_exit+0x12>

08001554 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	e00a      	b.n	800157c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001566:	f3af 8000 	nop.w
 800156a:	4601      	mov	r1, r0
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	60ba      	str	r2, [r7, #8]
 8001572:	b2ca      	uxtb	r2, r1
 8001574:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	3301      	adds	r3, #1
 800157a:	617b      	str	r3, [r7, #20]
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	429a      	cmp	r2, r3
 8001582:	dbf0      	blt.n	8001566 <_read+0x12>
  }

  return len;
 8001584:	687b      	ldr	r3, [r7, #4]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <_close>:
  }
  return len;
}

int _close(int file)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr

080015a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015b4:	605a      	str	r2, [r3, #4]
  return 0;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr

080015c2 <_isatty>:

int _isatty(int file)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ca:	2301      	movs	r3, #1
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bc80      	pop	{r7}
 80015d4:	4770      	bx	lr

080015d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b085      	sub	sp, #20
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr
	...

080015f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f8:	4a14      	ldr	r2, [pc, #80]	@ (800164c <_sbrk+0x5c>)
 80015fa:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <_sbrk+0x60>)
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001604:	4b13      	ldr	r3, [pc, #76]	@ (8001654 <_sbrk+0x64>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d102      	bne.n	8001612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800160c:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <_sbrk+0x64>)
 800160e:	4a12      	ldr	r2, [pc, #72]	@ (8001658 <_sbrk+0x68>)
 8001610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001612:	4b10      	ldr	r3, [pc, #64]	@ (8001654 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	429a      	cmp	r2, r3
 800161e:	d207      	bcs.n	8001630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001620:	f005 fe6a 	bl	80072f8 <__errno>
 8001624:	4603      	mov	r3, r0
 8001626:	220c      	movs	r2, #12
 8001628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295
 800162e:	e009      	b.n	8001644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <_sbrk+0x64>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001636:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	4a05      	ldr	r2, [pc, #20]	@ (8001654 <_sbrk+0x64>)
 8001640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001642:	68fb      	ldr	r3, [r7, #12]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20005000 	.word	0x20005000
 8001650:	00000400 	.word	0x00000400
 8001654:	200005f8 	.word	0x200005f8
 8001658:	200028a0 	.word	0x200028a0

0800165c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr

08001668 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001668:	f7ff fff8 	bl	800165c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800166c:	480b      	ldr	r0, [pc, #44]	@ (800169c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800166e:	490c      	ldr	r1, [pc, #48]	@ (80016a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001670:	4a0c      	ldr	r2, [pc, #48]	@ (80016a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001674:	e002      	b.n	800167c <LoopCopyDataInit>

08001676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167a:	3304      	adds	r3, #4

0800167c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800167c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001680:	d3f9      	bcc.n	8001676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001682:	4a09      	ldr	r2, [pc, #36]	@ (80016a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001684:	4c09      	ldr	r4, [pc, #36]	@ (80016ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001688:	e001      	b.n	800168e <LoopFillZerobss>

0800168a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800168c:	3204      	adds	r2, #4

0800168e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001690:	d3fb      	bcc.n	800168a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001692:	f005 fe37 	bl	8007304 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001696:	f7ff fa35 	bl	8000b04 <main>
  bx lr
 800169a:	4770      	bx	lr
  ldr r0, =_sdata
 800169c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80016a4:	08009464 	.word	0x08009464
  ldr r2, =_sbss
 80016a8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80016ac:	200028a0 	.word	0x200028a0

080016b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016b0:	e7fe      	b.n	80016b0 <ADC1_2_IRQHandler>
	...

080016b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <HAL_Init+0x28>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a07      	ldr	r2, [pc, #28]	@ (80016dc <HAL_Init+0x28>)
 80016be:	f043 0310 	orr.w	r3, r3, #16
 80016c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c4:	2003      	movs	r0, #3
 80016c6:	f000 ff39 	bl	800253c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ca:	200f      	movs	r0, #15
 80016cc:	f7ff fe74 	bl	80013b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d0:	f7ff fd88 	bl	80011e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40022000 	.word	0x40022000

080016e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e4:	4b05      	ldr	r3, [pc, #20]	@ (80016fc <HAL_IncTick+0x1c>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	461a      	mov	r2, r3
 80016ea:	4b05      	ldr	r3, [pc, #20]	@ (8001700 <HAL_IncTick+0x20>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4413      	add	r3, r2
 80016f0:	4a03      	ldr	r2, [pc, #12]	@ (8001700 <HAL_IncTick+0x20>)
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bc80      	pop	{r7}
 80016fa:	4770      	bx	lr
 80016fc:	20000010 	.word	0x20000010
 8001700:	200005fc 	.word	0x200005fc

08001704 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTick;
 8001708:	4b02      	ldr	r3, [pc, #8]	@ (8001714 <HAL_GetTick+0x10>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	200005fc 	.word	0x200005fc

08001718 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e0ed      	b.n	8001906 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d102      	bne.n	800173c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7ff fd8c 	bl	8001254 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f042 0201 	orr.w	r2, r2, #1
 800174a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800174c:	f7ff ffda 	bl	8001704 <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001752:	e012      	b.n	800177a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001754:	f7ff ffd6 	bl	8001704 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b0a      	cmp	r3, #10
 8001760:	d90b      	bls.n	800177a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001766:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2205      	movs	r2, #5
 8001772:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e0c5      	b.n	8001906 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0e5      	beq.n	8001754 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f022 0202 	bic.w	r2, r2, #2
 8001796:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001798:	f7ff ffb4 	bl	8001704 <HAL_GetTick>
 800179c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800179e:	e012      	b.n	80017c6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017a0:	f7ff ffb0 	bl	8001704 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b0a      	cmp	r3, #10
 80017ac:	d90b      	bls.n	80017c6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2205      	movs	r2, #5
 80017be:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e09f      	b.n	8001906 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1e5      	bne.n	80017a0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	7e1b      	ldrb	r3, [r3, #24]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d108      	bne.n	80017ee <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	e007      	b.n	80017fe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	7e5b      	ldrb	r3, [r3, #25]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d108      	bne.n	8001818 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	e007      	b.n	8001828 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001826:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	7e9b      	ldrb	r3, [r3, #26]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d108      	bne.n	8001842 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f042 0220 	orr.w	r2, r2, #32
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	e007      	b.n	8001852 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 0220 	bic.w	r2, r2, #32
 8001850:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	7edb      	ldrb	r3, [r3, #27]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d108      	bne.n	800186c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f022 0210 	bic.w	r2, r2, #16
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	e007      	b.n	800187c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f042 0210 	orr.w	r2, r2, #16
 800187a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	7f1b      	ldrb	r3, [r3, #28]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d108      	bne.n	8001896 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 0208 	orr.w	r2, r2, #8
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	e007      	b.n	80018a6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f022 0208 	bic.w	r2, r2, #8
 80018a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	7f5b      	ldrb	r3, [r3, #29]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d108      	bne.n	80018c0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f042 0204 	orr.w	r2, r2, #4
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	e007      	b.n	80018d0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f022 0204 	bic.w	r2, r2, #4
 80018ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	431a      	orrs	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	691b      	ldr	r3, [r3, #16]
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	695b      	ldr	r3, [r3, #20]
 80018e4:	ea42 0103 	orr.w	r1, r2, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	1e5a      	subs	r2, r3, #1
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	430a      	orrs	r2, r1
 80018f4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2201      	movs	r2, #1
 8001900:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800190e:	b480      	push	{r7}
 8001910:	b087      	sub	sp, #28
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
 8001916:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001924:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001926:	7cfb      	ldrb	r3, [r7, #19]
 8001928:	2b01      	cmp	r3, #1
 800192a:	d003      	beq.n	8001934 <HAL_CAN_ConfigFilter+0x26>
 800192c:	7cfb      	ldrb	r3, [r7, #19]
 800192e:	2b02      	cmp	r3, #2
 8001930:	f040 80aa 	bne.w	8001a88 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800193a:	f043 0201 	orr.w	r2, r3, #1
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	695b      	ldr	r3, [r3, #20]
 8001948:	f003 031f 	and.w	r3, r3, #31
 800194c:	2201      	movs	r2, #1
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	43db      	mvns	r3, r3
 800195e:	401a      	ands	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d123      	bne.n	80019b6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	43db      	mvns	r3, r3
 8001978:	401a      	ands	r2, r3
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001990:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	3248      	adds	r2, #72	@ 0x48
 8001996:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019aa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019ac:	6979      	ldr	r1, [r7, #20]
 80019ae:	3348      	adds	r3, #72	@ 0x48
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	440b      	add	r3, r1
 80019b4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d122      	bne.n	8001a04 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	431a      	orrs	r2, r3
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80019de:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	3248      	adds	r2, #72	@ 0x48
 80019e4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019f8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019fa:	6979      	ldr	r1, [r7, #20]
 80019fc:	3348      	adds	r3, #72	@ 0x48
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	440b      	add	r3, r1
 8001a02:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d109      	bne.n	8001a20 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	401a      	ands	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001a1e:	e007      	b.n	8001a30 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	431a      	orrs	r2, r3
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	691b      	ldr	r3, [r3, #16]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d109      	bne.n	8001a4c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	43db      	mvns	r3, r3
 8001a42:	401a      	ands	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001a4a:	e007      	b.n	8001a5c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	431a      	orrs	r2, r3
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d107      	bne.n	8001a74 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001a7a:	f023 0201 	bic.w	r2, r3, #1
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	e006      	b.n	8001a96 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
  }
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	371c      	adds	r7, #28
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001aae:	b2db      	uxtb	r3, r3
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d12e      	bne.n	8001b12 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2202      	movs	r2, #2
 8001ab8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 0201 	bic.w	r2, r2, #1
 8001aca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001acc:	f7ff fe1a 	bl	8001704 <HAL_GetTick>
 8001ad0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001ad2:	e012      	b.n	8001afa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ad4:	f7ff fe16 	bl	8001704 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b0a      	cmp	r3, #10
 8001ae0:	d90b      	bls.n	8001afa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2205      	movs	r2, #5
 8001af2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e012      	b.n	8001b20 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1e5      	bne.n	8001ad4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e006      	b.n	8001b20 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b16:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
  }
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b089      	sub	sp, #36	@ 0x24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
 8001b34:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b3c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b46:	7ffb      	ldrb	r3, [r7, #31]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d003      	beq.n	8001b54 <HAL_CAN_AddTxMessage+0x2c>
 8001b4c:	7ffb      	ldrb	r3, [r7, #31]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	f040 80ad 	bne.w	8001cae <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d10a      	bne.n	8001b74 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d105      	bne.n	8001b74 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	f000 8095 	beq.w	8001c9e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	0e1b      	lsrs	r3, r3, #24
 8001b78:	f003 0303 	and.w	r3, r3, #3
 8001b7c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001b7e:	2201      	movs	r2, #1
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	409a      	lsls	r2, r3
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d10d      	bne.n	8001bac <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001b9a:	68f9      	ldr	r1, [r7, #12]
 8001b9c:	6809      	ldr	r1, [r1, #0]
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	3318      	adds	r3, #24
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	440b      	add	r3, r1
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	e00f      	b.n	8001bcc <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001bb6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001bbc:	68f9      	ldr	r1, [r7, #12]
 8001bbe:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001bc0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	3318      	adds	r3, #24
 8001bc6:	011b      	lsls	r3, r3, #4
 8001bc8:	440b      	add	r3, r1
 8001bca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	6819      	ldr	r1, [r3, #0]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	691a      	ldr	r2, [r3, #16]
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	3318      	adds	r3, #24
 8001bd8:	011b      	lsls	r3, r3, #4
 8001bda:	440b      	add	r3, r1
 8001bdc:	3304      	adds	r3, #4
 8001bde:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	7d1b      	ldrb	r3, [r3, #20]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d111      	bne.n	8001c0c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	3318      	adds	r3, #24
 8001bf0:	011b      	lsls	r3, r3, #4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	6811      	ldr	r1, [r2, #0]
 8001bfc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	3318      	adds	r3, #24
 8001c04:	011b      	lsls	r3, r3, #4
 8001c06:	440b      	add	r3, r1
 8001c08:	3304      	adds	r3, #4
 8001c0a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3307      	adds	r3, #7
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	061a      	lsls	r2, r3, #24
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3306      	adds	r3, #6
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	041b      	lsls	r3, r3, #16
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3305      	adds	r3, #5
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	4313      	orrs	r3, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	3204      	adds	r2, #4
 8001c2c:	7812      	ldrb	r2, [r2, #0]
 8001c2e:	4610      	mov	r0, r2
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	6811      	ldr	r1, [r2, #0]
 8001c34:	ea43 0200 	orr.w	r2, r3, r0
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	440b      	add	r3, r1
 8001c3e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001c42:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3303      	adds	r3, #3
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	061a      	lsls	r2, r3, #24
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3302      	adds	r3, #2
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	041b      	lsls	r3, r3, #16
 8001c54:	431a      	orrs	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	021b      	lsls	r3, r3, #8
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	7812      	ldrb	r2, [r2, #0]
 8001c64:	4610      	mov	r0, r2
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	6811      	ldr	r1, [r2, #0]
 8001c6a:	ea43 0200 	orr.w	r2, r3, r0
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	440b      	add	r3, r1
 8001c74:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001c78:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	3318      	adds	r3, #24
 8001c82:	011b      	lsls	r3, r3, #4
 8001c84:	4413      	add	r3, r2
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	6811      	ldr	r1, [r2, #0]
 8001c8c:	f043 0201 	orr.w	r2, r3, #1
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	3318      	adds	r3, #24
 8001c94:	011b      	lsls	r3, r3, #4
 8001c96:	440b      	add	r3, r1
 8001c98:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	e00e      	b.n	8001cbc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e006      	b.n	8001cbc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
  }
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3724      	adds	r7, #36	@ 0x24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b087      	sub	sp, #28
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	60f8      	str	r0, [r7, #12]
 8001cce:	60b9      	str	r1, [r7, #8]
 8001cd0:	607a      	str	r2, [r7, #4]
 8001cd2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cda:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cdc:	7dfb      	ldrb	r3, [r7, #23]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d003      	beq.n	8001cea <HAL_CAN_GetRxMessage+0x24>
 8001ce2:	7dfb      	ldrb	r3, [r7, #23]
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	f040 8103 	bne.w	8001ef0 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10e      	bne.n	8001d0e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d116      	bne.n	8001d2c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d02:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e0f7      	b.n	8001efe <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d107      	bne.n	8001d2c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d20:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e0e8      	b.n	8001efe <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	331b      	adds	r3, #27
 8001d34:	011b      	lsls	r3, r3, #4
 8001d36:	4413      	add	r3, r2
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0204 	and.w	r2, r3, #4
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d10c      	bne.n	8001d64 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	331b      	adds	r3, #27
 8001d52:	011b      	lsls	r3, r3, #4
 8001d54:	4413      	add	r3, r2
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	0d5b      	lsrs	r3, r3, #21
 8001d5a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	e00b      	b.n	8001d7c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	331b      	adds	r3, #27
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	4413      	add	r3, r2
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	08db      	lsrs	r3, r3, #3
 8001d74:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	331b      	adds	r3, #27
 8001d84:	011b      	lsls	r3, r3, #4
 8001d86:	4413      	add	r3, r2
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0202 	and.w	r2, r3, #2
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	331b      	adds	r3, #27
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4413      	add	r3, r2
 8001d9e:	3304      	adds	r3, #4
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2208      	movs	r2, #8
 8001dae:	611a      	str	r2, [r3, #16]
 8001db0:	e00b      	b.n	8001dca <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	331b      	adds	r3, #27
 8001dba:	011b      	lsls	r3, r3, #4
 8001dbc:	4413      	add	r3, r2
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 020f 	and.w	r2, r3, #15
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	331b      	adds	r3, #27
 8001dd2:	011b      	lsls	r3, r3, #4
 8001dd4:	4413      	add	r3, r2
 8001dd6:	3304      	adds	r3, #4
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	0a1b      	lsrs	r3, r3, #8
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	331b      	adds	r3, #27
 8001dea:	011b      	lsls	r3, r3, #4
 8001dec:	4413      	add	r3, r2
 8001dee:	3304      	adds	r3, #4
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	0c1b      	lsrs	r3, r3, #16
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	011b      	lsls	r3, r3, #4
 8001e02:	4413      	add	r3, r2
 8001e04:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	011b      	lsls	r3, r3, #4
 8001e18:	4413      	add	r3, r2
 8001e1a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	0a1a      	lsrs	r2, r3, #8
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	011b      	lsls	r3, r3, #4
 8001e32:	4413      	add	r3, r2
 8001e34:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	0c1a      	lsrs	r2, r3, #16
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	3302      	adds	r3, #2
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	011b      	lsls	r3, r3, #4
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	0e1a      	lsrs	r2, r3, #24
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	3303      	adds	r3, #3
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	4413      	add	r3, r2
 8001e68:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	3304      	adds	r3, #4
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	011b      	lsls	r3, r3, #4
 8001e7e:	4413      	add	r3, r2
 8001e80:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	0a1a      	lsrs	r2, r3, #8
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	3305      	adds	r3, #5
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	011b      	lsls	r3, r3, #4
 8001e98:	4413      	add	r3, r2
 8001e9a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	0c1a      	lsrs	r2, r3, #16
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	3306      	adds	r3, #6
 8001ea6:	b2d2      	uxtb	r2, r2
 8001ea8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	011b      	lsls	r3, r3, #4
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	0e1a      	lsrs	r2, r3, #24
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	3307      	adds	r3, #7
 8001ec0:	b2d2      	uxtb	r2, r2
 8001ec2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d108      	bne.n	8001edc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68da      	ldr	r2, [r3, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f042 0220 	orr.w	r2, r2, #32
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	e007      	b.n	8001eec <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	691a      	ldr	r2, [r3, #16]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 0220 	orr.w	r2, r2, #32
 8001eea:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	e006      	b.n	8001efe <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
  }
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	371c      	adds	r7, #28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f1c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f1e:	7afb      	ldrb	r3, [r7, #11]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d002      	beq.n	8001f2a <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001f24:	7afb      	ldrb	r3, [r7, #11]
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d10f      	bne.n	8001f4a <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d106      	bne.n	8001f3e <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f003 0303 	and.w	r3, r3, #3
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	e005      	b.n	8001f4a <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	f003 0303 	and.w	r3, r3, #3
 8001f48:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr

08001f56 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b085      	sub	sp, #20
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f66:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d002      	beq.n	8001f74 <HAL_CAN_ActivateNotification+0x1e>
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d109      	bne.n	8001f88 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6959      	ldr	r1, [r3, #20]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001f84:	2300      	movs	r3, #0
 8001f86:	e006      	b.n	8001f96 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
  }
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08a      	sub	sp, #40	@ 0x28
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001fdc:	6a3b      	ldr	r3, [r7, #32]
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d07c      	beq.n	80020e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d023      	beq.n	8002038 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d003      	beq.n	800200a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f983 	bl	800230e <HAL_CAN_TxMailbox0CompleteCallback>
 8002008:	e016      	b.n	8002038 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d004      	beq.n	800201e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800201a:	627b      	str	r3, [r7, #36]	@ 0x24
 800201c:	e00c      	b.n	8002038 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	f003 0308 	and.w	r3, r3, #8
 8002024:	2b00      	cmp	r3, #0
 8002026:	d004      	beq.n	8002032 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002030:	e002      	b.n	8002038 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f986 	bl	8002344 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800203e:	2b00      	cmp	r3, #0
 8002040:	d024      	beq.n	800208c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800204a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f962 	bl	8002320 <HAL_CAN_TxMailbox1CompleteCallback>
 800205c:	e016      	b.n	800208c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002064:	2b00      	cmp	r3, #0
 8002066:	d004      	beq.n	8002072 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800206e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002070:	e00c      	b.n	800208c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002078:	2b00      	cmp	r3, #0
 800207a:	d004      	beq.n	8002086 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800207c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002082:	627b      	str	r3, [r7, #36]	@ 0x24
 8002084:	e002      	b.n	800208c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f965 	bl	8002356 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d024      	beq.n	80020e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800209e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f941 	bl	8002332 <HAL_CAN_TxMailbox2CompleteCallback>
 80020b0:	e016      	b.n	80020e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d004      	beq.n	80020c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80020bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020c4:	e00c      	b.n	80020e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d004      	beq.n	80020da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80020d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80020d8:	e002      	b.n	80020e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f944 	bl	8002368 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80020e0:	6a3b      	ldr	r3, [r7, #32]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00c      	beq.n	8002104 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f003 0310 	and.w	r3, r3, #16
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d007      	beq.n	8002104 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020fa:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2210      	movs	r2, #16
 8002102:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002104:	6a3b      	ldr	r3, [r7, #32]
 8002106:	f003 0304 	and.w	r3, r3, #4
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00b      	beq.n	8002126 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	f003 0308 	and.w	r3, r3, #8
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2208      	movs	r2, #8
 800211e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 f92a 	bl	800237a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002126:	6a3b      	ldr	r3, [r7, #32]
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d009      	beq.n	8002144 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d002      	beq.n	8002144 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7fe ffd0 	bl	80010e4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00c      	beq.n	8002168 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	f003 0310 	and.w	r3, r3, #16
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2210      	movs	r2, #16
 8002166:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002168:	6a3b      	ldr	r3, [r7, #32]
 800216a:	f003 0320 	and.w	r3, r3, #32
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	f003 0308 	and.w	r3, r3, #8
 8002178:	2b00      	cmp	r3, #0
 800217a:	d006      	beq.n	800218a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2208      	movs	r2, #8
 8002182:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f90a 	bl	800239e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800218a:	6a3b      	ldr	r3, [r7, #32]
 800218c:	f003 0310 	and.w	r3, r3, #16
 8002190:	2b00      	cmp	r3, #0
 8002192:	d009      	beq.n	80021a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f8f2 	bl	800238c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00b      	beq.n	80021ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	f003 0310 	and.w	r3, r3, #16
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d006      	beq.n	80021ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2210      	movs	r2, #16
 80021c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f8f3 	bl	80023b0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d00b      	beq.n	80021ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d006      	beq.n	80021ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2208      	movs	r2, #8
 80021e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f8eb 	bl	80023c2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d07b      	beq.n	80022ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d072      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002200:	6a3b      	ldr	r3, [r7, #32]
 8002202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002206:	2b00      	cmp	r3, #0
 8002208:	d008      	beq.n	800221c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002222:	2b00      	cmp	r3, #0
 8002224:	d008      	beq.n	8002238 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002232:	f043 0302 	orr.w	r3, r3, #2
 8002236:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800223e:	2b00      	cmp	r3, #0
 8002240:	d008      	beq.n	8002254 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	f043 0304 	orr.w	r3, r3, #4
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800225a:	2b00      	cmp	r3, #0
 800225c:	d043      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002264:	2b00      	cmp	r3, #0
 8002266:	d03e      	beq.n	80022e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800226e:	2b60      	cmp	r3, #96	@ 0x60
 8002270:	d02b      	beq.n	80022ca <HAL_CAN_IRQHandler+0x32a>
 8002272:	2b60      	cmp	r3, #96	@ 0x60
 8002274:	d82e      	bhi.n	80022d4 <HAL_CAN_IRQHandler+0x334>
 8002276:	2b50      	cmp	r3, #80	@ 0x50
 8002278:	d022      	beq.n	80022c0 <HAL_CAN_IRQHandler+0x320>
 800227a:	2b50      	cmp	r3, #80	@ 0x50
 800227c:	d82a      	bhi.n	80022d4 <HAL_CAN_IRQHandler+0x334>
 800227e:	2b40      	cmp	r3, #64	@ 0x40
 8002280:	d019      	beq.n	80022b6 <HAL_CAN_IRQHandler+0x316>
 8002282:	2b40      	cmp	r3, #64	@ 0x40
 8002284:	d826      	bhi.n	80022d4 <HAL_CAN_IRQHandler+0x334>
 8002286:	2b30      	cmp	r3, #48	@ 0x30
 8002288:	d010      	beq.n	80022ac <HAL_CAN_IRQHandler+0x30c>
 800228a:	2b30      	cmp	r3, #48	@ 0x30
 800228c:	d822      	bhi.n	80022d4 <HAL_CAN_IRQHandler+0x334>
 800228e:	2b10      	cmp	r3, #16
 8002290:	d002      	beq.n	8002298 <HAL_CAN_IRQHandler+0x2f8>
 8002292:	2b20      	cmp	r3, #32
 8002294:	d005      	beq.n	80022a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002296:	e01d      	b.n	80022d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229a:	f043 0308 	orr.w	r3, r3, #8
 800229e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022a0:	e019      	b.n	80022d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80022a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a4:	f043 0310 	orr.w	r3, r3, #16
 80022a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022aa:	e014      	b.n	80022d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80022ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ae:	f043 0320 	orr.w	r3, r3, #32
 80022b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022b4:	e00f      	b.n	80022d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80022b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022be:	e00a      	b.n	80022d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80022c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022c8:	e005      	b.n	80022d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022d2:	e000      	b.n	80022d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80022d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	699a      	ldr	r2, [r3, #24]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80022e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2204      	movs	r2, #4
 80022ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 f867 	bl	80023d4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002306:	bf00      	nop
 8002308:	3728      	adds	r7, #40	@ 0x28
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr

08002332 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr

08002344 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr

0800237a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800239e:	b480      	push	{r7}
 80023a0:	b083      	sub	sp, #12
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80023a6:	bf00      	nop
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr

080023c2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr

080023d4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr
	...

080023e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f003 0307 	and.w	r3, r3, #7
 80023f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f8:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <__NVIC_SetPriorityGrouping+0x44>)
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002404:	4013      	ands	r3, r2
 8002406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800241a:	4a04      	ldr	r2, [pc, #16]	@ (800242c <__NVIC_SetPriorityGrouping+0x44>)
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	60d3      	str	r3, [r2, #12]
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	e000ed00 	.word	0xe000ed00

08002430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002434:	4b04      	ldr	r3, [pc, #16]	@ (8002448 <__NVIC_GetPriorityGrouping+0x18>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	0a1b      	lsrs	r3, r3, #8
 800243a:	f003 0307 	and.w	r3, r3, #7
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr
 8002446:	bf00      	nop
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245a:	2b00      	cmp	r3, #0
 800245c:	db0b      	blt.n	8002476 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	f003 021f 	and.w	r2, r3, #31
 8002464:	4906      	ldr	r1, [pc, #24]	@ (8002480 <__NVIC_EnableIRQ+0x34>)
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	095b      	lsrs	r3, r3, #5
 800246c:	2001      	movs	r0, #1
 800246e:	fa00 f202 	lsl.w	r2, r0, r2
 8002472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr
 8002480:	e000e100 	.word	0xe000e100

08002484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	6039      	str	r1, [r7, #0]
 800248e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	2b00      	cmp	r3, #0
 8002496:	db0a      	blt.n	80024ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	490c      	ldr	r1, [pc, #48]	@ (80024d0 <__NVIC_SetPriority+0x4c>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	0112      	lsls	r2, r2, #4
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024ac:	e00a      	b.n	80024c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	4908      	ldr	r1, [pc, #32]	@ (80024d4 <__NVIC_SetPriority+0x50>)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	3b04      	subs	r3, #4
 80024bc:	0112      	lsls	r2, r2, #4
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	440b      	add	r3, r1
 80024c2:	761a      	strb	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	e000e100 	.word	0xe000e100
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b089      	sub	sp, #36	@ 0x24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	f1c3 0307 	rsb	r3, r3, #7
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	bf28      	it	cs
 80024f6:	2304      	movcs	r3, #4
 80024f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3304      	adds	r3, #4
 80024fe:	2b06      	cmp	r3, #6
 8002500:	d902      	bls.n	8002508 <NVIC_EncodePriority+0x30>
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3b03      	subs	r3, #3
 8002506:	e000      	b.n	800250a <NVIC_EncodePriority+0x32>
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	f04f 32ff 	mov.w	r2, #4294967295
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43da      	mvns	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	401a      	ands	r2, r3
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002520:	f04f 31ff 	mov.w	r1, #4294967295
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa01 f303 	lsl.w	r3, r1, r3
 800252a:	43d9      	mvns	r1, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	4313      	orrs	r3, r2
         );
}
 8002532:	4618      	mov	r0, r3
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr

0800253c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f7ff ff4f 	bl	80023e8 <__NVIC_SetPriorityGrouping>
}
 800254a:	bf00      	nop
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002552:	b580      	push	{r7, lr}
 8002554:	b086      	sub	sp, #24
 8002556:	af00      	add	r7, sp, #0
 8002558:	4603      	mov	r3, r0
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	607a      	str	r2, [r7, #4]
 800255e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002564:	f7ff ff64 	bl	8002430 <__NVIC_GetPriorityGrouping>
 8002568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	68b9      	ldr	r1, [r7, #8]
 800256e:	6978      	ldr	r0, [r7, #20]
 8002570:	f7ff ffb2 	bl	80024d8 <NVIC_EncodePriority>
 8002574:	4602      	mov	r2, r0
 8002576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257a:	4611      	mov	r1, r2
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff ff81 	bl	8002484 <__NVIC_SetPriority>
}
 8002582:	bf00      	nop
 8002584:	3718      	adds	r7, #24
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b082      	sub	sp, #8
 800258e:	af00      	add	r7, sp, #0
 8002590:	4603      	mov	r3, r0
 8002592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff ff57 	bl	800244c <__NVIC_EnableIRQ>
}
 800259e:	bf00      	nop
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b08b      	sub	sp, #44	@ 0x2c
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80025b6:	2300      	movs	r3, #0
 80025b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ba:	e169      	b.n	8002890 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80025bc:	2201      	movs	r2, #1
 80025be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c0:	fa02 f303 	lsl.w	r3, r2, r3
 80025c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	69fa      	ldr	r2, [r7, #28]
 80025cc:	4013      	ands	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025d0:	69ba      	ldr	r2, [r7, #24]
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	f040 8158 	bne.w	800288a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	4a9a      	ldr	r2, [pc, #616]	@ (8002848 <HAL_GPIO_Init+0x2a0>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d05e      	beq.n	80026a2 <HAL_GPIO_Init+0xfa>
 80025e4:	4a98      	ldr	r2, [pc, #608]	@ (8002848 <HAL_GPIO_Init+0x2a0>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d875      	bhi.n	80026d6 <HAL_GPIO_Init+0x12e>
 80025ea:	4a98      	ldr	r2, [pc, #608]	@ (800284c <HAL_GPIO_Init+0x2a4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d058      	beq.n	80026a2 <HAL_GPIO_Init+0xfa>
 80025f0:	4a96      	ldr	r2, [pc, #600]	@ (800284c <HAL_GPIO_Init+0x2a4>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d86f      	bhi.n	80026d6 <HAL_GPIO_Init+0x12e>
 80025f6:	4a96      	ldr	r2, [pc, #600]	@ (8002850 <HAL_GPIO_Init+0x2a8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d052      	beq.n	80026a2 <HAL_GPIO_Init+0xfa>
 80025fc:	4a94      	ldr	r2, [pc, #592]	@ (8002850 <HAL_GPIO_Init+0x2a8>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d869      	bhi.n	80026d6 <HAL_GPIO_Init+0x12e>
 8002602:	4a94      	ldr	r2, [pc, #592]	@ (8002854 <HAL_GPIO_Init+0x2ac>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d04c      	beq.n	80026a2 <HAL_GPIO_Init+0xfa>
 8002608:	4a92      	ldr	r2, [pc, #584]	@ (8002854 <HAL_GPIO_Init+0x2ac>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d863      	bhi.n	80026d6 <HAL_GPIO_Init+0x12e>
 800260e:	4a92      	ldr	r2, [pc, #584]	@ (8002858 <HAL_GPIO_Init+0x2b0>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d046      	beq.n	80026a2 <HAL_GPIO_Init+0xfa>
 8002614:	4a90      	ldr	r2, [pc, #576]	@ (8002858 <HAL_GPIO_Init+0x2b0>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d85d      	bhi.n	80026d6 <HAL_GPIO_Init+0x12e>
 800261a:	2b12      	cmp	r3, #18
 800261c:	d82a      	bhi.n	8002674 <HAL_GPIO_Init+0xcc>
 800261e:	2b12      	cmp	r3, #18
 8002620:	d859      	bhi.n	80026d6 <HAL_GPIO_Init+0x12e>
 8002622:	a201      	add	r2, pc, #4	@ (adr r2, 8002628 <HAL_GPIO_Init+0x80>)
 8002624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002628:	080026a3 	.word	0x080026a3
 800262c:	0800267d 	.word	0x0800267d
 8002630:	0800268f 	.word	0x0800268f
 8002634:	080026d1 	.word	0x080026d1
 8002638:	080026d7 	.word	0x080026d7
 800263c:	080026d7 	.word	0x080026d7
 8002640:	080026d7 	.word	0x080026d7
 8002644:	080026d7 	.word	0x080026d7
 8002648:	080026d7 	.word	0x080026d7
 800264c:	080026d7 	.word	0x080026d7
 8002650:	080026d7 	.word	0x080026d7
 8002654:	080026d7 	.word	0x080026d7
 8002658:	080026d7 	.word	0x080026d7
 800265c:	080026d7 	.word	0x080026d7
 8002660:	080026d7 	.word	0x080026d7
 8002664:	080026d7 	.word	0x080026d7
 8002668:	080026d7 	.word	0x080026d7
 800266c:	08002685 	.word	0x08002685
 8002670:	08002699 	.word	0x08002699
 8002674:	4a79      	ldr	r2, [pc, #484]	@ (800285c <HAL_GPIO_Init+0x2b4>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d013      	beq.n	80026a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800267a:	e02c      	b.n	80026d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	623b      	str	r3, [r7, #32]
          break;
 8002682:	e029      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	3304      	adds	r3, #4
 800268a:	623b      	str	r3, [r7, #32]
          break;
 800268c:	e024      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	3308      	adds	r3, #8
 8002694:	623b      	str	r3, [r7, #32]
          break;
 8002696:	e01f      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	330c      	adds	r3, #12
 800269e:	623b      	str	r3, [r7, #32]
          break;
 80026a0:	e01a      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d102      	bne.n	80026b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026aa:	2304      	movs	r3, #4
 80026ac:	623b      	str	r3, [r7, #32]
          break;
 80026ae:	e013      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d105      	bne.n	80026c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026b8:	2308      	movs	r3, #8
 80026ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69fa      	ldr	r2, [r7, #28]
 80026c0:	611a      	str	r2, [r3, #16]
          break;
 80026c2:	e009      	b.n	80026d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026c4:	2308      	movs	r3, #8
 80026c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	69fa      	ldr	r2, [r7, #28]
 80026cc:	615a      	str	r2, [r3, #20]
          break;
 80026ce:	e003      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026d0:	2300      	movs	r3, #0
 80026d2:	623b      	str	r3, [r7, #32]
          break;
 80026d4:	e000      	b.n	80026d8 <HAL_GPIO_Init+0x130>
          break;
 80026d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	2bff      	cmp	r3, #255	@ 0xff
 80026dc:	d801      	bhi.n	80026e2 <HAL_GPIO_Init+0x13a>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	e001      	b.n	80026e6 <HAL_GPIO_Init+0x13e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3304      	adds	r3, #4
 80026e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	2bff      	cmp	r3, #255	@ 0xff
 80026ec:	d802      	bhi.n	80026f4 <HAL_GPIO_Init+0x14c>
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	e002      	b.n	80026fa <HAL_GPIO_Init+0x152>
 80026f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f6:	3b08      	subs	r3, #8
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	210f      	movs	r1, #15
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	fa01 f303 	lsl.w	r3, r1, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	401a      	ands	r2, r3
 800270c:	6a39      	ldr	r1, [r7, #32]
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	fa01 f303 	lsl.w	r3, r1, r3
 8002714:	431a      	orrs	r2, r3
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	f000 80b1 	beq.w	800288a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002728:	4b4d      	ldr	r3, [pc, #308]	@ (8002860 <HAL_GPIO_Init+0x2b8>)
 800272a:	699b      	ldr	r3, [r3, #24]
 800272c:	4a4c      	ldr	r2, [pc, #304]	@ (8002860 <HAL_GPIO_Init+0x2b8>)
 800272e:	f043 0301 	orr.w	r3, r3, #1
 8002732:	6193      	str	r3, [r2, #24]
 8002734:	4b4a      	ldr	r3, [pc, #296]	@ (8002860 <HAL_GPIO_Init+0x2b8>)
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	60bb      	str	r3, [r7, #8]
 800273e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002740:	4a48      	ldr	r2, [pc, #288]	@ (8002864 <HAL_GPIO_Init+0x2bc>)
 8002742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002744:	089b      	lsrs	r3, r3, #2
 8002746:	3302      	adds	r3, #2
 8002748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800274c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	220f      	movs	r2, #15
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	4013      	ands	r3, r2
 8002762:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a40      	ldr	r2, [pc, #256]	@ (8002868 <HAL_GPIO_Init+0x2c0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d013      	beq.n	8002794 <HAL_GPIO_Init+0x1ec>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a3f      	ldr	r2, [pc, #252]	@ (800286c <HAL_GPIO_Init+0x2c4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00d      	beq.n	8002790 <HAL_GPIO_Init+0x1e8>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a3e      	ldr	r2, [pc, #248]	@ (8002870 <HAL_GPIO_Init+0x2c8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d007      	beq.n	800278c <HAL_GPIO_Init+0x1e4>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a3d      	ldr	r2, [pc, #244]	@ (8002874 <HAL_GPIO_Init+0x2cc>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d101      	bne.n	8002788 <HAL_GPIO_Init+0x1e0>
 8002784:	2303      	movs	r3, #3
 8002786:	e006      	b.n	8002796 <HAL_GPIO_Init+0x1ee>
 8002788:	2304      	movs	r3, #4
 800278a:	e004      	b.n	8002796 <HAL_GPIO_Init+0x1ee>
 800278c:	2302      	movs	r3, #2
 800278e:	e002      	b.n	8002796 <HAL_GPIO_Init+0x1ee>
 8002790:	2301      	movs	r3, #1
 8002792:	e000      	b.n	8002796 <HAL_GPIO_Init+0x1ee>
 8002794:	2300      	movs	r3, #0
 8002796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002798:	f002 0203 	and.w	r2, r2, #3
 800279c:	0092      	lsls	r2, r2, #2
 800279e:	4093      	lsls	r3, r2
 80027a0:	68fa      	ldr	r2, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80027a6:	492f      	ldr	r1, [pc, #188]	@ (8002864 <HAL_GPIO_Init+0x2bc>)
 80027a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027aa:	089b      	lsrs	r3, r3, #2
 80027ac:	3302      	adds	r3, #2
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d006      	beq.n	80027ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80027c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	492c      	ldr	r1, [pc, #176]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	608b      	str	r3, [r1, #8]
 80027cc:	e006      	b.n	80027dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027ce:	4b2a      	ldr	r3, [pc, #168]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027d0:	689a      	ldr	r2, [r3, #8]
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	4928      	ldr	r1, [pc, #160]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027d8:	4013      	ands	r3, r2
 80027da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d006      	beq.n	80027f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027e8:	4b23      	ldr	r3, [pc, #140]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027ea:	68da      	ldr	r2, [r3, #12]
 80027ec:	4922      	ldr	r1, [pc, #136]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	60cb      	str	r3, [r1, #12]
 80027f4:	e006      	b.n	8002804 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027f6:	4b20      	ldr	r3, [pc, #128]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	43db      	mvns	r3, r3
 80027fe:	491e      	ldr	r1, [pc, #120]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 8002800:	4013      	ands	r3, r2
 8002802:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d006      	beq.n	800281e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002810:	4b19      	ldr	r3, [pc, #100]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	4918      	ldr	r1, [pc, #96]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	604b      	str	r3, [r1, #4]
 800281c:	e006      	b.n	800282c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800281e:	4b16      	ldr	r3, [pc, #88]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	43db      	mvns	r3, r3
 8002826:	4914      	ldr	r1, [pc, #80]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 8002828:	4013      	ands	r3, r2
 800282a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d021      	beq.n	800287c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002838:	4b0f      	ldr	r3, [pc, #60]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	490e      	ldr	r1, [pc, #56]	@ (8002878 <HAL_GPIO_Init+0x2d0>)
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	4313      	orrs	r3, r2
 8002842:	600b      	str	r3, [r1, #0]
 8002844:	e021      	b.n	800288a <HAL_GPIO_Init+0x2e2>
 8002846:	bf00      	nop
 8002848:	10320000 	.word	0x10320000
 800284c:	10310000 	.word	0x10310000
 8002850:	10220000 	.word	0x10220000
 8002854:	10210000 	.word	0x10210000
 8002858:	10120000 	.word	0x10120000
 800285c:	10110000 	.word	0x10110000
 8002860:	40021000 	.word	0x40021000
 8002864:	40010000 	.word	0x40010000
 8002868:	40010800 	.word	0x40010800
 800286c:	40010c00 	.word	0x40010c00
 8002870:	40011000 	.word	0x40011000
 8002874:	40011400 	.word	0x40011400
 8002878:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800287c:	4b0b      	ldr	r3, [pc, #44]	@ (80028ac <HAL_GPIO_Init+0x304>)
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	43db      	mvns	r3, r3
 8002884:	4909      	ldr	r1, [pc, #36]	@ (80028ac <HAL_GPIO_Init+0x304>)
 8002886:	4013      	ands	r3, r2
 8002888:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	3301      	adds	r3, #1
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002896:	fa22 f303 	lsr.w	r3, r2, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	f47f ae8e 	bne.w	80025bc <HAL_GPIO_Init+0x14>
  }
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop
 80028a4:	372c      	adds	r7, #44	@ 0x2c
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr
 80028ac:	40010400 	.word	0x40010400

080028b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	460b      	mov	r3, r1
 80028ba:	807b      	strh	r3, [r7, #2]
 80028bc:	4613      	mov	r3, r2
 80028be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028c0:	787b      	ldrb	r3, [r7, #1]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d003      	beq.n	80028ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028c6:	887a      	ldrh	r2, [r7, #2]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028cc:	e003      	b.n	80028d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028ce:	887b      	ldrh	r3, [r7, #2]
 80028d0:	041a      	lsls	r2, r3, #16
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	611a      	str	r2, [r3, #16]
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e272      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 8087 	beq.w	8002a0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002900:	4b92      	ldr	r3, [pc, #584]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 030c 	and.w	r3, r3, #12
 8002908:	2b04      	cmp	r3, #4
 800290a:	d00c      	beq.n	8002926 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800290c:	4b8f      	ldr	r3, [pc, #572]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 030c 	and.w	r3, r3, #12
 8002914:	2b08      	cmp	r3, #8
 8002916:	d112      	bne.n	800293e <HAL_RCC_OscConfig+0x5e>
 8002918:	4b8c      	ldr	r3, [pc, #560]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002924:	d10b      	bne.n	800293e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002926:	4b89      	ldr	r3, [pc, #548]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d06c      	beq.n	8002a0c <HAL_RCC_OscConfig+0x12c>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d168      	bne.n	8002a0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e24c      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002946:	d106      	bne.n	8002956 <HAL_RCC_OscConfig+0x76>
 8002948:	4b80      	ldr	r3, [pc, #512]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a7f      	ldr	r2, [pc, #508]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 800294e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002952:	6013      	str	r3, [r2, #0]
 8002954:	e02e      	b.n	80029b4 <HAL_RCC_OscConfig+0xd4>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10c      	bne.n	8002978 <HAL_RCC_OscConfig+0x98>
 800295e:	4b7b      	ldr	r3, [pc, #492]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a7a      	ldr	r2, [pc, #488]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002964:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	4b78      	ldr	r3, [pc, #480]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a77      	ldr	r2, [pc, #476]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002970:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	e01d      	b.n	80029b4 <HAL_RCC_OscConfig+0xd4>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002980:	d10c      	bne.n	800299c <HAL_RCC_OscConfig+0xbc>
 8002982:	4b72      	ldr	r3, [pc, #456]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a71      	ldr	r2, [pc, #452]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002988:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	4b6f      	ldr	r3, [pc, #444]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a6e      	ldr	r2, [pc, #440]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	e00b      	b.n	80029b4 <HAL_RCC_OscConfig+0xd4>
 800299c:	4b6b      	ldr	r3, [pc, #428]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a6a      	ldr	r2, [pc, #424]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 80029a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a6:	6013      	str	r3, [r2, #0]
 80029a8:	4b68      	ldr	r3, [pc, #416]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a67      	ldr	r2, [pc, #412]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 80029ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d013      	beq.n	80029e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7fe fea2 	bl	8001704 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c4:	f7fe fe9e 	bl	8001704 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b64      	cmp	r3, #100	@ 0x64
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e200      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029d6:	4b5d      	ldr	r3, [pc, #372]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0xe4>
 80029e2:	e014      	b.n	8002a0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e4:	f7fe fe8e 	bl	8001704 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029ec:	f7fe fe8a 	bl	8001704 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b64      	cmp	r3, #100	@ 0x64
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e1ec      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029fe:	4b53      	ldr	r3, [pc, #332]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x10c>
 8002a0a:	e000      	b.n	8002a0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d063      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a1a:	4b4c      	ldr	r3, [pc, #304]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 030c 	and.w	r3, r3, #12
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00b      	beq.n	8002a3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a26:	4b49      	ldr	r3, [pc, #292]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d11c      	bne.n	8002a6c <HAL_RCC_OscConfig+0x18c>
 8002a32:	4b46      	ldr	r3, [pc, #280]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d116      	bne.n	8002a6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a3e:	4b43      	ldr	r3, [pc, #268]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d005      	beq.n	8002a56 <HAL_RCC_OscConfig+0x176>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e1c0      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a56:	4b3d      	ldr	r3, [pc, #244]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	00db      	lsls	r3, r3, #3
 8002a64:	4939      	ldr	r1, [pc, #228]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a6a:	e03a      	b.n	8002ae2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d020      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a74:	4b36      	ldr	r3, [pc, #216]	@ (8002b50 <HAL_RCC_OscConfig+0x270>)
 8002a76:	2201      	movs	r2, #1
 8002a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7a:	f7fe fe43 	bl	8001704 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a82:	f7fe fe3f 	bl	8001704 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e1a1      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a94:	4b2d      	ldr	r3, [pc, #180]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4927      	ldr	r1, [pc, #156]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	600b      	str	r3, [r1, #0]
 8002ab4:	e015      	b.n	8002ae2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ab6:	4b26      	ldr	r3, [pc, #152]	@ (8002b50 <HAL_RCC_OscConfig+0x270>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002abc:	f7fe fe22 	bl	8001704 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ac2:	e008      	b.n	8002ad6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac4:	f7fe fe1e 	bl	8001704 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e180      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1f0      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d03a      	beq.n	8002b64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d019      	beq.n	8002b2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af6:	4b17      	ldr	r3, [pc, #92]	@ (8002b54 <HAL_RCC_OscConfig+0x274>)
 8002af8:	2201      	movs	r2, #1
 8002afa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afc:	f7fe fe02 	bl	8001704 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b04:	f7fe fdfe 	bl	8001704 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e160      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b16:	4b0d      	ldr	r3, [pc, #52]	@ (8002b4c <HAL_RCC_OscConfig+0x26c>)
 8002b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d0f0      	beq.n	8002b04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b22:	2001      	movs	r0, #1
 8002b24:	f000 fafe 	bl	8003124 <RCC_Delay>
 8002b28:	e01c      	b.n	8002b64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <HAL_RCC_OscConfig+0x274>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b30:	f7fe fde8 	bl	8001704 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b36:	e00f      	b.n	8002b58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b38:	f7fe fde4 	bl	8001704 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d908      	bls.n	8002b58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e146      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
 8002b4a:	bf00      	nop
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	42420000 	.word	0x42420000
 8002b54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b58:	4b92      	ldr	r3, [pc, #584]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e9      	bne.n	8002b38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 80a6 	beq.w	8002cbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b72:	2300      	movs	r3, #0
 8002b74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b76:	4b8b      	ldr	r3, [pc, #556]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10d      	bne.n	8002b9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b82:	4b88      	ldr	r3, [pc, #544]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	4a87      	ldr	r2, [pc, #540]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002b88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b8c:	61d3      	str	r3, [r2, #28]
 8002b8e:	4b85      	ldr	r3, [pc, #532]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b96:	60bb      	str	r3, [r7, #8]
 8002b98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9e:	4b82      	ldr	r3, [pc, #520]	@ (8002da8 <HAL_RCC_OscConfig+0x4c8>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d118      	bne.n	8002bdc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002baa:	4b7f      	ldr	r3, [pc, #508]	@ (8002da8 <HAL_RCC_OscConfig+0x4c8>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a7e      	ldr	r2, [pc, #504]	@ (8002da8 <HAL_RCC_OscConfig+0x4c8>)
 8002bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bb6:	f7fe fda5 	bl	8001704 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bbe:	f7fe fda1 	bl	8001704 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b64      	cmp	r3, #100	@ 0x64
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e103      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd0:	4b75      	ldr	r3, [pc, #468]	@ (8002da8 <HAL_RCC_OscConfig+0x4c8>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d106      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x312>
 8002be4:	4b6f      	ldr	r3, [pc, #444]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	4a6e      	ldr	r2, [pc, #440]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002bea:	f043 0301 	orr.w	r3, r3, #1
 8002bee:	6213      	str	r3, [r2, #32]
 8002bf0:	e02d      	b.n	8002c4e <HAL_RCC_OscConfig+0x36e>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d10c      	bne.n	8002c14 <HAL_RCC_OscConfig+0x334>
 8002bfa:	4b6a      	ldr	r3, [pc, #424]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	4a69      	ldr	r2, [pc, #420]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c00:	f023 0301 	bic.w	r3, r3, #1
 8002c04:	6213      	str	r3, [r2, #32]
 8002c06:	4b67      	ldr	r3, [pc, #412]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4a66      	ldr	r2, [pc, #408]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c0c:	f023 0304 	bic.w	r3, r3, #4
 8002c10:	6213      	str	r3, [r2, #32]
 8002c12:	e01c      	b.n	8002c4e <HAL_RCC_OscConfig+0x36e>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	2b05      	cmp	r3, #5
 8002c1a:	d10c      	bne.n	8002c36 <HAL_RCC_OscConfig+0x356>
 8002c1c:	4b61      	ldr	r3, [pc, #388]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c1e:	6a1b      	ldr	r3, [r3, #32]
 8002c20:	4a60      	ldr	r2, [pc, #384]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c22:	f043 0304 	orr.w	r3, r3, #4
 8002c26:	6213      	str	r3, [r2, #32]
 8002c28:	4b5e      	ldr	r3, [pc, #376]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	4a5d      	ldr	r2, [pc, #372]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c2e:	f043 0301 	orr.w	r3, r3, #1
 8002c32:	6213      	str	r3, [r2, #32]
 8002c34:	e00b      	b.n	8002c4e <HAL_RCC_OscConfig+0x36e>
 8002c36:	4b5b      	ldr	r3, [pc, #364]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c38:	6a1b      	ldr	r3, [r3, #32]
 8002c3a:	4a5a      	ldr	r2, [pc, #360]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c3c:	f023 0301 	bic.w	r3, r3, #1
 8002c40:	6213      	str	r3, [r2, #32]
 8002c42:	4b58      	ldr	r3, [pc, #352]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	4a57      	ldr	r2, [pc, #348]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	f023 0304 	bic.w	r3, r3, #4
 8002c4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d015      	beq.n	8002c82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c56:	f7fe fd55 	bl	8001704 <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c5c:	e00a      	b.n	8002c74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c5e:	f7fe fd51 	bl	8001704 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d901      	bls.n	8002c74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e0b1      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c74:	4b4b      	ldr	r3, [pc, #300]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d0ee      	beq.n	8002c5e <HAL_RCC_OscConfig+0x37e>
 8002c80:	e014      	b.n	8002cac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c82:	f7fe fd3f 	bl	8001704 <HAL_GetTick>
 8002c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c88:	e00a      	b.n	8002ca0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c8a:	f7fe fd3b 	bl	8001704 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e09b      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ca0:	4b40      	ldr	r3, [pc, #256]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ee      	bne.n	8002c8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cac:	7dfb      	ldrb	r3, [r7, #23]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d105      	bne.n	8002cbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb2:	4b3c      	ldr	r3, [pc, #240]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002cb4:	69db      	ldr	r3, [r3, #28]
 8002cb6:	4a3b      	ldr	r2, [pc, #236]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69db      	ldr	r3, [r3, #28]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f000 8087 	beq.w	8002dd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cc8:	4b36      	ldr	r3, [pc, #216]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f003 030c 	and.w	r3, r3, #12
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d061      	beq.n	8002d98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d146      	bne.n	8002d6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cdc:	4b33      	ldr	r3, [pc, #204]	@ (8002dac <HAL_RCC_OscConfig+0x4cc>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ce2:	f7fe fd0f 	bl	8001704 <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ce8:	e008      	b.n	8002cfc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cea:	f7fe fd0b 	bl	8001704 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	2b02      	cmp	r3, #2
 8002cf6:	d901      	bls.n	8002cfc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e06d      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cfc:	4b29      	ldr	r3, [pc, #164]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f0      	bne.n	8002cea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d10:	d108      	bne.n	8002d24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d12:	4b24      	ldr	r3, [pc, #144]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	4921      	ldr	r1, [pc, #132]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d24:	4b1f      	ldr	r3, [pc, #124]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a19      	ldr	r1, [r3, #32]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d34:	430b      	orrs	r3, r1
 8002d36:	491b      	ldr	r1, [pc, #108]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <HAL_RCC_OscConfig+0x4cc>)
 8002d3e:	2201      	movs	r2, #1
 8002d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d42:	f7fe fcdf 	bl	8001704 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d4a:	f7fe fcdb 	bl	8001704 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e03d      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d5c:	4b11      	ldr	r3, [pc, #68]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f0      	beq.n	8002d4a <HAL_RCC_OscConfig+0x46a>
 8002d68:	e035      	b.n	8002dd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d6a:	4b10      	ldr	r3, [pc, #64]	@ (8002dac <HAL_RCC_OscConfig+0x4cc>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7fe fcc8 	bl	8001704 <HAL_GetTick>
 8002d74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d76:	e008      	b.n	8002d8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d78:	f7fe fcc4 	bl	8001704 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e026      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d8a:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1f0      	bne.n	8002d78 <HAL_RCC_OscConfig+0x498>
 8002d96:	e01e      	b.n	8002dd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d107      	bne.n	8002db0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e019      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
 8002da4:	40021000 	.word	0x40021000
 8002da8:	40007000 	.word	0x40007000
 8002dac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002db0:	4b0b      	ldr	r3, [pc, #44]	@ (8002de0 <HAL_RCC_OscConfig+0x500>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d106      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d001      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40021000 	.word	0x40021000

08002de4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0d0      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002df8:	4b6a      	ldr	r3, [pc, #424]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0307 	and.w	r3, r3, #7
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d910      	bls.n	8002e28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b67      	ldr	r3, [pc, #412]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 0207 	bic.w	r2, r3, #7
 8002e0e:	4965      	ldr	r1, [pc, #404]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b63      	ldr	r3, [pc, #396]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0b8      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d020      	beq.n	8002e76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e40:	4b59      	ldr	r3, [pc, #356]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	4a58      	ldr	r2, [pc, #352]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0308 	and.w	r3, r3, #8
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e58:	4b53      	ldr	r3, [pc, #332]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a52      	ldr	r2, [pc, #328]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e64:	4b50      	ldr	r3, [pc, #320]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	494d      	ldr	r1, [pc, #308]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d040      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d107      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8a:	4b47      	ldr	r3, [pc, #284]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d115      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e07f      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d107      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea2:	4b41      	ldr	r3, [pc, #260]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d109      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e073      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e06b      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ec2:	4b39      	ldr	r3, [pc, #228]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f023 0203 	bic.w	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4936      	ldr	r1, [pc, #216]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ed4:	f7fe fc16 	bl	8001704 <HAL_GetTick>
 8002ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eda:	e00a      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002edc:	f7fe fc12 	bl	8001704 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e053      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f003 020c 	and.w	r2, r3, #12
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d1eb      	bne.n	8002edc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f04:	4b27      	ldr	r3, [pc, #156]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d210      	bcs.n	8002f34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f12:	4b24      	ldr	r3, [pc, #144]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f023 0207 	bic.w	r2, r3, #7
 8002f1a:	4922      	ldr	r1, [pc, #136]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f22:	4b20      	ldr	r3, [pc, #128]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0307 	and.w	r3, r3, #7
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d001      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e032      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0304 	and.w	r3, r3, #4
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f40:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4916      	ldr	r1, [pc, #88]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d009      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f5e:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	490e      	ldr	r1, [pc, #56]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f72:	f000 f821 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f76:	4602      	mov	r2, r0
 8002f78:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	490a      	ldr	r1, [pc, #40]	@ (8002fac <HAL_RCC_ClockConfig+0x1c8>)
 8002f84:	5ccb      	ldrb	r3, [r1, r3]
 8002f86:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8a:	4a09      	ldr	r2, [pc, #36]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1cc>)
 8002f8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f8e:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1d0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fe fa10 	bl	80013b8 <HAL_InitTick>

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40022000 	.word	0x40022000
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	080090b4 	.word	0x080090b4
 8002fb0:	20000008 	.word	0x20000008
 8002fb4:	2000000c 	.word	0x2000000c

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b087      	sub	sp, #28
 8002fbc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	2300      	movs	r3, #0
 8002fcc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800304c <HAL_RCC_GetSysClockFreq+0x94>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d002      	beq.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x30>
 8002fe2:	2b08      	cmp	r3, #8
 8002fe4:	d003      	beq.n	8002fee <HAL_RCC_GetSysClockFreq+0x36>
 8002fe6:	e027      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fe8:	4b19      	ldr	r3, [pc, #100]	@ (8003050 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fea:	613b      	str	r3, [r7, #16]
      break;
 8002fec:	e027      	b.n	800303e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	0c9b      	lsrs	r3, r3, #18
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	4a17      	ldr	r2, [pc, #92]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ff8:	5cd3      	ldrb	r3, [r2, r3]
 8002ffa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d010      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003006:	4b11      	ldr	r3, [pc, #68]	@ (800304c <HAL_RCC_GetSysClockFreq+0x94>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	0c5b      	lsrs	r3, r3, #17
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	4a11      	ldr	r2, [pc, #68]	@ (8003058 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003012:	5cd3      	ldrb	r3, [r2, r3]
 8003014:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a0d      	ldr	r2, [pc, #52]	@ (8003050 <HAL_RCC_GetSysClockFreq+0x98>)
 800301a:	fb03 f202 	mul.w	r2, r3, r2
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	fbb2 f3f3 	udiv	r3, r2, r3
 8003024:	617b      	str	r3, [r7, #20]
 8003026:	e004      	b.n	8003032 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a0c      	ldr	r2, [pc, #48]	@ (800305c <HAL_RCC_GetSysClockFreq+0xa4>)
 800302c:	fb02 f303 	mul.w	r3, r2, r3
 8003030:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	613b      	str	r3, [r7, #16]
      break;
 8003036:	e002      	b.n	800303e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003038:	4b05      	ldr	r3, [pc, #20]	@ (8003050 <HAL_RCC_GetSysClockFreq+0x98>)
 800303a:	613b      	str	r3, [r7, #16]
      break;
 800303c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800303e:	693b      	ldr	r3, [r7, #16]
}
 8003040:	4618      	mov	r0, r3
 8003042:	371c      	adds	r7, #28
 8003044:	46bd      	mov	sp, r7
 8003046:	bc80      	pop	{r7}
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	40021000 	.word	0x40021000
 8003050:	007a1200 	.word	0x007a1200
 8003054:	080090cc 	.word	0x080090cc
 8003058:	080090dc 	.word	0x080090dc
 800305c:	003d0900 	.word	0x003d0900

08003060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003064:	4b02      	ldr	r3, [pc, #8]	@ (8003070 <HAL_RCC_GetHCLKFreq+0x10>)
 8003066:	681b      	ldr	r3, [r3, #0]
}
 8003068:	4618      	mov	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr
 8003070:	20000008 	.word	0x20000008

08003074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003078:	f7ff fff2 	bl	8003060 <HAL_RCC_GetHCLKFreq>
 800307c:	4602      	mov	r2, r0
 800307e:	4b05      	ldr	r3, [pc, #20]	@ (8003094 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	0a1b      	lsrs	r3, r3, #8
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	4903      	ldr	r1, [pc, #12]	@ (8003098 <HAL_RCC_GetPCLK1Freq+0x24>)
 800308a:	5ccb      	ldrb	r3, [r1, r3]
 800308c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003090:	4618      	mov	r0, r3
 8003092:	bd80      	pop	{r7, pc}
 8003094:	40021000 	.word	0x40021000
 8003098:	080090c4 	.word	0x080090c4

0800309c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030a0:	f7ff ffde 	bl	8003060 <HAL_RCC_GetHCLKFreq>
 80030a4:	4602      	mov	r2, r0
 80030a6:	4b05      	ldr	r3, [pc, #20]	@ (80030bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	0adb      	lsrs	r3, r3, #11
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	4903      	ldr	r1, [pc, #12]	@ (80030c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030b2:	5ccb      	ldrb	r3, [r1, r3]
 80030b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021000 	.word	0x40021000
 80030c0:	080090c4 	.word	0x080090c4

080030c4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	220f      	movs	r2, #15
 80030d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030d4:	4b11      	ldr	r3, [pc, #68]	@ (800311c <HAL_RCC_GetClockConfig+0x58>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 0203 	and.w	r2, r3, #3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030e0:	4b0e      	ldr	r3, [pc, #56]	@ (800311c <HAL_RCC_GetClockConfig+0x58>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030ec:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <HAL_RCC_GetClockConfig+0x58>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80030f8:	4b08      	ldr	r3, [pc, #32]	@ (800311c <HAL_RCC_GetClockConfig+0x58>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	08db      	lsrs	r3, r3, #3
 80030fe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003106:	4b06      	ldr	r3, [pc, #24]	@ (8003120 <HAL_RCC_GetClockConfig+0x5c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0207 	and.w	r2, r3, #7
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	40021000 	.word	0x40021000
 8003120:	40022000 	.word	0x40022000

08003124 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800312c:	4b0a      	ldr	r3, [pc, #40]	@ (8003158 <RCC_Delay+0x34>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a0a      	ldr	r2, [pc, #40]	@ (800315c <RCC_Delay+0x38>)
 8003132:	fba2 2303 	umull	r2, r3, r2, r3
 8003136:	0a5b      	lsrs	r3, r3, #9
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	fb02 f303 	mul.w	r3, r2, r3
 800313e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003140:	bf00      	nop
  }
  while (Delay --);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1e5a      	subs	r2, r3, #1
 8003146:	60fa      	str	r2, [r7, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1f9      	bne.n	8003140 <RCC_Delay+0x1c>
}
 800314c:	bf00      	nop
 800314e:	bf00      	nop
 8003150:	3714      	adds	r7, #20
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	20000008 	.word	0x20000008
 800315c:	10624dd3 	.word	0x10624dd3

08003160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e041      	b.n	80031f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d106      	bne.n	800318c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f839 	bl	80031fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2202      	movs	r2, #2
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3304      	adds	r3, #4
 800319c:	4619      	mov	r1, r3
 800319e:	4610      	mov	r0, r2
 80031a0:	f000 f99c 	bl	80034dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80031fe:	b480      	push	{r7}
 8003200:	b083      	sub	sp, #12
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr

08003210 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b01      	cmp	r3, #1
 8003222:	d001      	beq.n	8003228 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e03a      	b.n	800329e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2202      	movs	r2, #2
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68da      	ldr	r2, [r3, #12]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a18      	ldr	r2, [pc, #96]	@ (80032a8 <HAL_TIM_Base_Start_IT+0x98>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d00e      	beq.n	8003268 <HAL_TIM_Base_Start_IT+0x58>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003252:	d009      	beq.n	8003268 <HAL_TIM_Base_Start_IT+0x58>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a14      	ldr	r2, [pc, #80]	@ (80032ac <HAL_TIM_Base_Start_IT+0x9c>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d004      	beq.n	8003268 <HAL_TIM_Base_Start_IT+0x58>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a13      	ldr	r2, [pc, #76]	@ (80032b0 <HAL_TIM_Base_Start_IT+0xa0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d111      	bne.n	800328c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2b06      	cmp	r3, #6
 8003278:	d010      	beq.n	800329c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0201 	orr.w	r2, r2, #1
 8003288:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800328a:	e007      	b.n	800329c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f042 0201 	orr.w	r2, r2, #1
 800329a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800329c:	2300      	movs	r3, #0
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3714      	adds	r7, #20
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bc80      	pop	{r7}
 80032a6:	4770      	bx	lr
 80032a8:	40012c00 	.word	0x40012c00
 80032ac:	40000400 	.word	0x40000400
 80032b0:	40000800 	.word	0x40000800

080032b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d020      	beq.n	8003318 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d01b      	beq.n	8003318 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f06f 0202 	mvn.w	r2, #2
 80032e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d003      	beq.n	8003306 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f8d1 	bl	80034a6 <HAL_TIM_IC_CaptureCallback>
 8003304:	e005      	b.n	8003312 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f8c4 	bl	8003494 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f8d3 	bl	80034b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	f003 0304 	and.w	r3, r3, #4
 800331e:	2b00      	cmp	r3, #0
 8003320:	d020      	beq.n	8003364 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d01b      	beq.n	8003364 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f06f 0204 	mvn.w	r2, #4
 8003334:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2202      	movs	r2, #2
 800333a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003346:	2b00      	cmp	r3, #0
 8003348:	d003      	beq.n	8003352 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 f8ab 	bl	80034a6 <HAL_TIM_IC_CaptureCallback>
 8003350:	e005      	b.n	800335e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f89e 	bl	8003494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 f8ad 	bl	80034b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	f003 0308 	and.w	r3, r3, #8
 800336a:	2b00      	cmp	r3, #0
 800336c:	d020      	beq.n	80033b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b00      	cmp	r3, #0
 8003376:	d01b      	beq.n	80033b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f06f 0208 	mvn.w	r2, #8
 8003380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2204      	movs	r2, #4
 8003386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f000 f885 	bl	80034a6 <HAL_TIM_IC_CaptureCallback>
 800339c:	e005      	b.n	80033aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 f878 	bl	8003494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 f887 	bl	80034b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d020      	beq.n	80033fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f003 0310 	and.w	r3, r3, #16
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d01b      	beq.n	80033fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f06f 0210 	mvn.w	r2, #16
 80033cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2208      	movs	r2, #8
 80033d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d003      	beq.n	80033ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 f85f 	bl	80034a6 <HAL_TIM_IC_CaptureCallback>
 80033e8:	e005      	b.n	80033f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f852 	bl	8003494 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 f861 	bl	80034b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00c      	beq.n	8003420 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b00      	cmp	r3, #0
 800340e:	d007      	beq.n	8003420 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f06f 0201 	mvn.w	r2, #1
 8003418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7fd fe9c 	bl	8001158 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00c      	beq.n	8003444 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003430:	2b00      	cmp	r3, #0
 8003432:	d007      	beq.n	8003444 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800343c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f8c3 	bl	80035ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00c      	beq.n	8003468 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f831 	bl	80034ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00c      	beq.n	800348c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f003 0320 	and.w	r3, r3, #32
 8003478:	2b00      	cmp	r3, #0
 800347a:	d007      	beq.n	800348c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0220 	mvn.w	r2, #32
 8003484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f896 	bl	80035b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800348c:	bf00      	nop
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr

080034a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b083      	sub	sp, #12
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr

080034b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr

080034ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a2f      	ldr	r2, [pc, #188]	@ (80035ac <TIM_Base_SetConfig+0xd0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00b      	beq.n	800350c <TIM_Base_SetConfig+0x30>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034fa:	d007      	beq.n	800350c <TIM_Base_SetConfig+0x30>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a2c      	ldr	r2, [pc, #176]	@ (80035b0 <TIM_Base_SetConfig+0xd4>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d003      	beq.n	800350c <TIM_Base_SetConfig+0x30>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a2b      	ldr	r2, [pc, #172]	@ (80035b4 <TIM_Base_SetConfig+0xd8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d108      	bne.n	800351e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003512:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	4313      	orrs	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a22      	ldr	r2, [pc, #136]	@ (80035ac <TIM_Base_SetConfig+0xd0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d00b      	beq.n	800353e <TIM_Base_SetConfig+0x62>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800352c:	d007      	beq.n	800353e <TIM_Base_SetConfig+0x62>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a1f      	ldr	r2, [pc, #124]	@ (80035b0 <TIM_Base_SetConfig+0xd4>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d003      	beq.n	800353e <TIM_Base_SetConfig+0x62>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a1e      	ldr	r2, [pc, #120]	@ (80035b4 <TIM_Base_SetConfig+0xd8>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d108      	bne.n	8003550 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	68fa      	ldr	r2, [r7, #12]
 800354c:	4313      	orrs	r3, r2
 800354e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	4313      	orrs	r3, r2
 800355c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a0d      	ldr	r2, [pc, #52]	@ (80035ac <TIM_Base_SetConfig+0xd0>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d103      	bne.n	8003584 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	691a      	ldr	r2, [r3, #16]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b00      	cmp	r3, #0
 8003594:	d005      	beq.n	80035a2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	f023 0201 	bic.w	r2, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	611a      	str	r2, [r3, #16]
  }
}
 80035a2:	bf00      	nop
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bc80      	pop	{r7}
 80035aa:	4770      	bx	lr
 80035ac:	40012c00 	.word	0x40012c00
 80035b0:	40000400 	.word	0x40000400
 80035b4:	40000800 	.word	0x40000800

080035b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr

080035ca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr

080035dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e042      	b.n	8003674 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7fd fe8e 	bl	8001324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2224      	movs	r2, #36	@ 0x24
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800361e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f971 	bl	8003908 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003634:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	695a      	ldr	r2, [r3, #20]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003644:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003654:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2220      	movs	r2, #32
 8003660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08a      	sub	sp, #40	@ 0x28
 8003680:	af02      	add	r7, sp, #8
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	603b      	str	r3, [r7, #0]
 8003688:	4613      	mov	r3, r2
 800368a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b20      	cmp	r3, #32
 800369a:	d175      	bne.n	8003788 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <HAL_UART_Transmit+0x2c>
 80036a2:	88fb      	ldrh	r3, [r7, #6]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e06e      	b.n	800378a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2221      	movs	r2, #33	@ 0x21
 80036b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036ba:	f7fe f823 	bl	8001704 <HAL_GetTick>
 80036be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	88fa      	ldrh	r2, [r7, #6]
 80036c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	88fa      	ldrh	r2, [r7, #6]
 80036ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d4:	d108      	bne.n	80036e8 <HAL_UART_Transmit+0x6c>
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d104      	bne.n	80036e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036de:	2300      	movs	r3, #0
 80036e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	61bb      	str	r3, [r7, #24]
 80036e6:	e003      	b.n	80036f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036ec:	2300      	movs	r3, #0
 80036ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036f0:	e02e      	b.n	8003750 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	2200      	movs	r2, #0
 80036fa:	2180      	movs	r1, #128	@ 0x80
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 f848 	bl	8003792 <UART_WaitOnFlagUntilTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2220      	movs	r2, #32
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e03a      	b.n	800378a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10b      	bne.n	8003732 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	881b      	ldrh	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003728:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	3302      	adds	r3, #2
 800372e:	61bb      	str	r3, [r7, #24]
 8003730:	e007      	b.n	8003742 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	781a      	ldrb	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	3301      	adds	r3, #1
 8003740:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003746:	b29b      	uxth	r3, r3
 8003748:	3b01      	subs	r3, #1
 800374a:	b29a      	uxth	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003754:	b29b      	uxth	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1cb      	bne.n	80036f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	9300      	str	r3, [sp, #0]
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	2200      	movs	r2, #0
 8003762:	2140      	movs	r1, #64	@ 0x40
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f000 f814 	bl	8003792 <UART_WaitOnFlagUntilTimeout>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e006      	b.n	800378a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003784:	2300      	movs	r3, #0
 8003786:	e000      	b.n	800378a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003788:	2302      	movs	r3, #2
  }
}
 800378a:	4618      	mov	r0, r3
 800378c:	3720      	adds	r7, #32
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b086      	sub	sp, #24
 8003796:	af00      	add	r7, sp, #0
 8003798:	60f8      	str	r0, [r7, #12]
 800379a:	60b9      	str	r1, [r7, #8]
 800379c:	603b      	str	r3, [r7, #0]
 800379e:	4613      	mov	r3, r2
 80037a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037a2:	e03b      	b.n	800381c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a4:	6a3b      	ldr	r3, [r7, #32]
 80037a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037aa:	d037      	beq.n	800381c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ac:	f7fd ffaa 	bl	8001704 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	6a3a      	ldr	r2, [r7, #32]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d302      	bcc.n	80037c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80037bc:	6a3b      	ldr	r3, [r7, #32]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e03a      	b.n	800383c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d023      	beq.n	800381c <UART_WaitOnFlagUntilTimeout+0x8a>
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2b80      	cmp	r3, #128	@ 0x80
 80037d8:	d020      	beq.n	800381c <UART_WaitOnFlagUntilTimeout+0x8a>
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	2b40      	cmp	r3, #64	@ 0x40
 80037de:	d01d      	beq.n	800381c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d116      	bne.n	800381c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	617b      	str	r3, [r7, #20]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f000 f81d 	bl	8003844 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2208      	movs	r2, #8
 800380e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e00f      	b.n	800383c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4013      	ands	r3, r2
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	429a      	cmp	r2, r3
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	429a      	cmp	r2, r3
 8003838:	d0b4      	beq.n	80037a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003844:	b480      	push	{r7}
 8003846:	b095      	sub	sp, #84	@ 0x54
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	330c      	adds	r3, #12
 8003852:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003856:	e853 3f00 	ldrex	r3, [r3]
 800385a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800385c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	330c      	adds	r3, #12
 800386a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800386c:	643a      	str	r2, [r7, #64]	@ 0x40
 800386e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003870:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003872:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003874:	e841 2300 	strex	r3, r2, [r1]
 8003878:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800387a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1e5      	bne.n	800384c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	3314      	adds	r3, #20
 8003886:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	e853 3f00 	ldrex	r3, [r3]
 800388e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f023 0301 	bic.w	r3, r3, #1
 8003896:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	3314      	adds	r3, #20
 800389e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038a8:	e841 2300 	strex	r3, r2, [r1]
 80038ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1e5      	bne.n	8003880 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d119      	bne.n	80038f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	330c      	adds	r3, #12
 80038c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	e853 3f00 	ldrex	r3, [r3]
 80038ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	f023 0310 	bic.w	r3, r3, #16
 80038d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	330c      	adds	r3, #12
 80038da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038dc:	61ba      	str	r2, [r7, #24]
 80038de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038e0:	6979      	ldr	r1, [r7, #20]
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	e841 2300 	strex	r3, r2, [r1]
 80038e8:	613b      	str	r3, [r7, #16]
   return(result);
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1e5      	bne.n	80038bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80038fe:	bf00      	nop
 8003900:	3754      	adds	r7, #84	@ 0x54
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr

08003908 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68da      	ldr	r2, [r3, #12]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	430a      	orrs	r2, r1
 8003924:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	431a      	orrs	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	695b      	ldr	r3, [r3, #20]
 8003934:	4313      	orrs	r3, r2
 8003936:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003942:	f023 030c 	bic.w	r3, r3, #12
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	6812      	ldr	r2, [r2, #0]
 800394a:	68b9      	ldr	r1, [r7, #8]
 800394c:	430b      	orrs	r3, r1
 800394e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699a      	ldr	r2, [r3, #24]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a2c      	ldr	r2, [pc, #176]	@ (8003a1c <UART_SetConfig+0x114>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d103      	bne.n	8003978 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003970:	f7ff fb94 	bl	800309c <HAL_RCC_GetPCLK2Freq>
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	e002      	b.n	800397e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003978:	f7ff fb7c 	bl	8003074 <HAL_RCC_GetPCLK1Freq>
 800397c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4613      	mov	r3, r2
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	4413      	add	r3, r2
 8003986:	009a      	lsls	r2, r3, #2
 8003988:	441a      	add	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	fbb2 f3f3 	udiv	r3, r2, r3
 8003994:	4a22      	ldr	r2, [pc, #136]	@ (8003a20 <UART_SetConfig+0x118>)
 8003996:	fba2 2303 	umull	r2, r3, r2, r3
 800399a:	095b      	lsrs	r3, r3, #5
 800399c:	0119      	lsls	r1, r3, #4
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	4613      	mov	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4413      	add	r3, r2
 80039a6:	009a      	lsls	r2, r3, #2
 80039a8:	441a      	add	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80039b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a20 <UART_SetConfig+0x118>)
 80039b6:	fba3 0302 	umull	r0, r3, r3, r2
 80039ba:	095b      	lsrs	r3, r3, #5
 80039bc:	2064      	movs	r0, #100	@ 0x64
 80039be:	fb00 f303 	mul.w	r3, r0, r3
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	011b      	lsls	r3, r3, #4
 80039c6:	3332      	adds	r3, #50	@ 0x32
 80039c8:	4a15      	ldr	r2, [pc, #84]	@ (8003a20 <UART_SetConfig+0x118>)
 80039ca:	fba2 2303 	umull	r2, r3, r2, r3
 80039ce:	095b      	lsrs	r3, r3, #5
 80039d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039d4:	4419      	add	r1, r3
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	009a      	lsls	r2, r3, #2
 80039e0:	441a      	add	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003a20 <UART_SetConfig+0x118>)
 80039ee:	fba3 0302 	umull	r0, r3, r3, r2
 80039f2:	095b      	lsrs	r3, r3, #5
 80039f4:	2064      	movs	r0, #100	@ 0x64
 80039f6:	fb00 f303 	mul.w	r3, r0, r3
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	3332      	adds	r3, #50	@ 0x32
 8003a00:	4a07      	ldr	r2, [pc, #28]	@ (8003a20 <UART_SetConfig+0x118>)
 8003a02:	fba2 2303 	umull	r2, r3, r2, r3
 8003a06:	095b      	lsrs	r3, r3, #5
 8003a08:	f003 020f 	and.w	r2, r3, #15
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	440a      	add	r2, r1
 8003a12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a14:	bf00      	nop
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40013800 	.word	0x40013800
 8003a20:	51eb851f 	.word	0x51eb851f

08003a24 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b085      	sub	sp, #20
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003a32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a36:	2b84      	cmp	r3, #132	@ 0x84
 8003a38:	d005      	beq.n	8003a46 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003a3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	4413      	add	r3, r2
 8003a42:	3303      	adds	r3, #3
 8003a44:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003a46:	68fb      	ldr	r3, [r7, #12]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr

08003a52 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a58:	f3ef 8305 	mrs	r3, IPSR
 8003a5c:	607b      	str	r3, [r7, #4]
  return(result);
 8003a5e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	bf14      	ite	ne
 8003a64:	2301      	movne	r3, #1
 8003a66:	2300      	moveq	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003a78:	f001 fa34 	bl	8004ee4 <vTaskStartScheduler>
  
  return osOK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8003a86:	f7ff ffe4 	bl	8003a52 <inHandlerMode>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8003a90:	f001 fb4c 	bl	800512c <xTaskGetTickCountFromISR>
 8003a94:	4603      	mov	r3, r0
 8003a96:	e002      	b.n	8003a9e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8003a98:	f001 fb3a 	bl	8005110 <xTaskGetTickCount>
 8003a9c:	4603      	mov	r3, r0
  }
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aa4:	b089      	sub	sp, #36	@ 0x24
 8003aa6:	af04      	add	r7, sp, #16
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d020      	beq.n	8003af6 <osThreadCreate+0x54>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d01c      	beq.n	8003af6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685c      	ldr	r4, [r3, #4]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	691e      	ldr	r6, [r3, #16]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff ffa8 	bl	8003a24 <makeFreeRtosPriority>
 8003ad4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ade:	9202      	str	r2, [sp, #8]
 8003ae0:	9301      	str	r3, [sp, #4]
 8003ae2:	9100      	str	r1, [sp, #0]
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	4632      	mov	r2, r6
 8003ae8:	4629      	mov	r1, r5
 8003aea:	4620      	mov	r0, r4
 8003aec:	f001 f815 	bl	8004b1a <xTaskCreateStatic>
 8003af0:	4603      	mov	r3, r0
 8003af2:	60fb      	str	r3, [r7, #12]
 8003af4:	e01c      	b.n	8003b30 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685c      	ldr	r4, [r3, #4]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b02:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7ff ff8a 	bl	8003a24 <makeFreeRtosPriority>
 8003b10:	4602      	mov	r2, r0
 8003b12:	f107 030c 	add.w	r3, r7, #12
 8003b16:	9301      	str	r3, [sp, #4]
 8003b18:	9200      	str	r2, [sp, #0]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	4632      	mov	r2, r6
 8003b1e:	4629      	mov	r1, r5
 8003b20:	4620      	mov	r0, r4
 8003b22:	f001 f85a 	bl	8004bda <xTaskCreate>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d001      	beq.n	8003b30 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e000      	b.n	8003b32 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003b30:	68fb      	ldr	r3, [r7, #12]
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3714      	adds	r7, #20
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b3a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b084      	sub	sp, #16
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <osDelay+0x16>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	e000      	b.n	8003b52 <osDelay+0x18>
 8003b50:	2301      	movs	r3, #1
 8003b52:	4618      	mov	r0, r3
 8003b54:	f001 f990 	bl	8004e78 <vTaskDelay>
  
  return osOK;
 8003b58:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b082      	sub	sp, #8
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d007      	beq.n	8003b82 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4619      	mov	r1, r3
 8003b78:	2001      	movs	r0, #1
 8003b7a:	f000 fb68 	bl	800424e <xQueueCreateMutexStatic>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	e003      	b.n	8003b8a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8003b82:	2001      	movs	r0, #1
 8003b84:	f000 fb4b 	bl	800421e <xQueueCreateMutex>
 8003b88:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
	...

08003b94 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
 8003b9c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <osMutexWait+0x18>
    return osErrorParameter;
 8003ba8:	2380      	movs	r3, #128	@ 0x80
 8003baa:	e03a      	b.n	8003c22 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003bac:	2300      	movs	r3, #0
 8003bae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb6:	d103      	bne.n	8003bc0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bbc:	60fb      	str	r3, [r7, #12]
 8003bbe:	e009      	b.n	8003bd4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d006      	beq.n	8003bd4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <osMutexWait+0x40>
      ticks = 1;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003bd4:	f7ff ff3d 	bl	8003a52 <inHandlerMode>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d017      	beq.n	8003c0e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003bde:	f107 0308 	add.w	r3, r7, #8
 8003be2:	461a      	mov	r2, r3
 8003be4:	2100      	movs	r1, #0
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 fdee 	bl	80047c8 <xQueueReceiveFromISR>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d001      	beq.n	8003bf6 <osMutexWait+0x62>
      return osErrorOS;
 8003bf2:	23ff      	movs	r3, #255	@ 0xff
 8003bf4:	e015      	b.n	8003c22 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d011      	beq.n	8003c20 <osMutexWait+0x8c>
 8003bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003c2c <osMutexWait+0x98>)
 8003bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	f3bf 8f4f 	dsb	sy
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	e008      	b.n	8003c20 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8003c0e:	68f9      	ldr	r1, [r7, #12]
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 fcc9 	bl	80045a8 <xQueueSemaphoreTake>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d001      	beq.n	8003c20 <osMutexWait+0x8c>
    return osErrorOS;
 8003c1c:	23ff      	movs	r3, #255	@ 0xff
 8003c1e:	e000      	b.n	8003c22 <osMutexWait+0x8e>
  }
  
  return osOK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	e000ed04 	.word	0xe000ed04

08003c30 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003c40:	f7ff ff07 	bl	8003a52 <inHandlerMode>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d016      	beq.n	8003c78 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003c4a:	f107 0308 	add.w	r3, r7, #8
 8003c4e:	4619      	mov	r1, r3
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 fc19 	bl	8004488 <xQueueGiveFromISR>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d001      	beq.n	8003c60 <osMutexRelease+0x30>
      return osErrorOS;
 8003c5c:	23ff      	movs	r3, #255	@ 0xff
 8003c5e:	e017      	b.n	8003c90 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d013      	beq.n	8003c8e <osMutexRelease+0x5e>
 8003c66:	4b0c      	ldr	r3, [pc, #48]	@ (8003c98 <osMutexRelease+0x68>)
 8003c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	f3bf 8f6f 	isb	sy
 8003c76:	e00a      	b.n	8003c8e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003c78:	2300      	movs	r3, #0
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 fb00 	bl	8004284 <xQueueGenericSend>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d001      	beq.n	8003c8e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003c8a:	23ff      	movs	r3, #255	@ 0xff
 8003c8c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	e000ed04 	.word	0xe000ed04

08003c9c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00f      	beq.n	8003cce <osSemaphoreCreate+0x32>
    if (count == 1) {
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d10a      	bne.n	8003cca <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	2203      	movs	r2, #3
 8003cba:	9200      	str	r2, [sp, #0]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	2001      	movs	r0, #1
 8003cc2:	f000 f9bb 	bl	800403c <xQueueGenericCreateStatic>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	e016      	b.n	8003cf8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	e014      	b.n	8003cf8 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d110      	bne.n	8003cf6 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	2001      	movs	r0, #1
 8003cda:	f000 fa2c 	bl	8004136 <xQueueGenericCreate>
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <osSemaphoreCreate+0x56>
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2100      	movs	r1, #0
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fac9 	bl	8004284 <xQueueGenericSend>
      return sema;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	e000      	b.n	8003cf8 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8003cf6:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
 8003d08:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003d14:	2380      	movs	r3, #128	@ 0x80
 8003d16:	e03a      	b.n	8003d8e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d22:	d103      	bne.n	8003d2c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003d24:	f04f 33ff 	mov.w	r3, #4294967295
 8003d28:	60fb      	str	r3, [r7, #12]
 8003d2a:	e009      	b.n	8003d40 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d006      	beq.n	8003d40 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d101      	bne.n	8003d40 <osSemaphoreWait+0x40>
      ticks = 1;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003d40:	f7ff fe87 	bl	8003a52 <inHandlerMode>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d017      	beq.n	8003d7a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003d4a:	f107 0308 	add.w	r3, r7, #8
 8003d4e:	461a      	mov	r2, r3
 8003d50:	2100      	movs	r1, #0
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fd38 	bl	80047c8 <xQueueReceiveFromISR>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d001      	beq.n	8003d62 <osSemaphoreWait+0x62>
      return osErrorOS;
 8003d5e:	23ff      	movs	r3, #255	@ 0xff
 8003d60:	e015      	b.n	8003d8e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d011      	beq.n	8003d8c <osSemaphoreWait+0x8c>
 8003d68:	4b0b      	ldr	r3, [pc, #44]	@ (8003d98 <osSemaphoreWait+0x98>)
 8003d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	e008      	b.n	8003d8c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003d7a:	68f9      	ldr	r1, [r7, #12]
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 fc13 	bl	80045a8 <xQueueSemaphoreTake>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d001      	beq.n	8003d8c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003d88:	23ff      	movs	r3, #255	@ 0xff
 8003d8a:	e000      	b.n	8003d8e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	e000ed04 	.word	0xe000ed04

08003d9c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003da8:	2300      	movs	r3, #0
 8003daa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003dac:	f7ff fe51 	bl	8003a52 <inHandlerMode>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d016      	beq.n	8003de4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003db6:	f107 0308 	add.w	r3, r7, #8
 8003dba:	4619      	mov	r1, r3
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 fb63 	bl	8004488 <xQueueGiveFromISR>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d001      	beq.n	8003dcc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003dc8:	23ff      	movs	r3, #255	@ 0xff
 8003dca:	e017      	b.n	8003dfc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d013      	beq.n	8003dfa <osSemaphoreRelease+0x5e>
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e04 <osSemaphoreRelease+0x68>)
 8003dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	f3bf 8f4f 	dsb	sy
 8003dde:	f3bf 8f6f 	isb	sy
 8003de2:	e00a      	b.n	8003dfa <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003de4:	2300      	movs	r3, #0
 8003de6:	2200      	movs	r2, #0
 8003de8:	2100      	movs	r1, #0
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 fa4a 	bl	8004284 <xQueueGenericSend>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d001      	beq.n	8003dfa <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003df6:	23ff      	movs	r3, #255	@ 0xff
 8003df8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	e000ed04 	.word	0xe000ed04

08003e08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f103 0208 	add.w	r2, r3, #8
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f103 0208 	add.w	r2, r3, #8
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f103 0208 	add.w	r2, r3, #8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr

08003e5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b085      	sub	sp, #20
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
 8003e66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	1c5a      	adds	r2, r3, #1
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	601a      	str	r2, [r3, #0]
}
 8003e9a:	bf00      	nop
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bc80      	pop	{r7}
 8003ea2:	4770      	bx	lr

08003ea4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eba:	d103      	bne.n	8003ec4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	e00c      	b.n	8003ede <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3308      	adds	r3, #8
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	e002      	b.n	8003ed2 <vListInsert+0x2e>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d2f6      	bcs.n	8003ecc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	1c5a      	adds	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	601a      	str	r2, [r3, #0]
}
 8003f0a:	bf00      	nop
 8003f0c:	3714      	adds	r7, #20
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bc80      	pop	{r7}
 8003f12:	4770      	bx	lr

08003f14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6892      	ldr	r2, [r2, #8]
 8003f2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6852      	ldr	r2, [r2, #4]
 8003f34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d103      	bne.n	8003f48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	1e5a      	subs	r2, r3, #1
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bc80      	pop	{r7}
 8003f64:	4770      	bx	lr
	...

08003f68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10b      	bne.n	8003f94 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f80:	f383 8811 	msr	BASEPRI, r3
 8003f84:	f3bf 8f6f 	isb	sy
 8003f88:	f3bf 8f4f 	dsb	sy
 8003f8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003f8e:	bf00      	nop
 8003f90:	bf00      	nop
 8003f92:	e7fd      	b.n	8003f90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003f94:	f001 fefa 	bl	8005d8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa0:	68f9      	ldr	r1, [r7, #12]
 8003fa2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003fa4:	fb01 f303 	mul.w	r3, r1, r3
 8003fa8:	441a      	add	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	68f9      	ldr	r1, [r7, #12]
 8003fc8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003fca:	fb01 f303 	mul.w	r3, r1, r3
 8003fce:	441a      	add	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	22ff      	movs	r2, #255	@ 0xff
 8003fd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	22ff      	movs	r2, #255	@ 0xff
 8003fe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d114      	bne.n	8004014 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d01a      	beq.n	8004028 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	3310      	adds	r3, #16
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f001 f9ec 	bl	80053d4 <xTaskRemoveFromEventList>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d012      	beq.n	8004028 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004002:	4b0d      	ldr	r3, [pc, #52]	@ (8004038 <xQueueGenericReset+0xd0>)
 8004004:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	f3bf 8f4f 	dsb	sy
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	e009      	b.n	8004028 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	3310      	adds	r3, #16
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff fef5 	bl	8003e08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3324      	adds	r3, #36	@ 0x24
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff fef0 	bl	8003e08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004028:	f001 fee0 	bl	8005dec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800402c:	2301      	movs	r3, #1
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	e000ed04 	.word	0xe000ed04

0800403c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800403c:	b580      	push	{r7, lr}
 800403e:	b08e      	sub	sp, #56	@ 0x38
 8004040:	af02      	add	r7, sp, #8
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
 8004048:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10b      	bne.n	8004068 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004054:	f383 8811 	msr	BASEPRI, r3
 8004058:	f3bf 8f6f 	isb	sy
 800405c:	f3bf 8f4f 	dsb	sy
 8004060:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004062:	bf00      	nop
 8004064:	bf00      	nop
 8004066:	e7fd      	b.n	8004064 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10b      	bne.n	8004086 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800406e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004072:	f383 8811 	msr	BASEPRI, r3
 8004076:	f3bf 8f6f 	isb	sy
 800407a:	f3bf 8f4f 	dsb	sy
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004080:	bf00      	nop
 8004082:	bf00      	nop
 8004084:	e7fd      	b.n	8004082 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d002      	beq.n	8004092 <xQueueGenericCreateStatic+0x56>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <xQueueGenericCreateStatic+0x5a>
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <xQueueGenericCreateStatic+0x5c>
 8004096:	2300      	movs	r3, #0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10b      	bne.n	80040b4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800409c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040a0:	f383 8811 	msr	BASEPRI, r3
 80040a4:	f3bf 8f6f 	isb	sy
 80040a8:	f3bf 8f4f 	dsb	sy
 80040ac:	623b      	str	r3, [r7, #32]
}
 80040ae:	bf00      	nop
 80040b0:	bf00      	nop
 80040b2:	e7fd      	b.n	80040b0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d102      	bne.n	80040c0 <xQueueGenericCreateStatic+0x84>
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <xQueueGenericCreateStatic+0x88>
 80040c0:	2301      	movs	r3, #1
 80040c2:	e000      	b.n	80040c6 <xQueueGenericCreateStatic+0x8a>
 80040c4:	2300      	movs	r3, #0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10b      	bne.n	80040e2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80040ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040ce:	f383 8811 	msr	BASEPRI, r3
 80040d2:	f3bf 8f6f 	isb	sy
 80040d6:	f3bf 8f4f 	dsb	sy
 80040da:	61fb      	str	r3, [r7, #28]
}
 80040dc:	bf00      	nop
 80040de:	bf00      	nop
 80040e0:	e7fd      	b.n	80040de <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80040e2:	2348      	movs	r3, #72	@ 0x48
 80040e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	2b48      	cmp	r3, #72	@ 0x48
 80040ea:	d00b      	beq.n	8004104 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	61bb      	str	r3, [r7, #24]
}
 80040fe:	bf00      	nop
 8004100:	bf00      	nop
 8004102:	e7fd      	b.n	8004100 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004104:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800410a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00d      	beq.n	800412c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004118:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800411c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	4613      	mov	r3, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	68b9      	ldr	r1, [r7, #8]
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 f840 	bl	80041ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800412c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800412e:	4618      	mov	r0, r3
 8004130:	3730      	adds	r7, #48	@ 0x30
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004136:	b580      	push	{r7, lr}
 8004138:	b08a      	sub	sp, #40	@ 0x28
 800413a:	af02      	add	r7, sp, #8
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	4613      	mov	r3, r2
 8004142:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10b      	bne.n	8004162 <xQueueGenericCreate+0x2c>
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	613b      	str	r3, [r7, #16]
}
 800415c:	bf00      	nop
 800415e:	bf00      	nop
 8004160:	e7fd      	b.n	800415e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	fb02 f303 	mul.w	r3, r2, r3
 800416a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	3348      	adds	r3, #72	@ 0x48
 8004170:	4618      	mov	r0, r3
 8004172:	f001 ff0d 	bl	8005f90 <pvPortMalloc>
 8004176:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d011      	beq.n	80041a2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	3348      	adds	r3, #72	@ 0x48
 8004186:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004190:	79fa      	ldrb	r2, [r7, #7]
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	4613      	mov	r3, r2
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	68b9      	ldr	r1, [r7, #8]
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f000 f805 	bl	80041ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80041a2:	69bb      	ldr	r3, [r7, #24]
	}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3720      	adds	r7, #32
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
 80041b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d103      	bne.n	80041c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	e002      	b.n	80041ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80041da:	2101      	movs	r1, #1
 80041dc:	69b8      	ldr	r0, [r7, #24]
 80041de:	f7ff fec3 	bl	8003f68 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80041e2:	bf00      	nop
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b082      	sub	sp, #8
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00e      	beq.n	8004216 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800420a:	2300      	movs	r3, #0
 800420c:	2200      	movs	r2, #0
 800420e:	2100      	movs	r1, #0
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 f837 	bl	8004284 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004216:	bf00      	nop
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800421e:	b580      	push	{r7, lr}
 8004220:	b086      	sub	sp, #24
 8004222:	af00      	add	r7, sp, #0
 8004224:	4603      	mov	r3, r0
 8004226:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004228:	2301      	movs	r3, #1
 800422a:	617b      	str	r3, [r7, #20]
 800422c:	2300      	movs	r3, #0
 800422e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004230:	79fb      	ldrb	r3, [r7, #7]
 8004232:	461a      	mov	r2, r3
 8004234:	6939      	ldr	r1, [r7, #16]
 8004236:	6978      	ldr	r0, [r7, #20]
 8004238:	f7ff ff7d 	bl	8004136 <xQueueGenericCreate>
 800423c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f7ff ffd3 	bl	80041ea <prvInitialiseMutex>

		return xNewQueue;
 8004244:	68fb      	ldr	r3, [r7, #12]
	}
 8004246:	4618      	mov	r0, r3
 8004248:	3718      	adds	r7, #24
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800424e:	b580      	push	{r7, lr}
 8004250:	b088      	sub	sp, #32
 8004252:	af02      	add	r7, sp, #8
 8004254:	4603      	mov	r3, r0
 8004256:	6039      	str	r1, [r7, #0]
 8004258:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800425a:	2301      	movs	r3, #1
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	2300      	movs	r3, #0
 8004260:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004262:	79fb      	ldrb	r3, [r7, #7]
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2200      	movs	r2, #0
 800426a:	6939      	ldr	r1, [r7, #16]
 800426c:	6978      	ldr	r0, [r7, #20]
 800426e:	f7ff fee5 	bl	800403c <xQueueGenericCreateStatic>
 8004272:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f7ff ffb8 	bl	80041ea <prvInitialiseMutex>

		return xNewQueue;
 800427a:	68fb      	ldr	r3, [r7, #12]
	}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b08e      	sub	sp, #56	@ 0x38
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004292:	2300      	movs	r3, #0
 8004294:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800429a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10b      	bne.n	80042b8 <xQueueGenericSend+0x34>
	__asm volatile
 80042a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a4:	f383 8811 	msr	BASEPRI, r3
 80042a8:	f3bf 8f6f 	isb	sy
 80042ac:	f3bf 8f4f 	dsb	sy
 80042b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80042b2:	bf00      	nop
 80042b4:	bf00      	nop
 80042b6:	e7fd      	b.n	80042b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d103      	bne.n	80042c6 <xQueueGenericSend+0x42>
 80042be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <xQueueGenericSend+0x46>
 80042c6:	2301      	movs	r3, #1
 80042c8:	e000      	b.n	80042cc <xQueueGenericSend+0x48>
 80042ca:	2300      	movs	r3, #0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10b      	bne.n	80042e8 <xQueueGenericSend+0x64>
	__asm volatile
 80042d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80042e2:	bf00      	nop
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d103      	bne.n	80042f6 <xQueueGenericSend+0x72>
 80042ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d101      	bne.n	80042fa <xQueueGenericSend+0x76>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <xQueueGenericSend+0x78>
 80042fa:	2300      	movs	r3, #0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <xQueueGenericSend+0x94>
	__asm volatile
 8004300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004304:	f383 8811 	msr	BASEPRI, r3
 8004308:	f3bf 8f6f 	isb	sy
 800430c:	f3bf 8f4f 	dsb	sy
 8004310:	623b      	str	r3, [r7, #32]
}
 8004312:	bf00      	nop
 8004314:	bf00      	nop
 8004316:	e7fd      	b.n	8004314 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004318:	f001 fa22 	bl	8005760 <xTaskGetSchedulerState>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d102      	bne.n	8004328 <xQueueGenericSend+0xa4>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <xQueueGenericSend+0xa8>
 8004328:	2301      	movs	r3, #1
 800432a:	e000      	b.n	800432e <xQueueGenericSend+0xaa>
 800432c:	2300      	movs	r3, #0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10b      	bne.n	800434a <xQueueGenericSend+0xc6>
	__asm volatile
 8004332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	61fb      	str	r3, [r7, #28]
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	e7fd      	b.n	8004346 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800434a:	f001 fd1f 	bl	8005d8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800434e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004350:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004354:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004356:	429a      	cmp	r2, r3
 8004358:	d302      	bcc.n	8004360 <xQueueGenericSend+0xdc>
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b02      	cmp	r3, #2
 800435e:	d129      	bne.n	80043b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004366:	f000 fac8 	bl	80048fa <prvCopyDataToQueue>
 800436a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800436c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	2b00      	cmp	r3, #0
 8004372:	d010      	beq.n	8004396 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004376:	3324      	adds	r3, #36	@ 0x24
 8004378:	4618      	mov	r0, r3
 800437a:	f001 f82b 	bl	80053d4 <xTaskRemoveFromEventList>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d013      	beq.n	80043ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004384:	4b3f      	ldr	r3, [pc, #252]	@ (8004484 <xQueueGenericSend+0x200>)
 8004386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	f3bf 8f6f 	isb	sy
 8004394:	e00a      	b.n	80043ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004398:	2b00      	cmp	r3, #0
 800439a:	d007      	beq.n	80043ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800439c:	4b39      	ldr	r3, [pc, #228]	@ (8004484 <xQueueGenericSend+0x200>)
 800439e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	f3bf 8f4f 	dsb	sy
 80043a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80043ac:	f001 fd1e 	bl	8005dec <vPortExitCritical>
				return pdPASS;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e063      	b.n	800447c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d103      	bne.n	80043c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043ba:	f001 fd17 	bl	8005dec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80043be:	2300      	movs	r3, #0
 80043c0:	e05c      	b.n	800447c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d106      	bne.n	80043d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043c8:	f107 0314 	add.w	r3, r7, #20
 80043cc:	4618      	mov	r0, r3
 80043ce:	f001 f865 	bl	800549c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043d2:	2301      	movs	r3, #1
 80043d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043d6:	f001 fd09 	bl	8005dec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043da:	f000 fded 	bl	8004fb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043de:	f001 fcd5 	bl	8005d8c <vPortEnterCritical>
 80043e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043e8:	b25b      	sxtb	r3, r3
 80043ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ee:	d103      	bne.n	80043f8 <xQueueGenericSend+0x174>
 80043f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043fe:	b25b      	sxtb	r3, r3
 8004400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004404:	d103      	bne.n	800440e <xQueueGenericSend+0x18a>
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800440e:	f001 fced 	bl	8005dec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004412:	1d3a      	adds	r2, r7, #4
 8004414:	f107 0314 	add.w	r3, r7, #20
 8004418:	4611      	mov	r1, r2
 800441a:	4618      	mov	r0, r3
 800441c:	f001 f854 	bl	80054c8 <xTaskCheckForTimeOut>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d124      	bne.n	8004470 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004426:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004428:	f000 fb5f 	bl	8004aea <prvIsQueueFull>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d018      	beq.n	8004464 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004434:	3310      	adds	r3, #16
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	4611      	mov	r1, r2
 800443a:	4618      	mov	r0, r3
 800443c:	f000 ffa4 	bl	8005388 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004440:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004442:	f000 faea 	bl	8004a1a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004446:	f000 fdc5 	bl	8004fd4 <xTaskResumeAll>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	f47f af7c 	bne.w	800434a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004452:	4b0c      	ldr	r3, [pc, #48]	@ (8004484 <xQueueGenericSend+0x200>)
 8004454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004458:	601a      	str	r2, [r3, #0]
 800445a:	f3bf 8f4f 	dsb	sy
 800445e:	f3bf 8f6f 	isb	sy
 8004462:	e772      	b.n	800434a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004464:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004466:	f000 fad8 	bl	8004a1a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800446a:	f000 fdb3 	bl	8004fd4 <xTaskResumeAll>
 800446e:	e76c      	b.n	800434a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004470:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004472:	f000 fad2 	bl	8004a1a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004476:	f000 fdad 	bl	8004fd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800447a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800447c:	4618      	mov	r0, r3
 800447e:	3738      	adds	r7, #56	@ 0x38
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	e000ed04 	.word	0xe000ed04

08004488 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b08e      	sub	sp, #56	@ 0x38
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10b      	bne.n	80044b4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800449c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a0:	f383 8811 	msr	BASEPRI, r3
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	f3bf 8f4f 	dsb	sy
 80044ac:	623b      	str	r3, [r7, #32]
}
 80044ae:	bf00      	nop
 80044b0:	bf00      	nop
 80044b2:	e7fd      	b.n	80044b0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80044b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00b      	beq.n	80044d4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80044bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c0:	f383 8811 	msr	BASEPRI, r3
 80044c4:	f3bf 8f6f 	isb	sy
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	61fb      	str	r3, [r7, #28]
}
 80044ce:	bf00      	nop
 80044d0:	bf00      	nop
 80044d2:	e7fd      	b.n	80044d0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80044d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d103      	bne.n	80044e4 <xQueueGiveFromISR+0x5c>
 80044dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <xQueueGiveFromISR+0x60>
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <xQueueGiveFromISR+0x62>
 80044e8:	2300      	movs	r3, #0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10b      	bne.n	8004506 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80044ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f2:	f383 8811 	msr	BASEPRI, r3
 80044f6:	f3bf 8f6f 	isb	sy
 80044fa:	f3bf 8f4f 	dsb	sy
 80044fe:	61bb      	str	r3, [r7, #24]
}
 8004500:	bf00      	nop
 8004502:	bf00      	nop
 8004504:	e7fd      	b.n	8004502 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004506:	f001 fd03 	bl	8005f10 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800450a:	f3ef 8211 	mrs	r2, BASEPRI
 800450e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004512:	f383 8811 	msr	BASEPRI, r3
 8004516:	f3bf 8f6f 	isb	sy
 800451a:	f3bf 8f4f 	dsb	sy
 800451e:	617a      	str	r2, [r7, #20]
 8004520:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004522:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004524:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800452c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004530:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004532:	429a      	cmp	r2, r3
 8004534:	d22b      	bcs.n	800458e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004538:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800453c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004546:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004548:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800454c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004550:	d112      	bne.n	8004578 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	2b00      	cmp	r3, #0
 8004558:	d016      	beq.n	8004588 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800455a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455c:	3324      	adds	r3, #36	@ 0x24
 800455e:	4618      	mov	r0, r3
 8004560:	f000 ff38 	bl	80053d4 <xTaskRemoveFromEventList>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00e      	beq.n	8004588 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00b      	beq.n	8004588 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2201      	movs	r2, #1
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	e007      	b.n	8004588 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004578:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800457c:	3301      	adds	r3, #1
 800457e:	b2db      	uxtb	r3, r3
 8004580:	b25a      	sxtb	r2, r3
 8004582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004584:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004588:	2301      	movs	r3, #1
 800458a:	637b      	str	r3, [r7, #52]	@ 0x34
 800458c:	e001      	b.n	8004592 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800458e:	2300      	movs	r3, #0
 8004590:	637b      	str	r3, [r7, #52]	@ 0x34
 8004592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004594:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800459c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800459e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3738      	adds	r7, #56	@ 0x38
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b08e      	sub	sp, #56	@ 0x38
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80045b2:	2300      	movs	r3, #0
 80045b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80045ba:	2300      	movs	r3, #0
 80045bc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80045be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10b      	bne.n	80045dc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80045c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c8:	f383 8811 	msr	BASEPRI, r3
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	623b      	str	r3, [r7, #32]
}
 80045d6:	bf00      	nop
 80045d8:	bf00      	nop
 80045da:	e7fd      	b.n	80045d8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80045dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00b      	beq.n	80045fc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80045e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045e8:	f383 8811 	msr	BASEPRI, r3
 80045ec:	f3bf 8f6f 	isb	sy
 80045f0:	f3bf 8f4f 	dsb	sy
 80045f4:	61fb      	str	r3, [r7, #28]
}
 80045f6:	bf00      	nop
 80045f8:	bf00      	nop
 80045fa:	e7fd      	b.n	80045f8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045fc:	f001 f8b0 	bl	8005760 <xTaskGetSchedulerState>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d102      	bne.n	800460c <xQueueSemaphoreTake+0x64>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <xQueueSemaphoreTake+0x68>
 800460c:	2301      	movs	r3, #1
 800460e:	e000      	b.n	8004612 <xQueueSemaphoreTake+0x6a>
 8004610:	2300      	movs	r3, #0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10b      	bne.n	800462e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800461a:	f383 8811 	msr	BASEPRI, r3
 800461e:	f3bf 8f6f 	isb	sy
 8004622:	f3bf 8f4f 	dsb	sy
 8004626:	61bb      	str	r3, [r7, #24]
}
 8004628:	bf00      	nop
 800462a:	bf00      	nop
 800462c:	e7fd      	b.n	800462a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800462e:	f001 fbad 	bl	8005d8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004636:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463a:	2b00      	cmp	r3, #0
 800463c:	d024      	beq.n	8004688 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	1e5a      	subs	r2, r3, #1
 8004642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004644:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d104      	bne.n	8004658 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800464e:	f001 fa33 	bl	8005ab8 <pvTaskIncrementMutexHeldCount>
 8004652:	4602      	mov	r2, r0
 8004654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004656:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00f      	beq.n	8004680 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004662:	3310      	adds	r3, #16
 8004664:	4618      	mov	r0, r3
 8004666:	f000 feb5 	bl	80053d4 <xTaskRemoveFromEventList>
 800466a:	4603      	mov	r3, r0
 800466c:	2b00      	cmp	r3, #0
 800466e:	d007      	beq.n	8004680 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004670:	4b54      	ldr	r3, [pc, #336]	@ (80047c4 <xQueueSemaphoreTake+0x21c>)
 8004672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004676:	601a      	str	r2, [r3, #0]
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004680:	f001 fbb4 	bl	8005dec <vPortExitCritical>
				return pdPASS;
 8004684:	2301      	movs	r3, #1
 8004686:	e098      	b.n	80047ba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d112      	bne.n	80046b4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800468e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00b      	beq.n	80046ac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004698:	f383 8811 	msr	BASEPRI, r3
 800469c:	f3bf 8f6f 	isb	sy
 80046a0:	f3bf 8f4f 	dsb	sy
 80046a4:	617b      	str	r3, [r7, #20]
}
 80046a6:	bf00      	nop
 80046a8:	bf00      	nop
 80046aa:	e7fd      	b.n	80046a8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80046ac:	f001 fb9e 	bl	8005dec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80046b0:	2300      	movs	r3, #0
 80046b2:	e082      	b.n	80047ba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046ba:	f107 030c 	add.w	r3, r7, #12
 80046be:	4618      	mov	r0, r3
 80046c0:	f000 feec 	bl	800549c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046c4:	2301      	movs	r3, #1
 80046c6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046c8:	f001 fb90 	bl	8005dec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046cc:	f000 fc74 	bl	8004fb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046d0:	f001 fb5c 	bl	8005d8c <vPortEnterCritical>
 80046d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046da:	b25b      	sxtb	r3, r3
 80046dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e0:	d103      	bne.n	80046ea <xQueueSemaphoreTake+0x142>
 80046e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046f0:	b25b      	sxtb	r3, r3
 80046f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f6:	d103      	bne.n	8004700 <xQueueSemaphoreTake+0x158>
 80046f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004700:	f001 fb74 	bl	8005dec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004704:	463a      	mov	r2, r7
 8004706:	f107 030c 	add.w	r3, r7, #12
 800470a:	4611      	mov	r1, r2
 800470c:	4618      	mov	r0, r3
 800470e:	f000 fedb 	bl	80054c8 <xTaskCheckForTimeOut>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d132      	bne.n	800477e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004718:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800471a:	f000 f9d0 	bl	8004abe <prvIsQueueEmpty>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d026      	beq.n	8004772 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d109      	bne.n	8004740 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800472c:	f001 fb2e 	bl	8005d8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	4618      	mov	r0, r3
 8004736:	f001 f831 	bl	800579c <xTaskPriorityInherit>
 800473a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800473c:	f001 fb56 	bl	8005dec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004742:	3324      	adds	r3, #36	@ 0x24
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	4611      	mov	r1, r2
 8004748:	4618      	mov	r0, r3
 800474a:	f000 fe1d 	bl	8005388 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800474e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004750:	f000 f963 	bl	8004a1a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004754:	f000 fc3e 	bl	8004fd4 <xTaskResumeAll>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	f47f af67 	bne.w	800462e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004760:	4b18      	ldr	r3, [pc, #96]	@ (80047c4 <xQueueSemaphoreTake+0x21c>)
 8004762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	e75d      	b.n	800462e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004772:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004774:	f000 f951 	bl	8004a1a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004778:	f000 fc2c 	bl	8004fd4 <xTaskResumeAll>
 800477c:	e757      	b.n	800462e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800477e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004780:	f000 f94b 	bl	8004a1a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004784:	f000 fc26 	bl	8004fd4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004788:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800478a:	f000 f998 	bl	8004abe <prvIsQueueEmpty>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	f43f af4c 	beq.w	800462e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00d      	beq.n	80047b8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800479c:	f001 faf6 	bl	8005d8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80047a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047a2:	f000 f893 	bl	80048cc <prvGetDisinheritPriorityAfterTimeout>
 80047a6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80047a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047ae:	4618      	mov	r0, r3
 80047b0:	f001 f8f2 	bl	8005998 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80047b4:	f001 fb1a 	bl	8005dec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80047b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3738      	adds	r7, #56	@ 0x38
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	e000ed04 	.word	0xe000ed04

080047c8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08e      	sub	sp, #56	@ 0x38
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80047d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10b      	bne.n	80047f6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	623b      	str	r3, [r7, #32]
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	e7fd      	b.n	80047f2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d103      	bne.n	8004804 <xQueueReceiveFromISR+0x3c>
 80047fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <xQueueReceiveFromISR+0x40>
 8004804:	2301      	movs	r3, #1
 8004806:	e000      	b.n	800480a <xQueueReceiveFromISR+0x42>
 8004808:	2300      	movs	r3, #0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10b      	bne.n	8004826 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800480e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004812:	f383 8811 	msr	BASEPRI, r3
 8004816:	f3bf 8f6f 	isb	sy
 800481a:	f3bf 8f4f 	dsb	sy
 800481e:	61fb      	str	r3, [r7, #28]
}
 8004820:	bf00      	nop
 8004822:	bf00      	nop
 8004824:	e7fd      	b.n	8004822 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004826:	f001 fb73 	bl	8005f10 <vPortValidateInterruptPriority>
	__asm volatile
 800482a:	f3ef 8211 	mrs	r2, BASEPRI
 800482e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	61ba      	str	r2, [r7, #24]
 8004840:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004842:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004844:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800484c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800484e:	2b00      	cmp	r3, #0
 8004850:	d02f      	beq.n	80048b2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800485c:	68b9      	ldr	r1, [r7, #8]
 800485e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004860:	f000 f8b5 	bl	80049ce <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004866:	1e5a      	subs	r2, r3, #1
 8004868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800486c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d112      	bne.n	800489c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d016      	beq.n	80048ac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800487e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004880:	3310      	adds	r3, #16
 8004882:	4618      	mov	r0, r3
 8004884:	f000 fda6 	bl	80053d4 <xTaskRemoveFromEventList>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00e      	beq.n	80048ac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00b      	beq.n	80048ac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	e007      	b.n	80048ac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800489c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048a0:	3301      	adds	r3, #1
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	b25a      	sxtb	r2, r3
 80048a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80048ac:	2301      	movs	r3, #1
 80048ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80048b0:	e001      	b.n	80048b6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80048b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f383 8811 	msr	BASEPRI, r3
}
 80048c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80048c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3738      	adds	r7, #56	@ 0x38
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d006      	beq.n	80048ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f1c3 0307 	rsb	r3, r3, #7
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	e001      	b.n	80048ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80048ea:	2300      	movs	r3, #0
 80048ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80048ee:	68fb      	ldr	r3, [r7, #12]
	}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bc80      	pop	{r7}
 80048f8:	4770      	bx	lr

080048fa <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b086      	sub	sp, #24
 80048fe:	af00      	add	r7, sp, #0
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004906:	2300      	movs	r3, #0
 8004908:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10d      	bne.n	8004934 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d14d      	bne.n	80049bc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	4618      	mov	r0, r3
 8004926:	f000 ffaf 	bl	8005888 <xTaskPriorityDisinherit>
 800492a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	609a      	str	r2, [r3, #8]
 8004932:	e043      	b.n	80049bc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d119      	bne.n	800496e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6858      	ldr	r0, [r3, #4]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	461a      	mov	r2, r3
 8004944:	68b9      	ldr	r1, [r7, #8]
 8004946:	f002 fd12 	bl	800736e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	441a      	add	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	429a      	cmp	r2, r3
 8004962:	d32b      	bcc.n	80049bc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	605a      	str	r2, [r3, #4]
 800496c:	e026      	b.n	80049bc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	68d8      	ldr	r0, [r3, #12]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	461a      	mov	r2, r3
 8004978:	68b9      	ldr	r1, [r7, #8]
 800497a:	f002 fcf8 	bl	800736e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004986:	425b      	negs	r3, r3
 8004988:	441a      	add	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	68da      	ldr	r2, [r3, #12]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d207      	bcs.n	80049aa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	689a      	ldr	r2, [r3, #8]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a2:	425b      	negs	r3, r3
 80049a4:	441a      	add	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d105      	bne.n	80049bc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	3b01      	subs	r3, #1
 80049ba:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80049c4:	697b      	ldr	r3, [r7, #20]
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3718      	adds	r7, #24
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b082      	sub	sp, #8
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
 80049d6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d018      	beq.n	8004a12 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e8:	441a      	add	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d303      	bcc.n	8004a02 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68d9      	ldr	r1, [r3, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	6838      	ldr	r0, [r7, #0]
 8004a0e:	f002 fcae 	bl	800736e <memcpy>
	}
}
 8004a12:	bf00      	nop
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b084      	sub	sp, #16
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004a22:	f001 f9b3 	bl	8005d8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a2c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a2e:	e011      	b.n	8004a54 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d012      	beq.n	8004a5e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	3324      	adds	r3, #36	@ 0x24
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 fcc9 	bl	80053d4 <xTaskRemoveFromEventList>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004a48:	f000 fda2 	bl	8005590 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	dce9      	bgt.n	8004a30 <prvUnlockQueue+0x16>
 8004a5c:	e000      	b.n	8004a60 <prvUnlockQueue+0x46>
					break;
 8004a5e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	22ff      	movs	r2, #255	@ 0xff
 8004a64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004a68:	f001 f9c0 	bl	8005dec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004a6c:	f001 f98e 	bl	8005d8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a76:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a78:	e011      	b.n	8004a9e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d012      	beq.n	8004aa8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	3310      	adds	r3, #16
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 fca4 	bl	80053d4 <xTaskRemoveFromEventList>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004a92:	f000 fd7d 	bl	8005590 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004a96:	7bbb      	ldrb	r3, [r7, #14]
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	dce9      	bgt.n	8004a7a <prvUnlockQueue+0x60>
 8004aa6:	e000      	b.n	8004aaa <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004aa8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	22ff      	movs	r2, #255	@ 0xff
 8004aae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004ab2:	f001 f99b 	bl	8005dec <vPortExitCritical>
}
 8004ab6:	bf00      	nop
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b084      	sub	sp, #16
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ac6:	f001 f961 	bl	8005d8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d102      	bne.n	8004ad8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	60fb      	str	r3, [r7, #12]
 8004ad6:	e001      	b.n	8004adc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004adc:	f001 f986 	bl	8005dec <vPortExitCritical>

	return xReturn;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b084      	sub	sp, #16
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004af2:	f001 f94b 	bl	8005d8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d102      	bne.n	8004b08 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b02:	2301      	movs	r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e001      	b.n	8004b0c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b0c:	f001 f96e 	bl	8005dec <vPortExitCritical>

	return xReturn;
 8004b10:	68fb      	ldr	r3, [r7, #12]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3710      	adds	r7, #16
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b08e      	sub	sp, #56	@ 0x38
 8004b1e:	af04      	add	r7, sp, #16
 8004b20:	60f8      	str	r0, [r7, #12]
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	607a      	str	r2, [r7, #4]
 8004b26:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b32:	f383 8811 	msr	BASEPRI, r3
 8004b36:	f3bf 8f6f 	isb	sy
 8004b3a:	f3bf 8f4f 	dsb	sy
 8004b3e:	623b      	str	r3, [r7, #32]
}
 8004b40:	bf00      	nop
 8004b42:	bf00      	nop
 8004b44:	e7fd      	b.n	8004b42 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10b      	bne.n	8004b64 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	61fb      	str	r3, [r7, #28]
}
 8004b5e:	bf00      	nop
 8004b60:	bf00      	nop
 8004b62:	e7fd      	b.n	8004b60 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b64:	23a0      	movs	r3, #160	@ 0xa0
 8004b66:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	2ba0      	cmp	r3, #160	@ 0xa0
 8004b6c:	d00b      	beq.n	8004b86 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b72:	f383 8811 	msr	BASEPRI, r3
 8004b76:	f3bf 8f6f 	isb	sy
 8004b7a:	f3bf 8f4f 	dsb	sy
 8004b7e:	61bb      	str	r3, [r7, #24]
}
 8004b80:	bf00      	nop
 8004b82:	bf00      	nop
 8004b84:	e7fd      	b.n	8004b82 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004b86:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d01e      	beq.n	8004bcc <xTaskCreateStatic+0xb2>
 8004b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d01b      	beq.n	8004bcc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b96:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b9c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	2202      	movs	r2, #2
 8004ba2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	9303      	str	r3, [sp, #12]
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	9302      	str	r3, [sp, #8]
 8004bae:	f107 0314 	add.w	r3, r7, #20
 8004bb2:	9301      	str	r3, [sp, #4]
 8004bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	68b9      	ldr	r1, [r7, #8]
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f000 f850 	bl	8004c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004bc6:	f000 f8ed 	bl	8004da4 <prvAddNewTaskToReadyList>
 8004bca:	e001      	b.n	8004bd0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004bd0:	697b      	ldr	r3, [r7, #20]
	}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3728      	adds	r7, #40	@ 0x28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b08c      	sub	sp, #48	@ 0x30
 8004bde:	af04      	add	r7, sp, #16
 8004be0:	60f8      	str	r0, [r7, #12]
 8004be2:	60b9      	str	r1, [r7, #8]
 8004be4:	603b      	str	r3, [r7, #0]
 8004be6:	4613      	mov	r3, r2
 8004be8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004bea:	88fb      	ldrh	r3, [r7, #6]
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f001 f9ce 	bl	8005f90 <pvPortMalloc>
 8004bf4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d00e      	beq.n	8004c1a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004bfc:	20a0      	movs	r0, #160	@ 0xa0
 8004bfe:	f001 f9c7 	bl	8005f90 <pvPortMalloc>
 8004c02:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c10:	e005      	b.n	8004c1e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c12:	6978      	ldr	r0, [r7, #20]
 8004c14:	f001 fa8a 	bl	800612c <vPortFree>
 8004c18:	e001      	b.n	8004c1e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d017      	beq.n	8004c54 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c2c:	88fa      	ldrh	r2, [r7, #6]
 8004c2e:	2300      	movs	r3, #0
 8004c30:	9303      	str	r3, [sp, #12]
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	9302      	str	r3, [sp, #8]
 8004c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c38:	9301      	str	r3, [sp, #4]
 8004c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	68b9      	ldr	r1, [r7, #8]
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 f80e 	bl	8004c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c48:	69f8      	ldr	r0, [r7, #28]
 8004c4a:	f000 f8ab 	bl	8004da4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	61bb      	str	r3, [r7, #24]
 8004c52:	e002      	b.n	8004c5a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c54:	f04f 33ff 	mov.w	r3, #4294967295
 8004c58:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3720      	adds	r7, #32
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b088      	sub	sp, #32
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	f023 0307 	bic.w	r3, r3, #7
 8004c8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00b      	beq.n	8004cae <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	617b      	str	r3, [r7, #20]
}
 8004ca8:	bf00      	nop
 8004caa:	bf00      	nop
 8004cac:	e7fd      	b.n	8004caa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01f      	beq.n	8004cf4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	61fb      	str	r3, [r7, #28]
 8004cb8:	e012      	b.n	8004ce0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	7819      	ldrb	r1, [r3, #0]
 8004cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cc4:	69fb      	ldr	r3, [r7, #28]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	3334      	adds	r3, #52	@ 0x34
 8004cca:	460a      	mov	r2, r1
 8004ccc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d006      	beq.n	8004ce8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	3301      	adds	r3, #1
 8004cde:	61fb      	str	r3, [r7, #28]
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b0f      	cmp	r3, #15
 8004ce4:	d9e9      	bls.n	8004cba <prvInitialiseNewTask+0x56>
 8004ce6:	e000      	b.n	8004cea <prvInitialiseNewTask+0x86>
			{
				break;
 8004ce8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004cf2:	e003      	b.n	8004cfc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfe:	2b06      	cmp	r3, #6
 8004d00:	d901      	bls.n	8004d06 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d02:	2306      	movs	r3, #6
 8004d04:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d10:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d14:	2200      	movs	r2, #0
 8004d16:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7ff f892 	bl	8003e46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d24:	3318      	adds	r3, #24
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff f88d 	bl	8003e46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d30:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d34:	f1c3 0207 	rsb	r2, r3, #7
 8004d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d3a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d40:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d44:	2200      	movs	r2, #0
 8004d46:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d54:	334c      	adds	r3, #76	@ 0x4c
 8004d56:	224c      	movs	r2, #76	@ 0x4c
 8004d58:	2100      	movs	r1, #0
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f002 fa1c 	bl	8007198 <memset>
 8004d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d62:	4a0d      	ldr	r2, [pc, #52]	@ (8004d98 <prvInitialiseNewTask+0x134>)
 8004d64:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d68:	4a0c      	ldr	r2, [pc, #48]	@ (8004d9c <prvInitialiseNewTask+0x138>)
 8004d6a:	655a      	str	r2, [r3, #84]	@ 0x54
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8004da0 <prvInitialiseNewTask+0x13c>)
 8004d70:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	68f9      	ldr	r1, [r7, #12]
 8004d76:	69b8      	ldr	r0, [r7, #24]
 8004d78:	f000 ff18 	bl	8005bac <pxPortInitialiseStack>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d8e:	bf00      	nop
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20002754 	.word	0x20002754
 8004d9c:	200027bc 	.word	0x200027bc
 8004da0:	20002824 	.word	0x20002824

08004da4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004dac:	f000 ffee 	bl	8005d8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004db0:	4b2a      	ldr	r3, [pc, #168]	@ (8004e5c <prvAddNewTaskToReadyList+0xb8>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	3301      	adds	r3, #1
 8004db6:	4a29      	ldr	r2, [pc, #164]	@ (8004e5c <prvAddNewTaskToReadyList+0xb8>)
 8004db8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004dba:	4b29      	ldr	r3, [pc, #164]	@ (8004e60 <prvAddNewTaskToReadyList+0xbc>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d109      	bne.n	8004dd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004dc2:	4a27      	ldr	r2, [pc, #156]	@ (8004e60 <prvAddNewTaskToReadyList+0xbc>)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004dc8:	4b24      	ldr	r3, [pc, #144]	@ (8004e5c <prvAddNewTaskToReadyList+0xb8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d110      	bne.n	8004df2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004dd0:	f000 fc02 	bl	80055d8 <prvInitialiseTaskLists>
 8004dd4:	e00d      	b.n	8004df2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004dd6:	4b23      	ldr	r3, [pc, #140]	@ (8004e64 <prvAddNewTaskToReadyList+0xc0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004dde:	4b20      	ldr	r3, [pc, #128]	@ (8004e60 <prvAddNewTaskToReadyList+0xbc>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d802      	bhi.n	8004df2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004dec:	4a1c      	ldr	r2, [pc, #112]	@ (8004e60 <prvAddNewTaskToReadyList+0xbc>)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004df2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e68 <prvAddNewTaskToReadyList+0xc4>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	3301      	adds	r3, #1
 8004df8:	4a1b      	ldr	r2, [pc, #108]	@ (8004e68 <prvAddNewTaskToReadyList+0xc4>)
 8004dfa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e00:	2201      	movs	r2, #1
 8004e02:	409a      	lsls	r2, r3
 8004e04:	4b19      	ldr	r3, [pc, #100]	@ (8004e6c <prvAddNewTaskToReadyList+0xc8>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	4a18      	ldr	r2, [pc, #96]	@ (8004e6c <prvAddNewTaskToReadyList+0xc8>)
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e12:	4613      	mov	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4a15      	ldr	r2, [pc, #84]	@ (8004e70 <prvAddNewTaskToReadyList+0xcc>)
 8004e1c:	441a      	add	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	3304      	adds	r3, #4
 8004e22:	4619      	mov	r1, r3
 8004e24:	4610      	mov	r0, r2
 8004e26:	f7ff f81a 	bl	8003e5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004e2a:	f000 ffdf 	bl	8005dec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e64 <prvAddNewTaskToReadyList+0xc0>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00e      	beq.n	8004e54 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e36:	4b0a      	ldr	r3, [pc, #40]	@ (8004e60 <prvAddNewTaskToReadyList+0xbc>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d207      	bcs.n	8004e54 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e44:	4b0b      	ldr	r3, [pc, #44]	@ (8004e74 <prvAddNewTaskToReadyList+0xd0>)
 8004e46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e54:	bf00      	nop
 8004e56:	3708      	adds	r7, #8
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	20000700 	.word	0x20000700
 8004e60:	20000600 	.word	0x20000600
 8004e64:	2000070c 	.word	0x2000070c
 8004e68:	2000071c 	.word	0x2000071c
 8004e6c:	20000708 	.word	0x20000708
 8004e70:	20000604 	.word	0x20000604
 8004e74:	e000ed04 	.word	0xe000ed04

08004e78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d018      	beq.n	8004ebc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e8a:	4b14      	ldr	r3, [pc, #80]	@ (8004edc <vTaskDelay+0x64>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00b      	beq.n	8004eaa <vTaskDelay+0x32>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	60bb      	str	r3, [r7, #8]
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	e7fd      	b.n	8004ea6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004eaa:	f000 f885 	bl	8004fb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004eae:	2100      	movs	r1, #0
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 fe15 	bl	8005ae0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004eb6:	f000 f88d 	bl	8004fd4 <xTaskResumeAll>
 8004eba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d107      	bne.n	8004ed2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004ec2:	4b07      	ldr	r3, [pc, #28]	@ (8004ee0 <vTaskDelay+0x68>)
 8004ec4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004ed2:	bf00      	nop
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000728 	.word	0x20000728
 8004ee0:	e000ed04 	.word	0xe000ed04

08004ee4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b08a      	sub	sp, #40	@ 0x28
 8004ee8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004ef2:	463a      	mov	r2, r7
 8004ef4:	1d39      	adds	r1, r7, #4
 8004ef6:	f107 0308 	add.w	r3, r7, #8
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7fb fdea 	bl	8000ad4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f00:	6839      	ldr	r1, [r7, #0]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	9202      	str	r2, [sp, #8]
 8004f08:	9301      	str	r3, [sp, #4]
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	2300      	movs	r3, #0
 8004f10:	460a      	mov	r2, r1
 8004f12:	4921      	ldr	r1, [pc, #132]	@ (8004f98 <vTaskStartScheduler+0xb4>)
 8004f14:	4821      	ldr	r0, [pc, #132]	@ (8004f9c <vTaskStartScheduler+0xb8>)
 8004f16:	f7ff fe00 	bl	8004b1a <xTaskCreateStatic>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	4a20      	ldr	r2, [pc, #128]	@ (8004fa0 <vTaskStartScheduler+0xbc>)
 8004f1e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f20:	4b1f      	ldr	r3, [pc, #124]	@ (8004fa0 <vTaskStartScheduler+0xbc>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	e001      	b.n	8004f32 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d11b      	bne.n	8004f70 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f3c:	f383 8811 	msr	BASEPRI, r3
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	613b      	str	r3, [r7, #16]
}
 8004f4a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f4c:	4b15      	ldr	r3, [pc, #84]	@ (8004fa4 <vTaskStartScheduler+0xc0>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	334c      	adds	r3, #76	@ 0x4c
 8004f52:	4a15      	ldr	r2, [pc, #84]	@ (8004fa8 <vTaskStartScheduler+0xc4>)
 8004f54:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004f56:	4b15      	ldr	r3, [pc, #84]	@ (8004fac <vTaskStartScheduler+0xc8>)
 8004f58:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004f5e:	4b14      	ldr	r3, [pc, #80]	@ (8004fb0 <vTaskStartScheduler+0xcc>)
 8004f60:	2201      	movs	r2, #1
 8004f62:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f64:	4b13      	ldr	r3, [pc, #76]	@ (8004fb4 <vTaskStartScheduler+0xd0>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004f6a:	f000 fe9d 	bl	8005ca8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004f6e:	e00f      	b.n	8004f90 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f76:	d10b      	bne.n	8004f90 <vTaskStartScheduler+0xac>
	__asm volatile
 8004f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7c:	f383 8811 	msr	BASEPRI, r3
 8004f80:	f3bf 8f6f 	isb	sy
 8004f84:	f3bf 8f4f 	dsb	sy
 8004f88:	60fb      	str	r3, [r7, #12]
}
 8004f8a:	bf00      	nop
 8004f8c:	bf00      	nop
 8004f8e:	e7fd      	b.n	8004f8c <vTaskStartScheduler+0xa8>
}
 8004f90:	bf00      	nop
 8004f92:	3718      	adds	r7, #24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	080090a4 	.word	0x080090a4
 8004f9c:	080055a9 	.word	0x080055a9
 8004fa0:	20000724 	.word	0x20000724
 8004fa4:	20000600 	.word	0x20000600
 8004fa8:	20000024 	.word	0x20000024
 8004fac:	20000720 	.word	0x20000720
 8004fb0:	2000070c 	.word	0x2000070c
 8004fb4:	20000704 	.word	0x20000704

08004fb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004fb8:	b480      	push	{r7}
 8004fba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004fbc:	4b04      	ldr	r3, [pc, #16]	@ (8004fd0 <vTaskSuspendAll+0x18>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	4a03      	ldr	r2, [pc, #12]	@ (8004fd0 <vTaskSuspendAll+0x18>)
 8004fc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004fc6:	bf00      	nop
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bc80      	pop	{r7}
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	20000728 	.word	0x20000728

08004fd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004fe2:	4b42      	ldr	r3, [pc, #264]	@ (80050ec <xTaskResumeAll+0x118>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10b      	bne.n	8005002 <xTaskResumeAll+0x2e>
	__asm volatile
 8004fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fee:	f383 8811 	msr	BASEPRI, r3
 8004ff2:	f3bf 8f6f 	isb	sy
 8004ff6:	f3bf 8f4f 	dsb	sy
 8004ffa:	603b      	str	r3, [r7, #0]
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	e7fd      	b.n	8004ffe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005002:	f000 fec3 	bl	8005d8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005006:	4b39      	ldr	r3, [pc, #228]	@ (80050ec <xTaskResumeAll+0x118>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3b01      	subs	r3, #1
 800500c:	4a37      	ldr	r2, [pc, #220]	@ (80050ec <xTaskResumeAll+0x118>)
 800500e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005010:	4b36      	ldr	r3, [pc, #216]	@ (80050ec <xTaskResumeAll+0x118>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d161      	bne.n	80050dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005018:	4b35      	ldr	r3, [pc, #212]	@ (80050f0 <xTaskResumeAll+0x11c>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d05d      	beq.n	80050dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005020:	e02e      	b.n	8005080 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005022:	4b34      	ldr	r3, [pc, #208]	@ (80050f4 <xTaskResumeAll+0x120>)
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	3318      	adds	r3, #24
 800502e:	4618      	mov	r0, r3
 8005030:	f7fe ff70 	bl	8003f14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3304      	adds	r3, #4
 8005038:	4618      	mov	r0, r3
 800503a:	f7fe ff6b 	bl	8003f14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005042:	2201      	movs	r2, #1
 8005044:	409a      	lsls	r2, r3
 8005046:	4b2c      	ldr	r3, [pc, #176]	@ (80050f8 <xTaskResumeAll+0x124>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4313      	orrs	r3, r2
 800504c:	4a2a      	ldr	r2, [pc, #168]	@ (80050f8 <xTaskResumeAll+0x124>)
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4a27      	ldr	r2, [pc, #156]	@ (80050fc <xTaskResumeAll+0x128>)
 800505e:	441a      	add	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	3304      	adds	r3, #4
 8005064:	4619      	mov	r1, r3
 8005066:	4610      	mov	r0, r2
 8005068:	f7fe fef9 	bl	8003e5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005070:	4b23      	ldr	r3, [pc, #140]	@ (8005100 <xTaskResumeAll+0x12c>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005076:	429a      	cmp	r2, r3
 8005078:	d302      	bcc.n	8005080 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800507a:	4b22      	ldr	r3, [pc, #136]	@ (8005104 <xTaskResumeAll+0x130>)
 800507c:	2201      	movs	r2, #1
 800507e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005080:	4b1c      	ldr	r3, [pc, #112]	@ (80050f4 <xTaskResumeAll+0x120>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1cc      	bne.n	8005022 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800508e:	f000 fb47 	bl	8005720 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005092:	4b1d      	ldr	r3, [pc, #116]	@ (8005108 <xTaskResumeAll+0x134>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d010      	beq.n	80050c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800509e:	f000 f857 	bl	8005150 <xTaskIncrementTick>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d002      	beq.n	80050ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80050a8:	4b16      	ldr	r3, [pc, #88]	@ (8005104 <xTaskResumeAll+0x130>)
 80050aa:	2201      	movs	r2, #1
 80050ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	3b01      	subs	r3, #1
 80050b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d1f1      	bne.n	800509e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80050ba:	4b13      	ldr	r3, [pc, #76]	@ (8005108 <xTaskResumeAll+0x134>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80050c0:	4b10      	ldr	r3, [pc, #64]	@ (8005104 <xTaskResumeAll+0x130>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d009      	beq.n	80050dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80050c8:	2301      	movs	r3, #1
 80050ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80050cc:	4b0f      	ldr	r3, [pc, #60]	@ (800510c <xTaskResumeAll+0x138>)
 80050ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	f3bf 8f4f 	dsb	sy
 80050d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80050dc:	f000 fe86 	bl	8005dec <vPortExitCritical>

	return xAlreadyYielded;
 80050e0:	68bb      	ldr	r3, [r7, #8]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	20000728 	.word	0x20000728
 80050f0:	20000700 	.word	0x20000700
 80050f4:	200006c0 	.word	0x200006c0
 80050f8:	20000708 	.word	0x20000708
 80050fc:	20000604 	.word	0x20000604
 8005100:	20000600 	.word	0x20000600
 8005104:	20000714 	.word	0x20000714
 8005108:	20000710 	.word	0x20000710
 800510c:	e000ed04 	.word	0xe000ed04

08005110 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005116:	4b04      	ldr	r3, [pc, #16]	@ (8005128 <xTaskGetTickCount+0x18>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800511c:	687b      	ldr	r3, [r7, #4]
}
 800511e:	4618      	mov	r0, r3
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr
 8005128:	20000704 	.word	0x20000704

0800512c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005132:	f000 feed 	bl	8005f10 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005136:	2300      	movs	r3, #0
 8005138:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800513a:	4b04      	ldr	r3, [pc, #16]	@ (800514c <xTaskGetTickCountFromISR+0x20>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005140:	683b      	ldr	r3, [r7, #0]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3708      	adds	r7, #8
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20000704 	.word	0x20000704

08005150 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005156:	2300      	movs	r3, #0
 8005158:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800515a:	4b4f      	ldr	r3, [pc, #316]	@ (8005298 <xTaskIncrementTick+0x148>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	f040 808f 	bne.w	8005282 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005164:	4b4d      	ldr	r3, [pc, #308]	@ (800529c <xTaskIncrementTick+0x14c>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3301      	adds	r3, #1
 800516a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800516c:	4a4b      	ldr	r2, [pc, #300]	@ (800529c <xTaskIncrementTick+0x14c>)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d121      	bne.n	80051bc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005178:	4b49      	ldr	r3, [pc, #292]	@ (80052a0 <xTaskIncrementTick+0x150>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00b      	beq.n	800519a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	603b      	str	r3, [r7, #0]
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop
 8005198:	e7fd      	b.n	8005196 <xTaskIncrementTick+0x46>
 800519a:	4b41      	ldr	r3, [pc, #260]	@ (80052a0 <xTaskIncrementTick+0x150>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	4b40      	ldr	r3, [pc, #256]	@ (80052a4 <xTaskIncrementTick+0x154>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a3e      	ldr	r2, [pc, #248]	@ (80052a0 <xTaskIncrementTick+0x150>)
 80051a6:	6013      	str	r3, [r2, #0]
 80051a8:	4a3e      	ldr	r2, [pc, #248]	@ (80052a4 <xTaskIncrementTick+0x154>)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6013      	str	r3, [r2, #0]
 80051ae:	4b3e      	ldr	r3, [pc, #248]	@ (80052a8 <xTaskIncrementTick+0x158>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	3301      	adds	r3, #1
 80051b4:	4a3c      	ldr	r2, [pc, #240]	@ (80052a8 <xTaskIncrementTick+0x158>)
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	f000 fab2 	bl	8005720 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051bc:	4b3b      	ldr	r3, [pc, #236]	@ (80052ac <xTaskIncrementTick+0x15c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d348      	bcc.n	8005258 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051c6:	4b36      	ldr	r3, [pc, #216]	@ (80052a0 <xTaskIncrementTick+0x150>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d104      	bne.n	80051da <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051d0:	4b36      	ldr	r3, [pc, #216]	@ (80052ac <xTaskIncrementTick+0x15c>)
 80051d2:	f04f 32ff 	mov.w	r2, #4294967295
 80051d6:	601a      	str	r2, [r3, #0]
					break;
 80051d8:	e03e      	b.n	8005258 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051da:	4b31      	ldr	r3, [pc, #196]	@ (80052a0 <xTaskIncrementTick+0x150>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d203      	bcs.n	80051fa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80051f2:	4a2e      	ldr	r2, [pc, #184]	@ (80052ac <xTaskIncrementTick+0x15c>)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80051f8:	e02e      	b.n	8005258 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	3304      	adds	r3, #4
 80051fe:	4618      	mov	r0, r3
 8005200:	f7fe fe88 	bl	8003f14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005208:	2b00      	cmp	r3, #0
 800520a:	d004      	beq.n	8005216 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	3318      	adds	r3, #24
 8005210:	4618      	mov	r0, r3
 8005212:	f7fe fe7f 	bl	8003f14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521a:	2201      	movs	r2, #1
 800521c:	409a      	lsls	r2, r3
 800521e:	4b24      	ldr	r3, [pc, #144]	@ (80052b0 <xTaskIncrementTick+0x160>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4313      	orrs	r3, r2
 8005224:	4a22      	ldr	r2, [pc, #136]	@ (80052b0 <xTaskIncrementTick+0x160>)
 8005226:	6013      	str	r3, [r2, #0]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4a1f      	ldr	r2, [pc, #124]	@ (80052b4 <xTaskIncrementTick+0x164>)
 8005236:	441a      	add	r2, r3
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	3304      	adds	r3, #4
 800523c:	4619      	mov	r1, r3
 800523e:	4610      	mov	r0, r2
 8005240:	f7fe fe0d 	bl	8003e5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005248:	4b1b      	ldr	r3, [pc, #108]	@ (80052b8 <xTaskIncrementTick+0x168>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800524e:	429a      	cmp	r2, r3
 8005250:	d3b9      	bcc.n	80051c6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005252:	2301      	movs	r3, #1
 8005254:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005256:	e7b6      	b.n	80051c6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005258:	4b17      	ldr	r3, [pc, #92]	@ (80052b8 <xTaskIncrementTick+0x168>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	4915      	ldr	r1, [pc, #84]	@ (80052b4 <xTaskIncrementTick+0x164>)
 8005260:	4613      	mov	r3, r2
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4413      	add	r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d901      	bls.n	8005274 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005270:	2301      	movs	r3, #1
 8005272:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005274:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <xTaskIncrementTick+0x16c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d007      	beq.n	800528c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800527c:	2301      	movs	r3, #1
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	e004      	b.n	800528c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005282:	4b0f      	ldr	r3, [pc, #60]	@ (80052c0 <xTaskIncrementTick+0x170>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	3301      	adds	r3, #1
 8005288:	4a0d      	ldr	r2, [pc, #52]	@ (80052c0 <xTaskIncrementTick+0x170>)
 800528a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800528c:	697b      	ldr	r3, [r7, #20]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	20000728 	.word	0x20000728
 800529c:	20000704 	.word	0x20000704
 80052a0:	200006b8 	.word	0x200006b8
 80052a4:	200006bc 	.word	0x200006bc
 80052a8:	20000718 	.word	0x20000718
 80052ac:	20000720 	.word	0x20000720
 80052b0:	20000708 	.word	0x20000708
 80052b4:	20000604 	.word	0x20000604
 80052b8:	20000600 	.word	0x20000600
 80052bc:	20000714 	.word	0x20000714
 80052c0:	20000710 	.word	0x20000710

080052c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80052ca:	4b29      	ldr	r3, [pc, #164]	@ (8005370 <vTaskSwitchContext+0xac>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80052d2:	4b28      	ldr	r3, [pc, #160]	@ (8005374 <vTaskSwitchContext+0xb0>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80052d8:	e045      	b.n	8005366 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80052da:	4b26      	ldr	r3, [pc, #152]	@ (8005374 <vTaskSwitchContext+0xb0>)
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052e0:	4b25      	ldr	r3, [pc, #148]	@ (8005378 <vTaskSwitchContext+0xb4>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	fab3 f383 	clz	r3, r3
 80052ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80052ee:	7afb      	ldrb	r3, [r7, #11]
 80052f0:	f1c3 031f 	rsb	r3, r3, #31
 80052f4:	617b      	str	r3, [r7, #20]
 80052f6:	4921      	ldr	r1, [pc, #132]	@ (800537c <vTaskSwitchContext+0xb8>)
 80052f8:	697a      	ldr	r2, [r7, #20]
 80052fa:	4613      	mov	r3, r2
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	4413      	add	r3, r2
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	440b      	add	r3, r1
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d10b      	bne.n	8005322 <vTaskSwitchContext+0x5e>
	__asm volatile
 800530a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530e:	f383 8811 	msr	BASEPRI, r3
 8005312:	f3bf 8f6f 	isb	sy
 8005316:	f3bf 8f4f 	dsb	sy
 800531a:	607b      	str	r3, [r7, #4]
}
 800531c:	bf00      	nop
 800531e:	bf00      	nop
 8005320:	e7fd      	b.n	800531e <vTaskSwitchContext+0x5a>
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	4613      	mov	r3, r2
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	4413      	add	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	4a13      	ldr	r2, [pc, #76]	@ (800537c <vTaskSwitchContext+0xb8>)
 800532e:	4413      	add	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	605a      	str	r2, [r3, #4]
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	685a      	ldr	r2, [r3, #4]
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	3308      	adds	r3, #8
 8005344:	429a      	cmp	r2, r3
 8005346:	d104      	bne.n	8005352 <vTaskSwitchContext+0x8e>
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	605a      	str	r2, [r3, #4]
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	4a09      	ldr	r2, [pc, #36]	@ (8005380 <vTaskSwitchContext+0xbc>)
 800535a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800535c:	4b08      	ldr	r3, [pc, #32]	@ (8005380 <vTaskSwitchContext+0xbc>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	334c      	adds	r3, #76	@ 0x4c
 8005362:	4a08      	ldr	r2, [pc, #32]	@ (8005384 <vTaskSwitchContext+0xc0>)
 8005364:	6013      	str	r3, [r2, #0]
}
 8005366:	bf00      	nop
 8005368:	371c      	adds	r7, #28
 800536a:	46bd      	mov	sp, r7
 800536c:	bc80      	pop	{r7}
 800536e:	4770      	bx	lr
 8005370:	20000728 	.word	0x20000728
 8005374:	20000714 	.word	0x20000714
 8005378:	20000708 	.word	0x20000708
 800537c:	20000604 	.word	0x20000604
 8005380:	20000600 	.word	0x20000600
 8005384:	20000024 	.word	0x20000024

08005388 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10b      	bne.n	80053b0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539c:	f383 8811 	msr	BASEPRI, r3
 80053a0:	f3bf 8f6f 	isb	sy
 80053a4:	f3bf 8f4f 	dsb	sy
 80053a8:	60fb      	str	r3, [r7, #12]
}
 80053aa:	bf00      	nop
 80053ac:	bf00      	nop
 80053ae:	e7fd      	b.n	80053ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053b0:	4b07      	ldr	r3, [pc, #28]	@ (80053d0 <vTaskPlaceOnEventList+0x48>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	3318      	adds	r3, #24
 80053b6:	4619      	mov	r1, r3
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7fe fd73 	bl	8003ea4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80053be:	2101      	movs	r1, #1
 80053c0:	6838      	ldr	r0, [r7, #0]
 80053c2:	f000 fb8d 	bl	8005ae0 <prvAddCurrentTaskToDelayedList>
}
 80053c6:	bf00      	nop
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	20000600 	.word	0x20000600

080053d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b086      	sub	sp, #24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10b      	bne.n	8005402 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80053ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ee:	f383 8811 	msr	BASEPRI, r3
 80053f2:	f3bf 8f6f 	isb	sy
 80053f6:	f3bf 8f4f 	dsb	sy
 80053fa:	60fb      	str	r3, [r7, #12]
}
 80053fc:	bf00      	nop
 80053fe:	bf00      	nop
 8005400:	e7fd      	b.n	80053fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	3318      	adds	r3, #24
 8005406:	4618      	mov	r0, r3
 8005408:	f7fe fd84 	bl	8003f14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800540c:	4b1d      	ldr	r3, [pc, #116]	@ (8005484 <xTaskRemoveFromEventList+0xb0>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d11c      	bne.n	800544e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	3304      	adds	r3, #4
 8005418:	4618      	mov	r0, r3
 800541a:	f7fe fd7b 	bl	8003f14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005422:	2201      	movs	r2, #1
 8005424:	409a      	lsls	r2, r3
 8005426:	4b18      	ldr	r3, [pc, #96]	@ (8005488 <xTaskRemoveFromEventList+0xb4>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4313      	orrs	r3, r2
 800542c:	4a16      	ldr	r2, [pc, #88]	@ (8005488 <xTaskRemoveFromEventList+0xb4>)
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005434:	4613      	mov	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4413      	add	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4a13      	ldr	r2, [pc, #76]	@ (800548c <xTaskRemoveFromEventList+0xb8>)
 800543e:	441a      	add	r2, r3
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	3304      	adds	r3, #4
 8005444:	4619      	mov	r1, r3
 8005446:	4610      	mov	r0, r2
 8005448:	f7fe fd09 	bl	8003e5e <vListInsertEnd>
 800544c:	e005      	b.n	800545a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	3318      	adds	r3, #24
 8005452:	4619      	mov	r1, r3
 8005454:	480e      	ldr	r0, [pc, #56]	@ (8005490 <xTaskRemoveFromEventList+0xbc>)
 8005456:	f7fe fd02 	bl	8003e5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800545e:	4b0d      	ldr	r3, [pc, #52]	@ (8005494 <xTaskRemoveFromEventList+0xc0>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005464:	429a      	cmp	r2, r3
 8005466:	d905      	bls.n	8005474 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005468:	2301      	movs	r3, #1
 800546a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800546c:	4b0a      	ldr	r3, [pc, #40]	@ (8005498 <xTaskRemoveFromEventList+0xc4>)
 800546e:	2201      	movs	r2, #1
 8005470:	601a      	str	r2, [r3, #0]
 8005472:	e001      	b.n	8005478 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005474:	2300      	movs	r3, #0
 8005476:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005478:	697b      	ldr	r3, [r7, #20]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20000728 	.word	0x20000728
 8005488:	20000708 	.word	0x20000708
 800548c:	20000604 	.word	0x20000604
 8005490:	200006c0 	.word	0x200006c0
 8005494:	20000600 	.word	0x20000600
 8005498:	20000714 	.word	0x20000714

0800549c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054a4:	4b06      	ldr	r3, [pc, #24]	@ (80054c0 <vTaskInternalSetTimeOutState+0x24>)
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054ac:	4b05      	ldr	r3, [pc, #20]	@ (80054c4 <vTaskInternalSetTimeOutState+0x28>)
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	605a      	str	r2, [r3, #4]
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	20000718 	.word	0x20000718
 80054c4:	20000704 	.word	0x20000704

080054c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b088      	sub	sp, #32
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d10b      	bne.n	80054f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80054d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054dc:	f383 8811 	msr	BASEPRI, r3
 80054e0:	f3bf 8f6f 	isb	sy
 80054e4:	f3bf 8f4f 	dsb	sy
 80054e8:	613b      	str	r3, [r7, #16]
}
 80054ea:	bf00      	nop
 80054ec:	bf00      	nop
 80054ee:	e7fd      	b.n	80054ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10b      	bne.n	800550e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80054f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fa:	f383 8811 	msr	BASEPRI, r3
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	f3bf 8f4f 	dsb	sy
 8005506:	60fb      	str	r3, [r7, #12]
}
 8005508:	bf00      	nop
 800550a:	bf00      	nop
 800550c:	e7fd      	b.n	800550a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800550e:	f000 fc3d 	bl	8005d8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005512:	4b1d      	ldr	r3, [pc, #116]	@ (8005588 <xTaskCheckForTimeOut+0xc0>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552a:	d102      	bne.n	8005532 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800552c:	2300      	movs	r3, #0
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	e023      	b.n	800557a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	4b15      	ldr	r3, [pc, #84]	@ (800558c <xTaskCheckForTimeOut+0xc4>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d007      	beq.n	800554e <xTaskCheckForTimeOut+0x86>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	429a      	cmp	r2, r3
 8005546:	d302      	bcc.n	800554e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005548:	2301      	movs	r3, #1
 800554a:	61fb      	str	r3, [r7, #28]
 800554c:	e015      	b.n	800557a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	697a      	ldr	r2, [r7, #20]
 8005554:	429a      	cmp	r2, r3
 8005556:	d20b      	bcs.n	8005570 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	1ad2      	subs	r2, r2, r3
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f7ff ff99 	bl	800549c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800556a:	2300      	movs	r3, #0
 800556c:	61fb      	str	r3, [r7, #28]
 800556e:	e004      	b.n	800557a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005576:	2301      	movs	r3, #1
 8005578:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800557a:	f000 fc37 	bl	8005dec <vPortExitCritical>

	return xReturn;
 800557e:	69fb      	ldr	r3, [r7, #28]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3720      	adds	r7, #32
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	20000704 	.word	0x20000704
 800558c:	20000718 	.word	0x20000718

08005590 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005590:	b480      	push	{r7}
 8005592:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005594:	4b03      	ldr	r3, [pc, #12]	@ (80055a4 <vTaskMissedYield+0x14>)
 8005596:	2201      	movs	r2, #1
 8005598:	601a      	str	r2, [r3, #0]
}
 800559a:	bf00      	nop
 800559c:	46bd      	mov	sp, r7
 800559e:	bc80      	pop	{r7}
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	20000714 	.word	0x20000714

080055a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055b0:	f000 f852 	bl	8005658 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055b4:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <prvIdleTask+0x28>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d9f9      	bls.n	80055b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80055bc:	4b05      	ldr	r3, [pc, #20]	@ (80055d4 <prvIdleTask+0x2c>)
 80055be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80055cc:	e7f0      	b.n	80055b0 <prvIdleTask+0x8>
 80055ce:	bf00      	nop
 80055d0:	20000604 	.word	0x20000604
 80055d4:	e000ed04 	.word	0xe000ed04

080055d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055de:	2300      	movs	r3, #0
 80055e0:	607b      	str	r3, [r7, #4]
 80055e2:	e00c      	b.n	80055fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4a12      	ldr	r2, [pc, #72]	@ (8005638 <prvInitialiseTaskLists+0x60>)
 80055f0:	4413      	add	r3, r2
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fe fc08 	bl	8003e08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3301      	adds	r3, #1
 80055fc:	607b      	str	r3, [r7, #4]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b06      	cmp	r3, #6
 8005602:	d9ef      	bls.n	80055e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005604:	480d      	ldr	r0, [pc, #52]	@ (800563c <prvInitialiseTaskLists+0x64>)
 8005606:	f7fe fbff 	bl	8003e08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800560a:	480d      	ldr	r0, [pc, #52]	@ (8005640 <prvInitialiseTaskLists+0x68>)
 800560c:	f7fe fbfc 	bl	8003e08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005610:	480c      	ldr	r0, [pc, #48]	@ (8005644 <prvInitialiseTaskLists+0x6c>)
 8005612:	f7fe fbf9 	bl	8003e08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005616:	480c      	ldr	r0, [pc, #48]	@ (8005648 <prvInitialiseTaskLists+0x70>)
 8005618:	f7fe fbf6 	bl	8003e08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800561c:	480b      	ldr	r0, [pc, #44]	@ (800564c <prvInitialiseTaskLists+0x74>)
 800561e:	f7fe fbf3 	bl	8003e08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005622:	4b0b      	ldr	r3, [pc, #44]	@ (8005650 <prvInitialiseTaskLists+0x78>)
 8005624:	4a05      	ldr	r2, [pc, #20]	@ (800563c <prvInitialiseTaskLists+0x64>)
 8005626:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005628:	4b0a      	ldr	r3, [pc, #40]	@ (8005654 <prvInitialiseTaskLists+0x7c>)
 800562a:	4a05      	ldr	r2, [pc, #20]	@ (8005640 <prvInitialiseTaskLists+0x68>)
 800562c:	601a      	str	r2, [r3, #0]
}
 800562e:	bf00      	nop
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	20000604 	.word	0x20000604
 800563c:	20000690 	.word	0x20000690
 8005640:	200006a4 	.word	0x200006a4
 8005644:	200006c0 	.word	0x200006c0
 8005648:	200006d4 	.word	0x200006d4
 800564c:	200006ec 	.word	0x200006ec
 8005650:	200006b8 	.word	0x200006b8
 8005654:	200006bc 	.word	0x200006bc

08005658 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800565e:	e019      	b.n	8005694 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005660:	f000 fb94 	bl	8005d8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005664:	4b10      	ldr	r3, [pc, #64]	@ (80056a8 <prvCheckTasksWaitingTermination+0x50>)
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3304      	adds	r3, #4
 8005670:	4618      	mov	r0, r3
 8005672:	f7fe fc4f 	bl	8003f14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005676:	4b0d      	ldr	r3, [pc, #52]	@ (80056ac <prvCheckTasksWaitingTermination+0x54>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3b01      	subs	r3, #1
 800567c:	4a0b      	ldr	r2, [pc, #44]	@ (80056ac <prvCheckTasksWaitingTermination+0x54>)
 800567e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005680:	4b0b      	ldr	r3, [pc, #44]	@ (80056b0 <prvCheckTasksWaitingTermination+0x58>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3b01      	subs	r3, #1
 8005686:	4a0a      	ldr	r2, [pc, #40]	@ (80056b0 <prvCheckTasksWaitingTermination+0x58>)
 8005688:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800568a:	f000 fbaf 	bl	8005dec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f810 	bl	80056b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005694:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <prvCheckTasksWaitingTermination+0x58>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e1      	bne.n	8005660 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800569c:	bf00      	nop
 800569e:	bf00      	nop
 80056a0:	3708      	adds	r7, #8
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	200006d4 	.word	0x200006d4
 80056ac:	20000700 	.word	0x20000700
 80056b0:	200006e8 	.word	0x200006e8

080056b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	334c      	adds	r3, #76	@ 0x4c
 80056c0:	4618      	mov	r0, r3
 80056c2:	f001 fd85 	bl	80071d0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d108      	bne.n	80056e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d4:	4618      	mov	r0, r3
 80056d6:	f000 fd29 	bl	800612c <vPortFree>
				vPortFree( pxTCB );
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fd26 	bl	800612c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80056e0:	e019      	b.n	8005716 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d103      	bne.n	80056f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fd1d 	bl	800612c <vPortFree>
	}
 80056f2:	e010      	b.n	8005716 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d00b      	beq.n	8005716 <prvDeleteTCB+0x62>
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	60fb      	str	r3, [r7, #12]
}
 8005710:	bf00      	nop
 8005712:	bf00      	nop
 8005714:	e7fd      	b.n	8005712 <prvDeleteTCB+0x5e>
	}
 8005716:	bf00      	nop
 8005718:	3710      	adds	r7, #16
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005726:	4b0c      	ldr	r3, [pc, #48]	@ (8005758 <prvResetNextTaskUnblockTime+0x38>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d104      	bne.n	800573a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005730:	4b0a      	ldr	r3, [pc, #40]	@ (800575c <prvResetNextTaskUnblockTime+0x3c>)
 8005732:	f04f 32ff 	mov.w	r2, #4294967295
 8005736:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005738:	e008      	b.n	800574c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800573a:	4b07      	ldr	r3, [pc, #28]	@ (8005758 <prvResetNextTaskUnblockTime+0x38>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	4a04      	ldr	r2, [pc, #16]	@ (800575c <prvResetNextTaskUnblockTime+0x3c>)
 800574a:	6013      	str	r3, [r2, #0]
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	bc80      	pop	{r7}
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	200006b8 	.word	0x200006b8
 800575c:	20000720 	.word	0x20000720

08005760 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005766:	4b0b      	ldr	r3, [pc, #44]	@ (8005794 <xTaskGetSchedulerState+0x34>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d102      	bne.n	8005774 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800576e:	2301      	movs	r3, #1
 8005770:	607b      	str	r3, [r7, #4]
 8005772:	e008      	b.n	8005786 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005774:	4b08      	ldr	r3, [pc, #32]	@ (8005798 <xTaskGetSchedulerState+0x38>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d102      	bne.n	8005782 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800577c:	2302      	movs	r3, #2
 800577e:	607b      	str	r3, [r7, #4]
 8005780:	e001      	b.n	8005786 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005782:	2300      	movs	r3, #0
 8005784:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005786:	687b      	ldr	r3, [r7, #4]
	}
 8005788:	4618      	mov	r0, r3
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	bc80      	pop	{r7}
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	2000070c 	.word	0x2000070c
 8005798:	20000728 	.word	0x20000728

0800579c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80057a8:	2300      	movs	r3, #0
 80057aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d05e      	beq.n	8005870 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b6:	4b31      	ldr	r3, [pc, #196]	@ (800587c <xTaskPriorityInherit+0xe0>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057bc:	429a      	cmp	r2, r3
 80057be:	d24e      	bcs.n	800585e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	db06      	blt.n	80057d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057c8:	4b2c      	ldr	r3, [pc, #176]	@ (800587c <xTaskPriorityInherit+0xe0>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ce:	f1c3 0207 	rsb	r2, r3, #7
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	6959      	ldr	r1, [r3, #20]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057de:	4613      	mov	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	4413      	add	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4a26      	ldr	r2, [pc, #152]	@ (8005880 <xTaskPriorityInherit+0xe4>)
 80057e8:	4413      	add	r3, r2
 80057ea:	4299      	cmp	r1, r3
 80057ec:	d12f      	bne.n	800584e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	3304      	adds	r3, #4
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fe fb8e 	bl	8003f14 <uxListRemove>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10a      	bne.n	8005814 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005802:	2201      	movs	r2, #1
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	43da      	mvns	r2, r3
 800580a:	4b1e      	ldr	r3, [pc, #120]	@ (8005884 <xTaskPriorityInherit+0xe8>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4013      	ands	r3, r2
 8005810:	4a1c      	ldr	r2, [pc, #112]	@ (8005884 <xTaskPriorityInherit+0xe8>)
 8005812:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005814:	4b19      	ldr	r3, [pc, #100]	@ (800587c <xTaskPriorityInherit+0xe0>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005822:	2201      	movs	r2, #1
 8005824:	409a      	lsls	r2, r3
 8005826:	4b17      	ldr	r3, [pc, #92]	@ (8005884 <xTaskPriorityInherit+0xe8>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4313      	orrs	r3, r2
 800582c:	4a15      	ldr	r2, [pc, #84]	@ (8005884 <xTaskPriorityInherit+0xe8>)
 800582e:	6013      	str	r3, [r2, #0]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005834:	4613      	mov	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4413      	add	r3, r2
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	4a10      	ldr	r2, [pc, #64]	@ (8005880 <xTaskPriorityInherit+0xe4>)
 800583e:	441a      	add	r2, r3
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	3304      	adds	r3, #4
 8005844:	4619      	mov	r1, r3
 8005846:	4610      	mov	r0, r2
 8005848:	f7fe fb09 	bl	8003e5e <vListInsertEnd>
 800584c:	e004      	b.n	8005858 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800584e:	4b0b      	ldr	r3, [pc, #44]	@ (800587c <xTaskPriorityInherit+0xe0>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005858:	2301      	movs	r3, #1
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	e008      	b.n	8005870 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005862:	4b06      	ldr	r3, [pc, #24]	@ (800587c <xTaskPriorityInherit+0xe0>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005868:	429a      	cmp	r2, r3
 800586a:	d201      	bcs.n	8005870 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800586c:	2301      	movs	r3, #1
 800586e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005870:	68fb      	ldr	r3, [r7, #12]
	}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000600 	.word	0x20000600
 8005880:	20000604 	.word	0x20000604
 8005884:	20000708 	.word	0x20000708

08005888 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005894:	2300      	movs	r3, #0
 8005896:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d070      	beq.n	8005980 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800589e:	4b3b      	ldr	r3, [pc, #236]	@ (800598c <xTaskPriorityDisinherit+0x104>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d00b      	beq.n	80058c0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80058a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ac:	f383 8811 	msr	BASEPRI, r3
 80058b0:	f3bf 8f6f 	isb	sy
 80058b4:	f3bf 8f4f 	dsb	sy
 80058b8:	60fb      	str	r3, [r7, #12]
}
 80058ba:	bf00      	nop
 80058bc:	bf00      	nop
 80058be:	e7fd      	b.n	80058bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10b      	bne.n	80058e0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80058c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058cc:	f383 8811 	msr	BASEPRI, r3
 80058d0:	f3bf 8f6f 	isb	sy
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	60bb      	str	r3, [r7, #8]
}
 80058da:	bf00      	nop
 80058dc:	bf00      	nop
 80058de:	e7fd      	b.n	80058dc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058e4:	1e5a      	subs	r2, r3, #1
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d044      	beq.n	8005980 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d140      	bne.n	8005980 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	3304      	adds	r3, #4
 8005902:	4618      	mov	r0, r3
 8005904:	f7fe fb06 	bl	8003f14 <uxListRemove>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d115      	bne.n	800593a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005912:	491f      	ldr	r1, [pc, #124]	@ (8005990 <xTaskPriorityDisinherit+0x108>)
 8005914:	4613      	mov	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	4413      	add	r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	440b      	add	r3, r1
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10a      	bne.n	800593a <xTaskPriorityDisinherit+0xb2>
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005928:	2201      	movs	r2, #1
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	43da      	mvns	r2, r3
 8005930:	4b18      	ldr	r3, [pc, #96]	@ (8005994 <xTaskPriorityDisinherit+0x10c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4013      	ands	r3, r2
 8005936:	4a17      	ldr	r2, [pc, #92]	@ (8005994 <xTaskPriorityDisinherit+0x10c>)
 8005938:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005946:	f1c3 0207 	rsb	r2, r3, #7
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005952:	2201      	movs	r2, #1
 8005954:	409a      	lsls	r2, r3
 8005956:	4b0f      	ldr	r3, [pc, #60]	@ (8005994 <xTaskPriorityDisinherit+0x10c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4313      	orrs	r3, r2
 800595c:	4a0d      	ldr	r2, [pc, #52]	@ (8005994 <xTaskPriorityDisinherit+0x10c>)
 800595e:	6013      	str	r3, [r2, #0]
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4a08      	ldr	r2, [pc, #32]	@ (8005990 <xTaskPriorityDisinherit+0x108>)
 800596e:	441a      	add	r2, r3
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	3304      	adds	r3, #4
 8005974:	4619      	mov	r1, r3
 8005976:	4610      	mov	r0, r2
 8005978:	f7fe fa71 	bl	8003e5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800597c:	2301      	movs	r3, #1
 800597e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005980:	697b      	ldr	r3, [r7, #20]
	}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	20000600 	.word	0x20000600
 8005990:	20000604 	.word	0x20000604
 8005994:	20000708 	.word	0x20000708

08005998 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005998:	b580      	push	{r7, lr}
 800599a:	b088      	sub	sp, #32
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80059a6:	2301      	movs	r3, #1
 80059a8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d079      	beq.n	8005aa4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80059b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059bc:	f383 8811 	msr	BASEPRI, r3
 80059c0:	f3bf 8f6f 	isb	sy
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	60fb      	str	r3, [r7, #12]
}
 80059ca:	bf00      	nop
 80059cc:	bf00      	nop
 80059ce:	e7fd      	b.n	80059cc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d902      	bls.n	80059e0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	61fb      	str	r3, [r7, #28]
 80059de:	e002      	b.n	80059e6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ea:	69fa      	ldr	r2, [r7, #28]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d059      	beq.n	8005aa4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80059f0:	69bb      	ldr	r3, [r7, #24]
 80059f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d154      	bne.n	8005aa4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80059fa:	4b2c      	ldr	r3, [pc, #176]	@ (8005aac <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d10b      	bne.n	8005a1c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	60bb      	str	r3, [r7, #8]
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	e7fd      	b.n	8005a18 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005a1c:	69bb      	ldr	r3, [r7, #24]
 8005a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a20:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	69fa      	ldr	r2, [r7, #28]
 8005a26:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	db04      	blt.n	8005a3a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	f1c3 0207 	rsb	r2, r3, #7
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	6959      	ldr	r1, [r3, #20]
 8005a3e:	693a      	ldr	r2, [r7, #16]
 8005a40:	4613      	mov	r3, r2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	4413      	add	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4a19      	ldr	r2, [pc, #100]	@ (8005ab0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005a4a:	4413      	add	r3, r2
 8005a4c:	4299      	cmp	r1, r3
 8005a4e:	d129      	bne.n	8005aa4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	3304      	adds	r3, #4
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7fe fa5d 	bl	8003f14 <uxListRemove>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10a      	bne.n	8005a76 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a64:	2201      	movs	r2, #1
 8005a66:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6a:	43da      	mvns	r2, r3
 8005a6c:	4b11      	ldr	r3, [pc, #68]	@ (8005ab4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4013      	ands	r3, r2
 8005a72:	4a10      	ldr	r2, [pc, #64]	@ (8005ab4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005a74:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	409a      	lsls	r2, r3
 8005a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	4a0b      	ldr	r2, [pc, #44]	@ (8005ab4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005a86:	6013      	str	r3, [r2, #0]
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4a06      	ldr	r2, [pc, #24]	@ (8005ab0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005a96:	441a      	add	r2, r3
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	4610      	mov	r0, r2
 8005aa0:	f7fe f9dd 	bl	8003e5e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005aa4:	bf00      	nop
 8005aa6:	3720      	adds	r7, #32
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	20000600 	.word	0x20000600
 8005ab0:	20000604 	.word	0x20000604
 8005ab4:	20000708 	.word	0x20000708

08005ab8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005abc:	4b07      	ldr	r3, [pc, #28]	@ (8005adc <pvTaskIncrementMutexHeldCount+0x24>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d004      	beq.n	8005ace <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005ac4:	4b05      	ldr	r3, [pc, #20]	@ (8005adc <pvTaskIncrementMutexHeldCount+0x24>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005aca:	3201      	adds	r2, #1
 8005acc:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005ace:	4b03      	ldr	r3, [pc, #12]	@ (8005adc <pvTaskIncrementMutexHeldCount+0x24>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
	}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bc80      	pop	{r7}
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	20000600 	.word	0x20000600

08005ae0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005aea:	4b29      	ldr	r3, [pc, #164]	@ (8005b90 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005af0:	4b28      	ldr	r3, [pc, #160]	@ (8005b94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3304      	adds	r3, #4
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7fe fa0c 	bl	8003f14 <uxListRemove>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d10b      	bne.n	8005b1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005b02:	4b24      	ldr	r3, [pc, #144]	@ (8005b94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b08:	2201      	movs	r2, #1
 8005b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0e:	43da      	mvns	r2, r3
 8005b10:	4b21      	ldr	r3, [pc, #132]	@ (8005b98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4013      	ands	r3, r2
 8005b16:	4a20      	ldr	r2, [pc, #128]	@ (8005b98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005b18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b20:	d10a      	bne.n	8005b38 <prvAddCurrentTaskToDelayedList+0x58>
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d007      	beq.n	8005b38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b28:	4b1a      	ldr	r3, [pc, #104]	@ (8005b94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	4619      	mov	r1, r3
 8005b30:	481a      	ldr	r0, [pc, #104]	@ (8005b9c <prvAddCurrentTaskToDelayedList+0xbc>)
 8005b32:	f7fe f994 	bl	8003e5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b36:	e026      	b.n	8005b86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b40:	4b14      	ldr	r3, [pc, #80]	@ (8005b94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d209      	bcs.n	8005b64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b50:	4b13      	ldr	r3, [pc, #76]	@ (8005ba0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	4b0f      	ldr	r3, [pc, #60]	@ (8005b94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	4610      	mov	r0, r2
 8005b5e:	f7fe f9a1 	bl	8003ea4 <vListInsert>
}
 8005b62:	e010      	b.n	8005b86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b64:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	4b0a      	ldr	r3, [pc, #40]	@ (8005b94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3304      	adds	r3, #4
 8005b6e:	4619      	mov	r1, r3
 8005b70:	4610      	mov	r0, r2
 8005b72:	f7fe f997 	bl	8003ea4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b76:	4b0c      	ldr	r3, [pc, #48]	@ (8005ba8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d202      	bcs.n	8005b86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005b80:	4a09      	ldr	r2, [pc, #36]	@ (8005ba8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	6013      	str	r3, [r2, #0]
}
 8005b86:	bf00      	nop
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	20000704 	.word	0x20000704
 8005b94:	20000600 	.word	0x20000600
 8005b98:	20000708 	.word	0x20000708
 8005b9c:	200006ec 	.word	0x200006ec
 8005ba0:	200006bc 	.word	0x200006bc
 8005ba4:	200006b8 	.word	0x200006b8
 8005ba8:	20000720 	.word	0x20000720

08005bac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	60f8      	str	r0, [r7, #12]
 8005bb4:	60b9      	str	r1, [r7, #8]
 8005bb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	3b04      	subs	r3, #4
 8005bbc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005bc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	3b04      	subs	r3, #4
 8005bca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f023 0201 	bic.w	r2, r3, #1
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	3b04      	subs	r3, #4
 8005bda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005bdc:	4a08      	ldr	r2, [pc, #32]	@ (8005c00 <pxPortInitialiseStack+0x54>)
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	3b14      	subs	r3, #20
 8005be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	3b20      	subs	r3, #32
 8005bf2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3714      	adds	r7, #20
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr
 8005c00:	08005c05 	.word	0x08005c05

08005c04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005c0e:	4b12      	ldr	r3, [pc, #72]	@ (8005c58 <prvTaskExitError+0x54>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c16:	d00b      	beq.n	8005c30 <prvTaskExitError+0x2c>
	__asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	60fb      	str	r3, [r7, #12]
}
 8005c2a:	bf00      	nop
 8005c2c:	bf00      	nop
 8005c2e:	e7fd      	b.n	8005c2c <prvTaskExitError+0x28>
	__asm volatile
 8005c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c34:	f383 8811 	msr	BASEPRI, r3
 8005c38:	f3bf 8f6f 	isb	sy
 8005c3c:	f3bf 8f4f 	dsb	sy
 8005c40:	60bb      	str	r3, [r7, #8]
}
 8005c42:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005c44:	bf00      	nop
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d0fc      	beq.n	8005c46 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	3714      	adds	r7, #20
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr
 8005c58:	20000014 	.word	0x20000014
 8005c5c:	00000000 	.word	0x00000000

08005c60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005c60:	4b07      	ldr	r3, [pc, #28]	@ (8005c80 <pxCurrentTCBConst2>)
 8005c62:	6819      	ldr	r1, [r3, #0]
 8005c64:	6808      	ldr	r0, [r1, #0]
 8005c66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005c6a:	f380 8809 	msr	PSP, r0
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f04f 0000 	mov.w	r0, #0
 8005c76:	f380 8811 	msr	BASEPRI, r0
 8005c7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005c7e:	4770      	bx	lr

08005c80 <pxCurrentTCBConst2>:
 8005c80:	20000600 	.word	0x20000600
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005c84:	bf00      	nop
 8005c86:	bf00      	nop

08005c88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005c88:	4806      	ldr	r0, [pc, #24]	@ (8005ca4 <prvPortStartFirstTask+0x1c>)
 8005c8a:	6800      	ldr	r0, [r0, #0]
 8005c8c:	6800      	ldr	r0, [r0, #0]
 8005c8e:	f380 8808 	msr	MSP, r0
 8005c92:	b662      	cpsie	i
 8005c94:	b661      	cpsie	f
 8005c96:	f3bf 8f4f 	dsb	sy
 8005c9a:	f3bf 8f6f 	isb	sy
 8005c9e:	df00      	svc	0
 8005ca0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005ca2:	bf00      	nop
 8005ca4:	e000ed08 	.word	0xe000ed08

08005ca8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005cae:	4b32      	ldr	r3, [pc, #200]	@ (8005d78 <xPortStartScheduler+0xd0>)
 8005cb0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	b2db      	uxtb	r3, r3
 8005cb8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	22ff      	movs	r2, #255	@ 0xff
 8005cbe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	781b      	ldrb	r3, [r3, #0]
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8005d7c <xPortStartScheduler+0xd4>)
 8005cd4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005cd8:	2207      	movs	r2, #7
 8005cda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cdc:	e009      	b.n	8005cf2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005cde:	4b28      	ldr	r3, [pc, #160]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	4a26      	ldr	r2, [pc, #152]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005ce6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ce8:	78fb      	ldrb	r3, [r7, #3]
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cf2:	78fb      	ldrb	r3, [r7, #3]
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cfa:	2b80      	cmp	r3, #128	@ 0x80
 8005cfc:	d0ef      	beq.n	8005cde <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005cfe:	4b20      	ldr	r3, [pc, #128]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f1c3 0307 	rsb	r3, r3, #7
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d00b      	beq.n	8005d22 <xPortStartScheduler+0x7a>
	__asm volatile
 8005d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d0e:	f383 8811 	msr	BASEPRI, r3
 8005d12:	f3bf 8f6f 	isb	sy
 8005d16:	f3bf 8f4f 	dsb	sy
 8005d1a:	60bb      	str	r3, [r7, #8]
}
 8005d1c:	bf00      	nop
 8005d1e:	bf00      	nop
 8005d20:	e7fd      	b.n	8005d1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005d22:	4b17      	ldr	r3, [pc, #92]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	021b      	lsls	r3, r3, #8
 8005d28:	4a15      	ldr	r2, [pc, #84]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005d2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005d2c:	4b14      	ldr	r3, [pc, #80]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d34:	4a12      	ldr	r2, [pc, #72]	@ (8005d80 <xPortStartScheduler+0xd8>)
 8005d36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005d40:	4b10      	ldr	r3, [pc, #64]	@ (8005d84 <xPortStartScheduler+0xdc>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a0f      	ldr	r2, [pc, #60]	@ (8005d84 <xPortStartScheduler+0xdc>)
 8005d46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005d4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8005d84 <xPortStartScheduler+0xdc>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a0c      	ldr	r2, [pc, #48]	@ (8005d84 <xPortStartScheduler+0xdc>)
 8005d52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005d56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005d58:	f000 f8b8 	bl	8005ecc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d88 <xPortStartScheduler+0xe0>)
 8005d5e:	2200      	movs	r2, #0
 8005d60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005d62:	f7ff ff91 	bl	8005c88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005d66:	f7ff faad 	bl	80052c4 <vTaskSwitchContext>
	prvTaskExitError();
 8005d6a:	f7ff ff4b 	bl	8005c04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	e000e400 	.word	0xe000e400
 8005d7c:	2000072c 	.word	0x2000072c
 8005d80:	20000730 	.word	0x20000730
 8005d84:	e000ed20 	.word	0xe000ed20
 8005d88:	20000014 	.word	0x20000014

08005d8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
	__asm volatile
 8005d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d96:	f383 8811 	msr	BASEPRI, r3
 8005d9a:	f3bf 8f6f 	isb	sy
 8005d9e:	f3bf 8f4f 	dsb	sy
 8005da2:	607b      	str	r3, [r7, #4]
}
 8005da4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005da6:	4b0f      	ldr	r3, [pc, #60]	@ (8005de4 <vPortEnterCritical+0x58>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	3301      	adds	r3, #1
 8005dac:	4a0d      	ldr	r2, [pc, #52]	@ (8005de4 <vPortEnterCritical+0x58>)
 8005dae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005db0:	4b0c      	ldr	r3, [pc, #48]	@ (8005de4 <vPortEnterCritical+0x58>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d110      	bne.n	8005dda <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005db8:	4b0b      	ldr	r3, [pc, #44]	@ (8005de8 <vPortEnterCritical+0x5c>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00b      	beq.n	8005dda <vPortEnterCritical+0x4e>
	__asm volatile
 8005dc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc6:	f383 8811 	msr	BASEPRI, r3
 8005dca:	f3bf 8f6f 	isb	sy
 8005dce:	f3bf 8f4f 	dsb	sy
 8005dd2:	603b      	str	r3, [r7, #0]
}
 8005dd4:	bf00      	nop
 8005dd6:	bf00      	nop
 8005dd8:	e7fd      	b.n	8005dd6 <vPortEnterCritical+0x4a>
	}
}
 8005dda:	bf00      	nop
 8005ddc:	370c      	adds	r7, #12
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bc80      	pop	{r7}
 8005de2:	4770      	bx	lr
 8005de4:	20000014 	.word	0x20000014
 8005de8:	e000ed04 	.word	0xe000ed04

08005dec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005df2:	4b12      	ldr	r3, [pc, #72]	@ (8005e3c <vPortExitCritical+0x50>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10b      	bne.n	8005e12 <vPortExitCritical+0x26>
	__asm volatile
 8005dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfe:	f383 8811 	msr	BASEPRI, r3
 8005e02:	f3bf 8f6f 	isb	sy
 8005e06:	f3bf 8f4f 	dsb	sy
 8005e0a:	607b      	str	r3, [r7, #4]
}
 8005e0c:	bf00      	nop
 8005e0e:	bf00      	nop
 8005e10:	e7fd      	b.n	8005e0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005e12:	4b0a      	ldr	r3, [pc, #40]	@ (8005e3c <vPortExitCritical+0x50>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	4a08      	ldr	r2, [pc, #32]	@ (8005e3c <vPortExitCritical+0x50>)
 8005e1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005e1c:	4b07      	ldr	r3, [pc, #28]	@ (8005e3c <vPortExitCritical+0x50>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d105      	bne.n	8005e30 <vPortExitCritical+0x44>
 8005e24:	2300      	movs	r3, #0
 8005e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	f383 8811 	msr	BASEPRI, r3
}
 8005e2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bc80      	pop	{r7}
 8005e38:	4770      	bx	lr
 8005e3a:	bf00      	nop
 8005e3c:	20000014 	.word	0x20000014

08005e40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005e40:	f3ef 8009 	mrs	r0, PSP
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	4b0d      	ldr	r3, [pc, #52]	@ (8005e80 <pxCurrentTCBConst>)
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005e50:	6010      	str	r0, [r2, #0]
 8005e52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005e56:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005e5a:	f380 8811 	msr	BASEPRI, r0
 8005e5e:	f7ff fa31 	bl	80052c4 <vTaskSwitchContext>
 8005e62:	f04f 0000 	mov.w	r0, #0
 8005e66:	f380 8811 	msr	BASEPRI, r0
 8005e6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005e6e:	6819      	ldr	r1, [r3, #0]
 8005e70:	6808      	ldr	r0, [r1, #0]
 8005e72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005e76:	f380 8809 	msr	PSP, r0
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	4770      	bx	lr

08005e80 <pxCurrentTCBConst>:
 8005e80:	20000600 	.word	0x20000600
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e84:	bf00      	nop
 8005e86:	bf00      	nop

08005e88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	607b      	str	r3, [r7, #4]
}
 8005ea0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ea2:	f7ff f955 	bl	8005150 <xTaskIncrementTick>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d003      	beq.n	8005eb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005eac:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <SysTick_Handler+0x40>)
 8005eae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eb2:	601a      	str	r2, [r3, #0]
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	f383 8811 	msr	BASEPRI, r3
}
 8005ebe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ec0:	bf00      	nop
 8005ec2:	3708      	adds	r7, #8
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	e000ed04 	.word	0xe000ed04

08005ecc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8005efc <vPortSetupTimerInterrupt+0x30>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8005f00 <vPortSetupTimerInterrupt+0x34>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005edc:	4b09      	ldr	r3, [pc, #36]	@ (8005f04 <vPortSetupTimerInterrupt+0x38>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a09      	ldr	r2, [pc, #36]	@ (8005f08 <vPortSetupTimerInterrupt+0x3c>)
 8005ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ee6:	099b      	lsrs	r3, r3, #6
 8005ee8:	4a08      	ldr	r2, [pc, #32]	@ (8005f0c <vPortSetupTimerInterrupt+0x40>)
 8005eea:	3b01      	subs	r3, #1
 8005eec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005eee:	4b03      	ldr	r3, [pc, #12]	@ (8005efc <vPortSetupTimerInterrupt+0x30>)
 8005ef0:	2207      	movs	r2, #7
 8005ef2:	601a      	str	r2, [r3, #0]
}
 8005ef4:	bf00      	nop
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bc80      	pop	{r7}
 8005efa:	4770      	bx	lr
 8005efc:	e000e010 	.word	0xe000e010
 8005f00:	e000e018 	.word	0xe000e018
 8005f04:	20000008 	.word	0x20000008
 8005f08:	10624dd3 	.word	0x10624dd3
 8005f0c:	e000e014 	.word	0xe000e014

08005f10 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005f16:	f3ef 8305 	mrs	r3, IPSR
 8005f1a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2b0f      	cmp	r3, #15
 8005f20:	d915      	bls.n	8005f4e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f22:	4a17      	ldr	r2, [pc, #92]	@ (8005f80 <vPortValidateInterruptPriority+0x70>)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4413      	add	r3, r2
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f2c:	4b15      	ldr	r3, [pc, #84]	@ (8005f84 <vPortValidateInterruptPriority+0x74>)
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	7afa      	ldrb	r2, [r7, #11]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d20b      	bcs.n	8005f4e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3a:	f383 8811 	msr	BASEPRI, r3
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f3bf 8f4f 	dsb	sy
 8005f46:	607b      	str	r3, [r7, #4]
}
 8005f48:	bf00      	nop
 8005f4a:	bf00      	nop
 8005f4c:	e7fd      	b.n	8005f4a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005f88 <vPortValidateInterruptPriority+0x78>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f56:	4b0d      	ldr	r3, [pc, #52]	@ (8005f8c <vPortValidateInterruptPriority+0x7c>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d90b      	bls.n	8005f76 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	603b      	str	r3, [r7, #0]
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	e7fd      	b.n	8005f72 <vPortValidateInterruptPriority+0x62>
	}
 8005f76:	bf00      	nop
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr
 8005f80:	e000e3f0 	.word	0xe000e3f0
 8005f84:	2000072c 	.word	0x2000072c
 8005f88:	e000ed0c 	.word	0xe000ed0c
 8005f8c:	20000730 	.word	0x20000730

08005f90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b08a      	sub	sp, #40	@ 0x28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005f9c:	f7ff f80c 	bl	8004fb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005fa0:	4b5c      	ldr	r3, [pc, #368]	@ (8006114 <pvPortMalloc+0x184>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005fa8:	f000 f924 	bl	80061f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005fac:	4b5a      	ldr	r3, [pc, #360]	@ (8006118 <pvPortMalloc+0x188>)
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f040 8095 	bne.w	80060e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d01e      	beq.n	8005ffe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005fc0:	2208      	movs	r2, #8
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4413      	add	r3, r2
 8005fc6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d015      	beq.n	8005ffe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f023 0307 	bic.w	r3, r3, #7
 8005fd8:	3308      	adds	r3, #8
 8005fda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f003 0307 	and.w	r3, r3, #7
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00b      	beq.n	8005ffe <pvPortMalloc+0x6e>
	__asm volatile
 8005fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fea:	f383 8811 	msr	BASEPRI, r3
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	617b      	str	r3, [r7, #20]
}
 8005ff8:	bf00      	nop
 8005ffa:	bf00      	nop
 8005ffc:	e7fd      	b.n	8005ffa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d06f      	beq.n	80060e4 <pvPortMalloc+0x154>
 8006004:	4b45      	ldr	r3, [pc, #276]	@ (800611c <pvPortMalloc+0x18c>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	429a      	cmp	r2, r3
 800600c:	d86a      	bhi.n	80060e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800600e:	4b44      	ldr	r3, [pc, #272]	@ (8006120 <pvPortMalloc+0x190>)
 8006010:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006012:	4b43      	ldr	r3, [pc, #268]	@ (8006120 <pvPortMalloc+0x190>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006018:	e004      	b.n	8006024 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800601a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800601e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	429a      	cmp	r2, r3
 800602c:	d903      	bls.n	8006036 <pvPortMalloc+0xa6>
 800602e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1f1      	bne.n	800601a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006036:	4b37      	ldr	r3, [pc, #220]	@ (8006114 <pvPortMalloc+0x184>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603c:	429a      	cmp	r2, r3
 800603e:	d051      	beq.n	80060e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006040:	6a3b      	ldr	r3, [r7, #32]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2208      	movs	r2, #8
 8006046:	4413      	add	r3, r2
 8006048:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	1ad2      	subs	r2, r2, r3
 800605a:	2308      	movs	r3, #8
 800605c:	005b      	lsls	r3, r3, #1
 800605e:	429a      	cmp	r2, r3
 8006060:	d920      	bls.n	80060a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4413      	add	r3, r2
 8006068:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	f003 0307 	and.w	r3, r3, #7
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00b      	beq.n	800608c <pvPortMalloc+0xfc>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	613b      	str	r3, [r7, #16]
}
 8006086:	bf00      	nop
 8006088:	bf00      	nop
 800608a:	e7fd      	b.n	8006088 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800608c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	1ad2      	subs	r2, r2, r3
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800609e:	69b8      	ldr	r0, [r7, #24]
 80060a0:	f000 f90a 	bl	80062b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80060a4:	4b1d      	ldr	r3, [pc, #116]	@ (800611c <pvPortMalloc+0x18c>)
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	4a1b      	ldr	r2, [pc, #108]	@ (800611c <pvPortMalloc+0x18c>)
 80060b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80060b2:	4b1a      	ldr	r3, [pc, #104]	@ (800611c <pvPortMalloc+0x18c>)
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	4b1b      	ldr	r3, [pc, #108]	@ (8006124 <pvPortMalloc+0x194>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d203      	bcs.n	80060c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80060be:	4b17      	ldr	r3, [pc, #92]	@ (800611c <pvPortMalloc+0x18c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a18      	ldr	r2, [pc, #96]	@ (8006124 <pvPortMalloc+0x194>)
 80060c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80060c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	4b13      	ldr	r3, [pc, #76]	@ (8006118 <pvPortMalloc+0x188>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	2200      	movs	r2, #0
 80060d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80060da:	4b13      	ldr	r3, [pc, #76]	@ (8006128 <pvPortMalloc+0x198>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	3301      	adds	r3, #1
 80060e0:	4a11      	ldr	r2, [pc, #68]	@ (8006128 <pvPortMalloc+0x198>)
 80060e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80060e4:	f7fe ff76 	bl	8004fd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	f003 0307 	and.w	r3, r3, #7
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00b      	beq.n	800610a <pvPortMalloc+0x17a>
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	60fb      	str	r3, [r7, #12]
}
 8006104:	bf00      	nop
 8006106:	bf00      	nop
 8006108:	e7fd      	b.n	8006106 <pvPortMalloc+0x176>
	return pvReturn;
 800610a:	69fb      	ldr	r3, [r7, #28]
}
 800610c:	4618      	mov	r0, r3
 800610e:	3728      	adds	r7, #40	@ 0x28
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	2000273c 	.word	0x2000273c
 8006118:	20002750 	.word	0x20002750
 800611c:	20002740 	.word	0x20002740
 8006120:	20002734 	.word	0x20002734
 8006124:	20002744 	.word	0x20002744
 8006128:	20002748 	.word	0x20002748

0800612c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d04f      	beq.n	80061de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800613e:	2308      	movs	r3, #8
 8006140:	425b      	negs	r3, r3
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	4413      	add	r3, r2
 8006146:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	685a      	ldr	r2, [r3, #4]
 8006150:	4b25      	ldr	r3, [pc, #148]	@ (80061e8 <vPortFree+0xbc>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4013      	ands	r3, r2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d10b      	bne.n	8006172 <vPortFree+0x46>
	__asm volatile
 800615a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615e:	f383 8811 	msr	BASEPRI, r3
 8006162:	f3bf 8f6f 	isb	sy
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	60fb      	str	r3, [r7, #12]
}
 800616c:	bf00      	nop
 800616e:	bf00      	nop
 8006170:	e7fd      	b.n	800616e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00b      	beq.n	8006192 <vPortFree+0x66>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	60bb      	str	r3, [r7, #8]
}
 800618c:	bf00      	nop
 800618e:	bf00      	nop
 8006190:	e7fd      	b.n	800618e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	4b14      	ldr	r3, [pc, #80]	@ (80061e8 <vPortFree+0xbc>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4013      	ands	r3, r2
 800619c:	2b00      	cmp	r3, #0
 800619e:	d01e      	beq.n	80061de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d11a      	bne.n	80061de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	4b0e      	ldr	r3, [pc, #56]	@ (80061e8 <vPortFree+0xbc>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	43db      	mvns	r3, r3
 80061b2:	401a      	ands	r2, r3
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80061b8:	f7fe fefe 	bl	8004fb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	4b0a      	ldr	r3, [pc, #40]	@ (80061ec <vPortFree+0xc0>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4413      	add	r3, r2
 80061c6:	4a09      	ldr	r2, [pc, #36]	@ (80061ec <vPortFree+0xc0>)
 80061c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80061ca:	6938      	ldr	r0, [r7, #16]
 80061cc:	f000 f874 	bl	80062b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80061d0:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <vPortFree+0xc4>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	3301      	adds	r3, #1
 80061d6:	4a06      	ldr	r2, [pc, #24]	@ (80061f0 <vPortFree+0xc4>)
 80061d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80061da:	f7fe fefb 	bl	8004fd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80061de:	bf00      	nop
 80061e0:	3718      	adds	r7, #24
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	20002750 	.word	0x20002750
 80061ec:	20002740 	.word	0x20002740
 80061f0:	2000274c 	.word	0x2000274c

080061f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80061fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80061fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006200:	4b27      	ldr	r3, [pc, #156]	@ (80062a0 <prvHeapInit+0xac>)
 8006202:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f003 0307 	and.w	r3, r3, #7
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00c      	beq.n	8006228 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	3307      	adds	r3, #7
 8006212:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f023 0307 	bic.w	r3, r3, #7
 800621a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	4a1f      	ldr	r2, [pc, #124]	@ (80062a0 <prvHeapInit+0xac>)
 8006224:	4413      	add	r3, r2
 8006226:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800622c:	4a1d      	ldr	r2, [pc, #116]	@ (80062a4 <prvHeapInit+0xb0>)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006232:	4b1c      	ldr	r3, [pc, #112]	@ (80062a4 <prvHeapInit+0xb0>)
 8006234:	2200      	movs	r2, #0
 8006236:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	4413      	add	r3, r2
 800623e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006240:	2208      	movs	r2, #8
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	1a9b      	subs	r3, r3, r2
 8006246:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f023 0307 	bic.w	r3, r3, #7
 800624e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	4a15      	ldr	r2, [pc, #84]	@ (80062a8 <prvHeapInit+0xb4>)
 8006254:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006256:	4b14      	ldr	r3, [pc, #80]	@ (80062a8 <prvHeapInit+0xb4>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2200      	movs	r2, #0
 800625c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800625e:	4b12      	ldr	r3, [pc, #72]	@ (80062a8 <prvHeapInit+0xb4>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68fa      	ldr	r2, [r7, #12]
 800626e:	1ad2      	subs	r2, r2, r3
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006274:	4b0c      	ldr	r3, [pc, #48]	@ (80062a8 <prvHeapInit+0xb4>)
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	4a0a      	ldr	r2, [pc, #40]	@ (80062ac <prvHeapInit+0xb8>)
 8006282:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	4a09      	ldr	r2, [pc, #36]	@ (80062b0 <prvHeapInit+0xbc>)
 800628a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800628c:	4b09      	ldr	r3, [pc, #36]	@ (80062b4 <prvHeapInit+0xc0>)
 800628e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006292:	601a      	str	r2, [r3, #0]
}
 8006294:	bf00      	nop
 8006296:	3714      	adds	r7, #20
 8006298:	46bd      	mov	sp, r7
 800629a:	bc80      	pop	{r7}
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	20000734 	.word	0x20000734
 80062a4:	20002734 	.word	0x20002734
 80062a8:	2000273c 	.word	0x2000273c
 80062ac:	20002744 	.word	0x20002744
 80062b0:	20002740 	.word	0x20002740
 80062b4:	20002750 	.word	0x20002750

080062b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80062c0:	4b27      	ldr	r3, [pc, #156]	@ (8006360 <prvInsertBlockIntoFreeList+0xa8>)
 80062c2:	60fb      	str	r3, [r7, #12]
 80062c4:	e002      	b.n	80062cc <prvInsertBlockIntoFreeList+0x14>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	60fb      	str	r3, [r7, #12]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d8f7      	bhi.n	80062c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	4413      	add	r3, r2
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d108      	bne.n	80062fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	685a      	ldr	r2, [r3, #4]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	441a      	add	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	441a      	add	r2, r3
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	429a      	cmp	r2, r3
 800630c:	d118      	bne.n	8006340 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	4b14      	ldr	r3, [pc, #80]	@ (8006364 <prvInsertBlockIntoFreeList+0xac>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	429a      	cmp	r2, r3
 8006318:	d00d      	beq.n	8006336 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	441a      	add	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	e008      	b.n	8006348 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006336:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <prvInsertBlockIntoFreeList+0xac>)
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	e003      	b.n	8006348 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006348:	68fa      	ldr	r2, [r7, #12]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	429a      	cmp	r2, r3
 800634e:	d002      	beq.n	8006356 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006356:	bf00      	nop
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	bc80      	pop	{r7}
 800635e:	4770      	bx	lr
 8006360:	20002734 	.word	0x20002734
 8006364:	2000273c 	.word	0x2000273c

08006368 <__cvt>:
 8006368:	2b00      	cmp	r3, #0
 800636a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800636e:	461d      	mov	r5, r3
 8006370:	bfbb      	ittet	lt
 8006372:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006376:	461d      	movlt	r5, r3
 8006378:	2300      	movge	r3, #0
 800637a:	232d      	movlt	r3, #45	@ 0x2d
 800637c:	b088      	sub	sp, #32
 800637e:	4614      	mov	r4, r2
 8006380:	bfb8      	it	lt
 8006382:	4614      	movlt	r4, r2
 8006384:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006386:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006388:	7013      	strb	r3, [r2, #0]
 800638a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800638c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006390:	f023 0820 	bic.w	r8, r3, #32
 8006394:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006398:	d005      	beq.n	80063a6 <__cvt+0x3e>
 800639a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800639e:	d100      	bne.n	80063a2 <__cvt+0x3a>
 80063a0:	3601      	adds	r6, #1
 80063a2:	2302      	movs	r3, #2
 80063a4:	e000      	b.n	80063a8 <__cvt+0x40>
 80063a6:	2303      	movs	r3, #3
 80063a8:	aa07      	add	r2, sp, #28
 80063aa:	9204      	str	r2, [sp, #16]
 80063ac:	aa06      	add	r2, sp, #24
 80063ae:	e9cd a202 	strd	sl, r2, [sp, #8]
 80063b2:	e9cd 3600 	strd	r3, r6, [sp]
 80063b6:	4622      	mov	r2, r4
 80063b8:	462b      	mov	r3, r5
 80063ba:	f001 f871 	bl	80074a0 <_dtoa_r>
 80063be:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80063c2:	4607      	mov	r7, r0
 80063c4:	d119      	bne.n	80063fa <__cvt+0x92>
 80063c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80063c8:	07db      	lsls	r3, r3, #31
 80063ca:	d50e      	bpl.n	80063ea <__cvt+0x82>
 80063cc:	eb00 0906 	add.w	r9, r0, r6
 80063d0:	2200      	movs	r2, #0
 80063d2:	2300      	movs	r3, #0
 80063d4:	4620      	mov	r0, r4
 80063d6:	4629      	mov	r1, r5
 80063d8:	f7fa fae6 	bl	80009a8 <__aeabi_dcmpeq>
 80063dc:	b108      	cbz	r0, 80063e2 <__cvt+0x7a>
 80063de:	f8cd 901c 	str.w	r9, [sp, #28]
 80063e2:	2230      	movs	r2, #48	@ 0x30
 80063e4:	9b07      	ldr	r3, [sp, #28]
 80063e6:	454b      	cmp	r3, r9
 80063e8:	d31e      	bcc.n	8006428 <__cvt+0xc0>
 80063ea:	4638      	mov	r0, r7
 80063ec:	9b07      	ldr	r3, [sp, #28]
 80063ee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80063f0:	1bdb      	subs	r3, r3, r7
 80063f2:	6013      	str	r3, [r2, #0]
 80063f4:	b008      	add	sp, #32
 80063f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80063fe:	eb00 0906 	add.w	r9, r0, r6
 8006402:	d1e5      	bne.n	80063d0 <__cvt+0x68>
 8006404:	7803      	ldrb	r3, [r0, #0]
 8006406:	2b30      	cmp	r3, #48	@ 0x30
 8006408:	d10a      	bne.n	8006420 <__cvt+0xb8>
 800640a:	2200      	movs	r2, #0
 800640c:	2300      	movs	r3, #0
 800640e:	4620      	mov	r0, r4
 8006410:	4629      	mov	r1, r5
 8006412:	f7fa fac9 	bl	80009a8 <__aeabi_dcmpeq>
 8006416:	b918      	cbnz	r0, 8006420 <__cvt+0xb8>
 8006418:	f1c6 0601 	rsb	r6, r6, #1
 800641c:	f8ca 6000 	str.w	r6, [sl]
 8006420:	f8da 3000 	ldr.w	r3, [sl]
 8006424:	4499      	add	r9, r3
 8006426:	e7d3      	b.n	80063d0 <__cvt+0x68>
 8006428:	1c59      	adds	r1, r3, #1
 800642a:	9107      	str	r1, [sp, #28]
 800642c:	701a      	strb	r2, [r3, #0]
 800642e:	e7d9      	b.n	80063e4 <__cvt+0x7c>

08006430 <__exponent>:
 8006430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006432:	2900      	cmp	r1, #0
 8006434:	bfb6      	itet	lt
 8006436:	232d      	movlt	r3, #45	@ 0x2d
 8006438:	232b      	movge	r3, #43	@ 0x2b
 800643a:	4249      	neglt	r1, r1
 800643c:	2909      	cmp	r1, #9
 800643e:	7002      	strb	r2, [r0, #0]
 8006440:	7043      	strb	r3, [r0, #1]
 8006442:	dd29      	ble.n	8006498 <__exponent+0x68>
 8006444:	f10d 0307 	add.w	r3, sp, #7
 8006448:	461d      	mov	r5, r3
 800644a:	270a      	movs	r7, #10
 800644c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006450:	461a      	mov	r2, r3
 8006452:	fb07 1416 	mls	r4, r7, r6, r1
 8006456:	3430      	adds	r4, #48	@ 0x30
 8006458:	f802 4c01 	strb.w	r4, [r2, #-1]
 800645c:	460c      	mov	r4, r1
 800645e:	2c63      	cmp	r4, #99	@ 0x63
 8006460:	4631      	mov	r1, r6
 8006462:	f103 33ff 	add.w	r3, r3, #4294967295
 8006466:	dcf1      	bgt.n	800644c <__exponent+0x1c>
 8006468:	3130      	adds	r1, #48	@ 0x30
 800646a:	1e94      	subs	r4, r2, #2
 800646c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006470:	4623      	mov	r3, r4
 8006472:	1c41      	adds	r1, r0, #1
 8006474:	42ab      	cmp	r3, r5
 8006476:	d30a      	bcc.n	800648e <__exponent+0x5e>
 8006478:	f10d 0309 	add.w	r3, sp, #9
 800647c:	1a9b      	subs	r3, r3, r2
 800647e:	42ac      	cmp	r4, r5
 8006480:	bf88      	it	hi
 8006482:	2300      	movhi	r3, #0
 8006484:	3302      	adds	r3, #2
 8006486:	4403      	add	r3, r0
 8006488:	1a18      	subs	r0, r3, r0
 800648a:	b003      	add	sp, #12
 800648c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800648e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006492:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006496:	e7ed      	b.n	8006474 <__exponent+0x44>
 8006498:	2330      	movs	r3, #48	@ 0x30
 800649a:	3130      	adds	r1, #48	@ 0x30
 800649c:	7083      	strb	r3, [r0, #2]
 800649e:	70c1      	strb	r1, [r0, #3]
 80064a0:	1d03      	adds	r3, r0, #4
 80064a2:	e7f1      	b.n	8006488 <__exponent+0x58>

080064a4 <_printf_float>:
 80064a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a8:	b091      	sub	sp, #68	@ 0x44
 80064aa:	460c      	mov	r4, r1
 80064ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80064b0:	4616      	mov	r6, r2
 80064b2:	461f      	mov	r7, r3
 80064b4:	4605      	mov	r5, r0
 80064b6:	f000 fe77 	bl	80071a8 <_localeconv_r>
 80064ba:	6803      	ldr	r3, [r0, #0]
 80064bc:	4618      	mov	r0, r3
 80064be:	9308      	str	r3, [sp, #32]
 80064c0:	f7f9 fe46 	bl	8000150 <strlen>
 80064c4:	2300      	movs	r3, #0
 80064c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80064c8:	f8d8 3000 	ldr.w	r3, [r8]
 80064cc:	9009      	str	r0, [sp, #36]	@ 0x24
 80064ce:	3307      	adds	r3, #7
 80064d0:	f023 0307 	bic.w	r3, r3, #7
 80064d4:	f103 0208 	add.w	r2, r3, #8
 80064d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80064dc:	f8d4 b000 	ldr.w	fp, [r4]
 80064e0:	f8c8 2000 	str.w	r2, [r8]
 80064e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80064ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064ee:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80064f2:	f04f 32ff 	mov.w	r2, #4294967295
 80064f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80064fa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80064fe:	4b9c      	ldr	r3, [pc, #624]	@ (8006770 <_printf_float+0x2cc>)
 8006500:	f7fa fa84 	bl	8000a0c <__aeabi_dcmpun>
 8006504:	bb70      	cbnz	r0, 8006564 <_printf_float+0xc0>
 8006506:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800650a:	f04f 32ff 	mov.w	r2, #4294967295
 800650e:	4b98      	ldr	r3, [pc, #608]	@ (8006770 <_printf_float+0x2cc>)
 8006510:	f7fa fa5e 	bl	80009d0 <__aeabi_dcmple>
 8006514:	bb30      	cbnz	r0, 8006564 <_printf_float+0xc0>
 8006516:	2200      	movs	r2, #0
 8006518:	2300      	movs	r3, #0
 800651a:	4640      	mov	r0, r8
 800651c:	4649      	mov	r1, r9
 800651e:	f7fa fa4d 	bl	80009bc <__aeabi_dcmplt>
 8006522:	b110      	cbz	r0, 800652a <_printf_float+0x86>
 8006524:	232d      	movs	r3, #45	@ 0x2d
 8006526:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800652a:	4a92      	ldr	r2, [pc, #584]	@ (8006774 <_printf_float+0x2d0>)
 800652c:	4b92      	ldr	r3, [pc, #584]	@ (8006778 <_printf_float+0x2d4>)
 800652e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006532:	bf8c      	ite	hi
 8006534:	4690      	movhi	r8, r2
 8006536:	4698      	movls	r8, r3
 8006538:	2303      	movs	r3, #3
 800653a:	f04f 0900 	mov.w	r9, #0
 800653e:	6123      	str	r3, [r4, #16]
 8006540:	f02b 0304 	bic.w	r3, fp, #4
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	4633      	mov	r3, r6
 8006548:	4621      	mov	r1, r4
 800654a:	4628      	mov	r0, r5
 800654c:	9700      	str	r7, [sp, #0]
 800654e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006550:	f000 f9d4 	bl	80068fc <_printf_common>
 8006554:	3001      	adds	r0, #1
 8006556:	f040 8090 	bne.w	800667a <_printf_float+0x1d6>
 800655a:	f04f 30ff 	mov.w	r0, #4294967295
 800655e:	b011      	add	sp, #68	@ 0x44
 8006560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006564:	4642      	mov	r2, r8
 8006566:	464b      	mov	r3, r9
 8006568:	4640      	mov	r0, r8
 800656a:	4649      	mov	r1, r9
 800656c:	f7fa fa4e 	bl	8000a0c <__aeabi_dcmpun>
 8006570:	b148      	cbz	r0, 8006586 <_printf_float+0xe2>
 8006572:	464b      	mov	r3, r9
 8006574:	2b00      	cmp	r3, #0
 8006576:	bfb8      	it	lt
 8006578:	232d      	movlt	r3, #45	@ 0x2d
 800657a:	4a80      	ldr	r2, [pc, #512]	@ (800677c <_printf_float+0x2d8>)
 800657c:	bfb8      	it	lt
 800657e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006582:	4b7f      	ldr	r3, [pc, #508]	@ (8006780 <_printf_float+0x2dc>)
 8006584:	e7d3      	b.n	800652e <_printf_float+0x8a>
 8006586:	6863      	ldr	r3, [r4, #4]
 8006588:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	d13f      	bne.n	8006610 <_printf_float+0x16c>
 8006590:	2306      	movs	r3, #6
 8006592:	6063      	str	r3, [r4, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800659a:	6023      	str	r3, [r4, #0]
 800659c:	9206      	str	r2, [sp, #24]
 800659e:	aa0e      	add	r2, sp, #56	@ 0x38
 80065a0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80065a4:	aa0d      	add	r2, sp, #52	@ 0x34
 80065a6:	9203      	str	r2, [sp, #12]
 80065a8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80065ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80065b0:	6863      	ldr	r3, [r4, #4]
 80065b2:	4642      	mov	r2, r8
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	4628      	mov	r0, r5
 80065b8:	464b      	mov	r3, r9
 80065ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80065bc:	f7ff fed4 	bl	8006368 <__cvt>
 80065c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065c2:	4680      	mov	r8, r0
 80065c4:	2947      	cmp	r1, #71	@ 0x47
 80065c6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80065c8:	d128      	bne.n	800661c <_printf_float+0x178>
 80065ca:	1cc8      	adds	r0, r1, #3
 80065cc:	db02      	blt.n	80065d4 <_printf_float+0x130>
 80065ce:	6863      	ldr	r3, [r4, #4]
 80065d0:	4299      	cmp	r1, r3
 80065d2:	dd40      	ble.n	8006656 <_printf_float+0x1b2>
 80065d4:	f1aa 0a02 	sub.w	sl, sl, #2
 80065d8:	fa5f fa8a 	uxtb.w	sl, sl
 80065dc:	4652      	mov	r2, sl
 80065de:	3901      	subs	r1, #1
 80065e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80065e4:	910d      	str	r1, [sp, #52]	@ 0x34
 80065e6:	f7ff ff23 	bl	8006430 <__exponent>
 80065ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80065ec:	4681      	mov	r9, r0
 80065ee:	1813      	adds	r3, r2, r0
 80065f0:	2a01      	cmp	r2, #1
 80065f2:	6123      	str	r3, [r4, #16]
 80065f4:	dc02      	bgt.n	80065fc <_printf_float+0x158>
 80065f6:	6822      	ldr	r2, [r4, #0]
 80065f8:	07d2      	lsls	r2, r2, #31
 80065fa:	d501      	bpl.n	8006600 <_printf_float+0x15c>
 80065fc:	3301      	adds	r3, #1
 80065fe:	6123      	str	r3, [r4, #16]
 8006600:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006604:	2b00      	cmp	r3, #0
 8006606:	d09e      	beq.n	8006546 <_printf_float+0xa2>
 8006608:	232d      	movs	r3, #45	@ 0x2d
 800660a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800660e:	e79a      	b.n	8006546 <_printf_float+0xa2>
 8006610:	2947      	cmp	r1, #71	@ 0x47
 8006612:	d1bf      	bne.n	8006594 <_printf_float+0xf0>
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1bd      	bne.n	8006594 <_printf_float+0xf0>
 8006618:	2301      	movs	r3, #1
 800661a:	e7ba      	b.n	8006592 <_printf_float+0xee>
 800661c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006620:	d9dc      	bls.n	80065dc <_printf_float+0x138>
 8006622:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006626:	d118      	bne.n	800665a <_printf_float+0x1b6>
 8006628:	2900      	cmp	r1, #0
 800662a:	6863      	ldr	r3, [r4, #4]
 800662c:	dd0b      	ble.n	8006646 <_printf_float+0x1a2>
 800662e:	6121      	str	r1, [r4, #16]
 8006630:	b913      	cbnz	r3, 8006638 <_printf_float+0x194>
 8006632:	6822      	ldr	r2, [r4, #0]
 8006634:	07d0      	lsls	r0, r2, #31
 8006636:	d502      	bpl.n	800663e <_printf_float+0x19a>
 8006638:	3301      	adds	r3, #1
 800663a:	440b      	add	r3, r1
 800663c:	6123      	str	r3, [r4, #16]
 800663e:	f04f 0900 	mov.w	r9, #0
 8006642:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006644:	e7dc      	b.n	8006600 <_printf_float+0x15c>
 8006646:	b913      	cbnz	r3, 800664e <_printf_float+0x1aa>
 8006648:	6822      	ldr	r2, [r4, #0]
 800664a:	07d2      	lsls	r2, r2, #31
 800664c:	d501      	bpl.n	8006652 <_printf_float+0x1ae>
 800664e:	3302      	adds	r3, #2
 8006650:	e7f4      	b.n	800663c <_printf_float+0x198>
 8006652:	2301      	movs	r3, #1
 8006654:	e7f2      	b.n	800663c <_printf_float+0x198>
 8006656:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800665a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800665c:	4299      	cmp	r1, r3
 800665e:	db05      	blt.n	800666c <_printf_float+0x1c8>
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	6121      	str	r1, [r4, #16]
 8006664:	07d8      	lsls	r0, r3, #31
 8006666:	d5ea      	bpl.n	800663e <_printf_float+0x19a>
 8006668:	1c4b      	adds	r3, r1, #1
 800666a:	e7e7      	b.n	800663c <_printf_float+0x198>
 800666c:	2900      	cmp	r1, #0
 800666e:	bfcc      	ite	gt
 8006670:	2201      	movgt	r2, #1
 8006672:	f1c1 0202 	rsble	r2, r1, #2
 8006676:	4413      	add	r3, r2
 8006678:	e7e0      	b.n	800663c <_printf_float+0x198>
 800667a:	6823      	ldr	r3, [r4, #0]
 800667c:	055a      	lsls	r2, r3, #21
 800667e:	d407      	bmi.n	8006690 <_printf_float+0x1ec>
 8006680:	6923      	ldr	r3, [r4, #16]
 8006682:	4642      	mov	r2, r8
 8006684:	4631      	mov	r1, r6
 8006686:	4628      	mov	r0, r5
 8006688:	47b8      	blx	r7
 800668a:	3001      	adds	r0, #1
 800668c:	d12b      	bne.n	80066e6 <_printf_float+0x242>
 800668e:	e764      	b.n	800655a <_printf_float+0xb6>
 8006690:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006694:	f240 80dc 	bls.w	8006850 <_printf_float+0x3ac>
 8006698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800669c:	2200      	movs	r2, #0
 800669e:	2300      	movs	r3, #0
 80066a0:	f7fa f982 	bl	80009a8 <__aeabi_dcmpeq>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d033      	beq.n	8006710 <_printf_float+0x26c>
 80066a8:	2301      	movs	r3, #1
 80066aa:	4631      	mov	r1, r6
 80066ac:	4628      	mov	r0, r5
 80066ae:	4a35      	ldr	r2, [pc, #212]	@ (8006784 <_printf_float+0x2e0>)
 80066b0:	47b8      	blx	r7
 80066b2:	3001      	adds	r0, #1
 80066b4:	f43f af51 	beq.w	800655a <_printf_float+0xb6>
 80066b8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80066bc:	4543      	cmp	r3, r8
 80066be:	db02      	blt.n	80066c6 <_printf_float+0x222>
 80066c0:	6823      	ldr	r3, [r4, #0]
 80066c2:	07d8      	lsls	r0, r3, #31
 80066c4:	d50f      	bpl.n	80066e6 <_printf_float+0x242>
 80066c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80066ca:	4631      	mov	r1, r6
 80066cc:	4628      	mov	r0, r5
 80066ce:	47b8      	blx	r7
 80066d0:	3001      	adds	r0, #1
 80066d2:	f43f af42 	beq.w	800655a <_printf_float+0xb6>
 80066d6:	f04f 0900 	mov.w	r9, #0
 80066da:	f108 38ff 	add.w	r8, r8, #4294967295
 80066de:	f104 0a1a 	add.w	sl, r4, #26
 80066e2:	45c8      	cmp	r8, r9
 80066e4:	dc09      	bgt.n	80066fa <_printf_float+0x256>
 80066e6:	6823      	ldr	r3, [r4, #0]
 80066e8:	079b      	lsls	r3, r3, #30
 80066ea:	f100 8102 	bmi.w	80068f2 <_printf_float+0x44e>
 80066ee:	68e0      	ldr	r0, [r4, #12]
 80066f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066f2:	4298      	cmp	r0, r3
 80066f4:	bfb8      	it	lt
 80066f6:	4618      	movlt	r0, r3
 80066f8:	e731      	b.n	800655e <_printf_float+0xba>
 80066fa:	2301      	movs	r3, #1
 80066fc:	4652      	mov	r2, sl
 80066fe:	4631      	mov	r1, r6
 8006700:	4628      	mov	r0, r5
 8006702:	47b8      	blx	r7
 8006704:	3001      	adds	r0, #1
 8006706:	f43f af28 	beq.w	800655a <_printf_float+0xb6>
 800670a:	f109 0901 	add.w	r9, r9, #1
 800670e:	e7e8      	b.n	80066e2 <_printf_float+0x23e>
 8006710:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006712:	2b00      	cmp	r3, #0
 8006714:	dc38      	bgt.n	8006788 <_printf_float+0x2e4>
 8006716:	2301      	movs	r3, #1
 8006718:	4631      	mov	r1, r6
 800671a:	4628      	mov	r0, r5
 800671c:	4a19      	ldr	r2, [pc, #100]	@ (8006784 <_printf_float+0x2e0>)
 800671e:	47b8      	blx	r7
 8006720:	3001      	adds	r0, #1
 8006722:	f43f af1a 	beq.w	800655a <_printf_float+0xb6>
 8006726:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800672a:	ea59 0303 	orrs.w	r3, r9, r3
 800672e:	d102      	bne.n	8006736 <_printf_float+0x292>
 8006730:	6823      	ldr	r3, [r4, #0]
 8006732:	07d9      	lsls	r1, r3, #31
 8006734:	d5d7      	bpl.n	80066e6 <_printf_float+0x242>
 8006736:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800673a:	4631      	mov	r1, r6
 800673c:	4628      	mov	r0, r5
 800673e:	47b8      	blx	r7
 8006740:	3001      	adds	r0, #1
 8006742:	f43f af0a 	beq.w	800655a <_printf_float+0xb6>
 8006746:	f04f 0a00 	mov.w	sl, #0
 800674a:	f104 0b1a 	add.w	fp, r4, #26
 800674e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006750:	425b      	negs	r3, r3
 8006752:	4553      	cmp	r3, sl
 8006754:	dc01      	bgt.n	800675a <_printf_float+0x2b6>
 8006756:	464b      	mov	r3, r9
 8006758:	e793      	b.n	8006682 <_printf_float+0x1de>
 800675a:	2301      	movs	r3, #1
 800675c:	465a      	mov	r2, fp
 800675e:	4631      	mov	r1, r6
 8006760:	4628      	mov	r0, r5
 8006762:	47b8      	blx	r7
 8006764:	3001      	adds	r0, #1
 8006766:	f43f aef8 	beq.w	800655a <_printf_float+0xb6>
 800676a:	f10a 0a01 	add.w	sl, sl, #1
 800676e:	e7ee      	b.n	800674e <_printf_float+0x2aa>
 8006770:	7fefffff 	.word	0x7fefffff
 8006774:	080090e2 	.word	0x080090e2
 8006778:	080090de 	.word	0x080090de
 800677c:	080090ea 	.word	0x080090ea
 8006780:	080090e6 	.word	0x080090e6
 8006784:	080090ee 	.word	0x080090ee
 8006788:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800678a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800678e:	4553      	cmp	r3, sl
 8006790:	bfa8      	it	ge
 8006792:	4653      	movge	r3, sl
 8006794:	2b00      	cmp	r3, #0
 8006796:	4699      	mov	r9, r3
 8006798:	dc36      	bgt.n	8006808 <_printf_float+0x364>
 800679a:	f04f 0b00 	mov.w	fp, #0
 800679e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067a2:	f104 021a 	add.w	r2, r4, #26
 80067a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80067a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80067aa:	eba3 0309 	sub.w	r3, r3, r9
 80067ae:	455b      	cmp	r3, fp
 80067b0:	dc31      	bgt.n	8006816 <_printf_float+0x372>
 80067b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067b4:	459a      	cmp	sl, r3
 80067b6:	dc3a      	bgt.n	800682e <_printf_float+0x38a>
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	07da      	lsls	r2, r3, #31
 80067bc:	d437      	bmi.n	800682e <_printf_float+0x38a>
 80067be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067c0:	ebaa 0903 	sub.w	r9, sl, r3
 80067c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067c6:	ebaa 0303 	sub.w	r3, sl, r3
 80067ca:	4599      	cmp	r9, r3
 80067cc:	bfa8      	it	ge
 80067ce:	4699      	movge	r9, r3
 80067d0:	f1b9 0f00 	cmp.w	r9, #0
 80067d4:	dc33      	bgt.n	800683e <_printf_float+0x39a>
 80067d6:	f04f 0800 	mov.w	r8, #0
 80067da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067de:	f104 0b1a 	add.w	fp, r4, #26
 80067e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067e4:	ebaa 0303 	sub.w	r3, sl, r3
 80067e8:	eba3 0309 	sub.w	r3, r3, r9
 80067ec:	4543      	cmp	r3, r8
 80067ee:	f77f af7a 	ble.w	80066e6 <_printf_float+0x242>
 80067f2:	2301      	movs	r3, #1
 80067f4:	465a      	mov	r2, fp
 80067f6:	4631      	mov	r1, r6
 80067f8:	4628      	mov	r0, r5
 80067fa:	47b8      	blx	r7
 80067fc:	3001      	adds	r0, #1
 80067fe:	f43f aeac 	beq.w	800655a <_printf_float+0xb6>
 8006802:	f108 0801 	add.w	r8, r8, #1
 8006806:	e7ec      	b.n	80067e2 <_printf_float+0x33e>
 8006808:	4642      	mov	r2, r8
 800680a:	4631      	mov	r1, r6
 800680c:	4628      	mov	r0, r5
 800680e:	47b8      	blx	r7
 8006810:	3001      	adds	r0, #1
 8006812:	d1c2      	bne.n	800679a <_printf_float+0x2f6>
 8006814:	e6a1      	b.n	800655a <_printf_float+0xb6>
 8006816:	2301      	movs	r3, #1
 8006818:	4631      	mov	r1, r6
 800681a:	4628      	mov	r0, r5
 800681c:	920a      	str	r2, [sp, #40]	@ 0x28
 800681e:	47b8      	blx	r7
 8006820:	3001      	adds	r0, #1
 8006822:	f43f ae9a 	beq.w	800655a <_printf_float+0xb6>
 8006826:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006828:	f10b 0b01 	add.w	fp, fp, #1
 800682c:	e7bb      	b.n	80067a6 <_printf_float+0x302>
 800682e:	4631      	mov	r1, r6
 8006830:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006834:	4628      	mov	r0, r5
 8006836:	47b8      	blx	r7
 8006838:	3001      	adds	r0, #1
 800683a:	d1c0      	bne.n	80067be <_printf_float+0x31a>
 800683c:	e68d      	b.n	800655a <_printf_float+0xb6>
 800683e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006840:	464b      	mov	r3, r9
 8006842:	4631      	mov	r1, r6
 8006844:	4628      	mov	r0, r5
 8006846:	4442      	add	r2, r8
 8006848:	47b8      	blx	r7
 800684a:	3001      	adds	r0, #1
 800684c:	d1c3      	bne.n	80067d6 <_printf_float+0x332>
 800684e:	e684      	b.n	800655a <_printf_float+0xb6>
 8006850:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006854:	f1ba 0f01 	cmp.w	sl, #1
 8006858:	dc01      	bgt.n	800685e <_printf_float+0x3ba>
 800685a:	07db      	lsls	r3, r3, #31
 800685c:	d536      	bpl.n	80068cc <_printf_float+0x428>
 800685e:	2301      	movs	r3, #1
 8006860:	4642      	mov	r2, r8
 8006862:	4631      	mov	r1, r6
 8006864:	4628      	mov	r0, r5
 8006866:	47b8      	blx	r7
 8006868:	3001      	adds	r0, #1
 800686a:	f43f ae76 	beq.w	800655a <_printf_float+0xb6>
 800686e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006872:	4631      	mov	r1, r6
 8006874:	4628      	mov	r0, r5
 8006876:	47b8      	blx	r7
 8006878:	3001      	adds	r0, #1
 800687a:	f43f ae6e 	beq.w	800655a <_printf_float+0xb6>
 800687e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006882:	2200      	movs	r2, #0
 8006884:	2300      	movs	r3, #0
 8006886:	f10a 3aff 	add.w	sl, sl, #4294967295
 800688a:	f7fa f88d 	bl	80009a8 <__aeabi_dcmpeq>
 800688e:	b9c0      	cbnz	r0, 80068c2 <_printf_float+0x41e>
 8006890:	4653      	mov	r3, sl
 8006892:	f108 0201 	add.w	r2, r8, #1
 8006896:	4631      	mov	r1, r6
 8006898:	4628      	mov	r0, r5
 800689a:	47b8      	blx	r7
 800689c:	3001      	adds	r0, #1
 800689e:	d10c      	bne.n	80068ba <_printf_float+0x416>
 80068a0:	e65b      	b.n	800655a <_printf_float+0xb6>
 80068a2:	2301      	movs	r3, #1
 80068a4:	465a      	mov	r2, fp
 80068a6:	4631      	mov	r1, r6
 80068a8:	4628      	mov	r0, r5
 80068aa:	47b8      	blx	r7
 80068ac:	3001      	adds	r0, #1
 80068ae:	f43f ae54 	beq.w	800655a <_printf_float+0xb6>
 80068b2:	f108 0801 	add.w	r8, r8, #1
 80068b6:	45d0      	cmp	r8, sl
 80068b8:	dbf3      	blt.n	80068a2 <_printf_float+0x3fe>
 80068ba:	464b      	mov	r3, r9
 80068bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80068c0:	e6e0      	b.n	8006684 <_printf_float+0x1e0>
 80068c2:	f04f 0800 	mov.w	r8, #0
 80068c6:	f104 0b1a 	add.w	fp, r4, #26
 80068ca:	e7f4      	b.n	80068b6 <_printf_float+0x412>
 80068cc:	2301      	movs	r3, #1
 80068ce:	4642      	mov	r2, r8
 80068d0:	e7e1      	b.n	8006896 <_printf_float+0x3f2>
 80068d2:	2301      	movs	r3, #1
 80068d4:	464a      	mov	r2, r9
 80068d6:	4631      	mov	r1, r6
 80068d8:	4628      	mov	r0, r5
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	f43f ae3c 	beq.w	800655a <_printf_float+0xb6>
 80068e2:	f108 0801 	add.w	r8, r8, #1
 80068e6:	68e3      	ldr	r3, [r4, #12]
 80068e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80068ea:	1a5b      	subs	r3, r3, r1
 80068ec:	4543      	cmp	r3, r8
 80068ee:	dcf0      	bgt.n	80068d2 <_printf_float+0x42e>
 80068f0:	e6fd      	b.n	80066ee <_printf_float+0x24a>
 80068f2:	f04f 0800 	mov.w	r8, #0
 80068f6:	f104 0919 	add.w	r9, r4, #25
 80068fa:	e7f4      	b.n	80068e6 <_printf_float+0x442>

080068fc <_printf_common>:
 80068fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006900:	4616      	mov	r6, r2
 8006902:	4698      	mov	r8, r3
 8006904:	688a      	ldr	r2, [r1, #8]
 8006906:	690b      	ldr	r3, [r1, #16]
 8006908:	4607      	mov	r7, r0
 800690a:	4293      	cmp	r3, r2
 800690c:	bfb8      	it	lt
 800690e:	4613      	movlt	r3, r2
 8006910:	6033      	str	r3, [r6, #0]
 8006912:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006916:	460c      	mov	r4, r1
 8006918:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800691c:	b10a      	cbz	r2, 8006922 <_printf_common+0x26>
 800691e:	3301      	adds	r3, #1
 8006920:	6033      	str	r3, [r6, #0]
 8006922:	6823      	ldr	r3, [r4, #0]
 8006924:	0699      	lsls	r1, r3, #26
 8006926:	bf42      	ittt	mi
 8006928:	6833      	ldrmi	r3, [r6, #0]
 800692a:	3302      	addmi	r3, #2
 800692c:	6033      	strmi	r3, [r6, #0]
 800692e:	6825      	ldr	r5, [r4, #0]
 8006930:	f015 0506 	ands.w	r5, r5, #6
 8006934:	d106      	bne.n	8006944 <_printf_common+0x48>
 8006936:	f104 0a19 	add.w	sl, r4, #25
 800693a:	68e3      	ldr	r3, [r4, #12]
 800693c:	6832      	ldr	r2, [r6, #0]
 800693e:	1a9b      	subs	r3, r3, r2
 8006940:	42ab      	cmp	r3, r5
 8006942:	dc2b      	bgt.n	800699c <_printf_common+0xa0>
 8006944:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006948:	6822      	ldr	r2, [r4, #0]
 800694a:	3b00      	subs	r3, #0
 800694c:	bf18      	it	ne
 800694e:	2301      	movne	r3, #1
 8006950:	0692      	lsls	r2, r2, #26
 8006952:	d430      	bmi.n	80069b6 <_printf_common+0xba>
 8006954:	4641      	mov	r1, r8
 8006956:	4638      	mov	r0, r7
 8006958:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800695c:	47c8      	blx	r9
 800695e:	3001      	adds	r0, #1
 8006960:	d023      	beq.n	80069aa <_printf_common+0xae>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	6922      	ldr	r2, [r4, #16]
 8006966:	f003 0306 	and.w	r3, r3, #6
 800696a:	2b04      	cmp	r3, #4
 800696c:	bf14      	ite	ne
 800696e:	2500      	movne	r5, #0
 8006970:	6833      	ldreq	r3, [r6, #0]
 8006972:	f04f 0600 	mov.w	r6, #0
 8006976:	bf08      	it	eq
 8006978:	68e5      	ldreq	r5, [r4, #12]
 800697a:	f104 041a 	add.w	r4, r4, #26
 800697e:	bf08      	it	eq
 8006980:	1aed      	subeq	r5, r5, r3
 8006982:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006986:	bf08      	it	eq
 8006988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800698c:	4293      	cmp	r3, r2
 800698e:	bfc4      	itt	gt
 8006990:	1a9b      	subgt	r3, r3, r2
 8006992:	18ed      	addgt	r5, r5, r3
 8006994:	42b5      	cmp	r5, r6
 8006996:	d11a      	bne.n	80069ce <_printf_common+0xd2>
 8006998:	2000      	movs	r0, #0
 800699a:	e008      	b.n	80069ae <_printf_common+0xb2>
 800699c:	2301      	movs	r3, #1
 800699e:	4652      	mov	r2, sl
 80069a0:	4641      	mov	r1, r8
 80069a2:	4638      	mov	r0, r7
 80069a4:	47c8      	blx	r9
 80069a6:	3001      	adds	r0, #1
 80069a8:	d103      	bne.n	80069b2 <_printf_common+0xb6>
 80069aa:	f04f 30ff 	mov.w	r0, #4294967295
 80069ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b2:	3501      	adds	r5, #1
 80069b4:	e7c1      	b.n	800693a <_printf_common+0x3e>
 80069b6:	2030      	movs	r0, #48	@ 0x30
 80069b8:	18e1      	adds	r1, r4, r3
 80069ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069be:	1c5a      	adds	r2, r3, #1
 80069c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069c4:	4422      	add	r2, r4
 80069c6:	3302      	adds	r3, #2
 80069c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069cc:	e7c2      	b.n	8006954 <_printf_common+0x58>
 80069ce:	2301      	movs	r3, #1
 80069d0:	4622      	mov	r2, r4
 80069d2:	4641      	mov	r1, r8
 80069d4:	4638      	mov	r0, r7
 80069d6:	47c8      	blx	r9
 80069d8:	3001      	adds	r0, #1
 80069da:	d0e6      	beq.n	80069aa <_printf_common+0xae>
 80069dc:	3601      	adds	r6, #1
 80069de:	e7d9      	b.n	8006994 <_printf_common+0x98>

080069e0 <_printf_i>:
 80069e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069e4:	7e0f      	ldrb	r7, [r1, #24]
 80069e6:	4691      	mov	r9, r2
 80069e8:	2f78      	cmp	r7, #120	@ 0x78
 80069ea:	4680      	mov	r8, r0
 80069ec:	460c      	mov	r4, r1
 80069ee:	469a      	mov	sl, r3
 80069f0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80069f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80069f6:	d807      	bhi.n	8006a08 <_printf_i+0x28>
 80069f8:	2f62      	cmp	r7, #98	@ 0x62
 80069fa:	d80a      	bhi.n	8006a12 <_printf_i+0x32>
 80069fc:	2f00      	cmp	r7, #0
 80069fe:	f000 80d1 	beq.w	8006ba4 <_printf_i+0x1c4>
 8006a02:	2f58      	cmp	r7, #88	@ 0x58
 8006a04:	f000 80b8 	beq.w	8006b78 <_printf_i+0x198>
 8006a08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a10:	e03a      	b.n	8006a88 <_printf_i+0xa8>
 8006a12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a16:	2b15      	cmp	r3, #21
 8006a18:	d8f6      	bhi.n	8006a08 <_printf_i+0x28>
 8006a1a:	a101      	add	r1, pc, #4	@ (adr r1, 8006a20 <_printf_i+0x40>)
 8006a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a20:	08006a79 	.word	0x08006a79
 8006a24:	08006a8d 	.word	0x08006a8d
 8006a28:	08006a09 	.word	0x08006a09
 8006a2c:	08006a09 	.word	0x08006a09
 8006a30:	08006a09 	.word	0x08006a09
 8006a34:	08006a09 	.word	0x08006a09
 8006a38:	08006a8d 	.word	0x08006a8d
 8006a3c:	08006a09 	.word	0x08006a09
 8006a40:	08006a09 	.word	0x08006a09
 8006a44:	08006a09 	.word	0x08006a09
 8006a48:	08006a09 	.word	0x08006a09
 8006a4c:	08006b8b 	.word	0x08006b8b
 8006a50:	08006ab7 	.word	0x08006ab7
 8006a54:	08006b45 	.word	0x08006b45
 8006a58:	08006a09 	.word	0x08006a09
 8006a5c:	08006a09 	.word	0x08006a09
 8006a60:	08006bad 	.word	0x08006bad
 8006a64:	08006a09 	.word	0x08006a09
 8006a68:	08006ab7 	.word	0x08006ab7
 8006a6c:	08006a09 	.word	0x08006a09
 8006a70:	08006a09 	.word	0x08006a09
 8006a74:	08006b4d 	.word	0x08006b4d
 8006a78:	6833      	ldr	r3, [r6, #0]
 8006a7a:	1d1a      	adds	r2, r3, #4
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6032      	str	r2, [r6, #0]
 8006a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e09c      	b.n	8006bc6 <_printf_i+0x1e6>
 8006a8c:	6833      	ldr	r3, [r6, #0]
 8006a8e:	6820      	ldr	r0, [r4, #0]
 8006a90:	1d19      	adds	r1, r3, #4
 8006a92:	6031      	str	r1, [r6, #0]
 8006a94:	0606      	lsls	r6, r0, #24
 8006a96:	d501      	bpl.n	8006a9c <_printf_i+0xbc>
 8006a98:	681d      	ldr	r5, [r3, #0]
 8006a9a:	e003      	b.n	8006aa4 <_printf_i+0xc4>
 8006a9c:	0645      	lsls	r5, r0, #25
 8006a9e:	d5fb      	bpl.n	8006a98 <_printf_i+0xb8>
 8006aa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006aa4:	2d00      	cmp	r5, #0
 8006aa6:	da03      	bge.n	8006ab0 <_printf_i+0xd0>
 8006aa8:	232d      	movs	r3, #45	@ 0x2d
 8006aaa:	426d      	negs	r5, r5
 8006aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ab0:	230a      	movs	r3, #10
 8006ab2:	4858      	ldr	r0, [pc, #352]	@ (8006c14 <_printf_i+0x234>)
 8006ab4:	e011      	b.n	8006ada <_printf_i+0xfa>
 8006ab6:	6821      	ldr	r1, [r4, #0]
 8006ab8:	6833      	ldr	r3, [r6, #0]
 8006aba:	0608      	lsls	r0, r1, #24
 8006abc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ac0:	d402      	bmi.n	8006ac8 <_printf_i+0xe8>
 8006ac2:	0649      	lsls	r1, r1, #25
 8006ac4:	bf48      	it	mi
 8006ac6:	b2ad      	uxthmi	r5, r5
 8006ac8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006aca:	6033      	str	r3, [r6, #0]
 8006acc:	bf14      	ite	ne
 8006ace:	230a      	movne	r3, #10
 8006ad0:	2308      	moveq	r3, #8
 8006ad2:	4850      	ldr	r0, [pc, #320]	@ (8006c14 <_printf_i+0x234>)
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ada:	6866      	ldr	r6, [r4, #4]
 8006adc:	2e00      	cmp	r6, #0
 8006ade:	60a6      	str	r6, [r4, #8]
 8006ae0:	db05      	blt.n	8006aee <_printf_i+0x10e>
 8006ae2:	6821      	ldr	r1, [r4, #0]
 8006ae4:	432e      	orrs	r6, r5
 8006ae6:	f021 0104 	bic.w	r1, r1, #4
 8006aea:	6021      	str	r1, [r4, #0]
 8006aec:	d04b      	beq.n	8006b86 <_printf_i+0x1a6>
 8006aee:	4616      	mov	r6, r2
 8006af0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006af4:	fb03 5711 	mls	r7, r3, r1, r5
 8006af8:	5dc7      	ldrb	r7, [r0, r7]
 8006afa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006afe:	462f      	mov	r7, r5
 8006b00:	42bb      	cmp	r3, r7
 8006b02:	460d      	mov	r5, r1
 8006b04:	d9f4      	bls.n	8006af0 <_printf_i+0x110>
 8006b06:	2b08      	cmp	r3, #8
 8006b08:	d10b      	bne.n	8006b22 <_printf_i+0x142>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	07df      	lsls	r7, r3, #31
 8006b0e:	d508      	bpl.n	8006b22 <_printf_i+0x142>
 8006b10:	6923      	ldr	r3, [r4, #16]
 8006b12:	6861      	ldr	r1, [r4, #4]
 8006b14:	4299      	cmp	r1, r3
 8006b16:	bfde      	ittt	le
 8006b18:	2330      	movle	r3, #48	@ 0x30
 8006b1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b22:	1b92      	subs	r2, r2, r6
 8006b24:	6122      	str	r2, [r4, #16]
 8006b26:	464b      	mov	r3, r9
 8006b28:	4621      	mov	r1, r4
 8006b2a:	4640      	mov	r0, r8
 8006b2c:	f8cd a000 	str.w	sl, [sp]
 8006b30:	aa03      	add	r2, sp, #12
 8006b32:	f7ff fee3 	bl	80068fc <_printf_common>
 8006b36:	3001      	adds	r0, #1
 8006b38:	d14a      	bne.n	8006bd0 <_printf_i+0x1f0>
 8006b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b3e:	b004      	add	sp, #16
 8006b40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b44:	6823      	ldr	r3, [r4, #0]
 8006b46:	f043 0320 	orr.w	r3, r3, #32
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	2778      	movs	r7, #120	@ 0x78
 8006b4e:	4832      	ldr	r0, [pc, #200]	@ (8006c18 <_printf_i+0x238>)
 8006b50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b54:	6823      	ldr	r3, [r4, #0]
 8006b56:	6831      	ldr	r1, [r6, #0]
 8006b58:	061f      	lsls	r7, r3, #24
 8006b5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b5e:	d402      	bmi.n	8006b66 <_printf_i+0x186>
 8006b60:	065f      	lsls	r7, r3, #25
 8006b62:	bf48      	it	mi
 8006b64:	b2ad      	uxthmi	r5, r5
 8006b66:	6031      	str	r1, [r6, #0]
 8006b68:	07d9      	lsls	r1, r3, #31
 8006b6a:	bf44      	itt	mi
 8006b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8006b70:	6023      	strmi	r3, [r4, #0]
 8006b72:	b11d      	cbz	r5, 8006b7c <_printf_i+0x19c>
 8006b74:	2310      	movs	r3, #16
 8006b76:	e7ad      	b.n	8006ad4 <_printf_i+0xf4>
 8006b78:	4826      	ldr	r0, [pc, #152]	@ (8006c14 <_printf_i+0x234>)
 8006b7a:	e7e9      	b.n	8006b50 <_printf_i+0x170>
 8006b7c:	6823      	ldr	r3, [r4, #0]
 8006b7e:	f023 0320 	bic.w	r3, r3, #32
 8006b82:	6023      	str	r3, [r4, #0]
 8006b84:	e7f6      	b.n	8006b74 <_printf_i+0x194>
 8006b86:	4616      	mov	r6, r2
 8006b88:	e7bd      	b.n	8006b06 <_printf_i+0x126>
 8006b8a:	6833      	ldr	r3, [r6, #0]
 8006b8c:	6825      	ldr	r5, [r4, #0]
 8006b8e:	1d18      	adds	r0, r3, #4
 8006b90:	6961      	ldr	r1, [r4, #20]
 8006b92:	6030      	str	r0, [r6, #0]
 8006b94:	062e      	lsls	r6, r5, #24
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	d501      	bpl.n	8006b9e <_printf_i+0x1be>
 8006b9a:	6019      	str	r1, [r3, #0]
 8006b9c:	e002      	b.n	8006ba4 <_printf_i+0x1c4>
 8006b9e:	0668      	lsls	r0, r5, #25
 8006ba0:	d5fb      	bpl.n	8006b9a <_printf_i+0x1ba>
 8006ba2:	8019      	strh	r1, [r3, #0]
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	4616      	mov	r6, r2
 8006ba8:	6123      	str	r3, [r4, #16]
 8006baa:	e7bc      	b.n	8006b26 <_printf_i+0x146>
 8006bac:	6833      	ldr	r3, [r6, #0]
 8006bae:	2100      	movs	r1, #0
 8006bb0:	1d1a      	adds	r2, r3, #4
 8006bb2:	6032      	str	r2, [r6, #0]
 8006bb4:	681e      	ldr	r6, [r3, #0]
 8006bb6:	6862      	ldr	r2, [r4, #4]
 8006bb8:	4630      	mov	r0, r6
 8006bba:	f000 fbca 	bl	8007352 <memchr>
 8006bbe:	b108      	cbz	r0, 8006bc4 <_printf_i+0x1e4>
 8006bc0:	1b80      	subs	r0, r0, r6
 8006bc2:	6060      	str	r0, [r4, #4]
 8006bc4:	6863      	ldr	r3, [r4, #4]
 8006bc6:	6123      	str	r3, [r4, #16]
 8006bc8:	2300      	movs	r3, #0
 8006bca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bce:	e7aa      	b.n	8006b26 <_printf_i+0x146>
 8006bd0:	4632      	mov	r2, r6
 8006bd2:	4649      	mov	r1, r9
 8006bd4:	4640      	mov	r0, r8
 8006bd6:	6923      	ldr	r3, [r4, #16]
 8006bd8:	47d0      	blx	sl
 8006bda:	3001      	adds	r0, #1
 8006bdc:	d0ad      	beq.n	8006b3a <_printf_i+0x15a>
 8006bde:	6823      	ldr	r3, [r4, #0]
 8006be0:	079b      	lsls	r3, r3, #30
 8006be2:	d413      	bmi.n	8006c0c <_printf_i+0x22c>
 8006be4:	68e0      	ldr	r0, [r4, #12]
 8006be6:	9b03      	ldr	r3, [sp, #12]
 8006be8:	4298      	cmp	r0, r3
 8006bea:	bfb8      	it	lt
 8006bec:	4618      	movlt	r0, r3
 8006bee:	e7a6      	b.n	8006b3e <_printf_i+0x15e>
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	4632      	mov	r2, r6
 8006bf4:	4649      	mov	r1, r9
 8006bf6:	4640      	mov	r0, r8
 8006bf8:	47d0      	blx	sl
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	d09d      	beq.n	8006b3a <_printf_i+0x15a>
 8006bfe:	3501      	adds	r5, #1
 8006c00:	68e3      	ldr	r3, [r4, #12]
 8006c02:	9903      	ldr	r1, [sp, #12]
 8006c04:	1a5b      	subs	r3, r3, r1
 8006c06:	42ab      	cmp	r3, r5
 8006c08:	dcf2      	bgt.n	8006bf0 <_printf_i+0x210>
 8006c0a:	e7eb      	b.n	8006be4 <_printf_i+0x204>
 8006c0c:	2500      	movs	r5, #0
 8006c0e:	f104 0619 	add.w	r6, r4, #25
 8006c12:	e7f5      	b.n	8006c00 <_printf_i+0x220>
 8006c14:	080090f0 	.word	0x080090f0
 8006c18:	08009101 	.word	0x08009101

08006c1c <std>:
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	b510      	push	{r4, lr}
 8006c20:	4604      	mov	r4, r0
 8006c22:	e9c0 3300 	strd	r3, r3, [r0]
 8006c26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c2a:	6083      	str	r3, [r0, #8]
 8006c2c:	8181      	strh	r1, [r0, #12]
 8006c2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c30:	81c2      	strh	r2, [r0, #14]
 8006c32:	6183      	str	r3, [r0, #24]
 8006c34:	4619      	mov	r1, r3
 8006c36:	2208      	movs	r2, #8
 8006c38:	305c      	adds	r0, #92	@ 0x5c
 8006c3a:	f000 faad 	bl	8007198 <memset>
 8006c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c74 <std+0x58>)
 8006c40:	6224      	str	r4, [r4, #32]
 8006c42:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c44:	4b0c      	ldr	r3, [pc, #48]	@ (8006c78 <std+0x5c>)
 8006c46:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c48:	4b0c      	ldr	r3, [pc, #48]	@ (8006c7c <std+0x60>)
 8006c4a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8006c80 <std+0x64>)
 8006c4e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c50:	4b0c      	ldr	r3, [pc, #48]	@ (8006c84 <std+0x68>)
 8006c52:	429c      	cmp	r4, r3
 8006c54:	d006      	beq.n	8006c64 <std+0x48>
 8006c56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c5a:	4294      	cmp	r4, r2
 8006c5c:	d002      	beq.n	8006c64 <std+0x48>
 8006c5e:	33d0      	adds	r3, #208	@ 0xd0
 8006c60:	429c      	cmp	r4, r3
 8006c62:	d105      	bne.n	8006c70 <std+0x54>
 8006c64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c6c:	f000 bb6e 	b.w	800734c <__retarget_lock_init_recursive>
 8006c70:	bd10      	pop	{r4, pc}
 8006c72:	bf00      	nop
 8006c74:	08006fe9 	.word	0x08006fe9
 8006c78:	0800700b 	.word	0x0800700b
 8006c7c:	08007043 	.word	0x08007043
 8006c80:	08007067 	.word	0x08007067
 8006c84:	20002754 	.word	0x20002754

08006c88 <stdio_exit_handler>:
 8006c88:	4a02      	ldr	r2, [pc, #8]	@ (8006c94 <stdio_exit_handler+0xc>)
 8006c8a:	4903      	ldr	r1, [pc, #12]	@ (8006c98 <stdio_exit_handler+0x10>)
 8006c8c:	4803      	ldr	r0, [pc, #12]	@ (8006c9c <stdio_exit_handler+0x14>)
 8006c8e:	f000 b869 	b.w	8006d64 <_fwalk_sglue>
 8006c92:	bf00      	nop
 8006c94:	20000018 	.word	0x20000018
 8006c98:	08008cb9 	.word	0x08008cb9
 8006c9c:	20000028 	.word	0x20000028

08006ca0 <cleanup_stdio>:
 8006ca0:	6841      	ldr	r1, [r0, #4]
 8006ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8006cd4 <cleanup_stdio+0x34>)
 8006ca4:	b510      	push	{r4, lr}
 8006ca6:	4299      	cmp	r1, r3
 8006ca8:	4604      	mov	r4, r0
 8006caa:	d001      	beq.n	8006cb0 <cleanup_stdio+0x10>
 8006cac:	f002 f804 	bl	8008cb8 <_fflush_r>
 8006cb0:	68a1      	ldr	r1, [r4, #8]
 8006cb2:	4b09      	ldr	r3, [pc, #36]	@ (8006cd8 <cleanup_stdio+0x38>)
 8006cb4:	4299      	cmp	r1, r3
 8006cb6:	d002      	beq.n	8006cbe <cleanup_stdio+0x1e>
 8006cb8:	4620      	mov	r0, r4
 8006cba:	f001 fffd 	bl	8008cb8 <_fflush_r>
 8006cbe:	68e1      	ldr	r1, [r4, #12]
 8006cc0:	4b06      	ldr	r3, [pc, #24]	@ (8006cdc <cleanup_stdio+0x3c>)
 8006cc2:	4299      	cmp	r1, r3
 8006cc4:	d004      	beq.n	8006cd0 <cleanup_stdio+0x30>
 8006cc6:	4620      	mov	r0, r4
 8006cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ccc:	f001 bff4 	b.w	8008cb8 <_fflush_r>
 8006cd0:	bd10      	pop	{r4, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20002754 	.word	0x20002754
 8006cd8:	200027bc 	.word	0x200027bc
 8006cdc:	20002824 	.word	0x20002824

08006ce0 <global_stdio_init.part.0>:
 8006ce0:	b510      	push	{r4, lr}
 8006ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8006d10 <global_stdio_init.part.0+0x30>)
 8006ce4:	4c0b      	ldr	r4, [pc, #44]	@ (8006d14 <global_stdio_init.part.0+0x34>)
 8006ce6:	4a0c      	ldr	r2, [pc, #48]	@ (8006d18 <global_stdio_init.part.0+0x38>)
 8006ce8:	4620      	mov	r0, r4
 8006cea:	601a      	str	r2, [r3, #0]
 8006cec:	2104      	movs	r1, #4
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f7ff ff94 	bl	8006c1c <std>
 8006cf4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	2109      	movs	r1, #9
 8006cfc:	f7ff ff8e 	bl	8006c1c <std>
 8006d00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d04:	2202      	movs	r2, #2
 8006d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d0a:	2112      	movs	r1, #18
 8006d0c:	f7ff bf86 	b.w	8006c1c <std>
 8006d10:	2000288c 	.word	0x2000288c
 8006d14:	20002754 	.word	0x20002754
 8006d18:	08006c89 	.word	0x08006c89

08006d1c <__sfp_lock_acquire>:
 8006d1c:	4801      	ldr	r0, [pc, #4]	@ (8006d24 <__sfp_lock_acquire+0x8>)
 8006d1e:	f000 bb16 	b.w	800734e <__retarget_lock_acquire_recursive>
 8006d22:	bf00      	nop
 8006d24:	20002895 	.word	0x20002895

08006d28 <__sfp_lock_release>:
 8006d28:	4801      	ldr	r0, [pc, #4]	@ (8006d30 <__sfp_lock_release+0x8>)
 8006d2a:	f000 bb11 	b.w	8007350 <__retarget_lock_release_recursive>
 8006d2e:	bf00      	nop
 8006d30:	20002895 	.word	0x20002895

08006d34 <__sinit>:
 8006d34:	b510      	push	{r4, lr}
 8006d36:	4604      	mov	r4, r0
 8006d38:	f7ff fff0 	bl	8006d1c <__sfp_lock_acquire>
 8006d3c:	6a23      	ldr	r3, [r4, #32]
 8006d3e:	b11b      	cbz	r3, 8006d48 <__sinit+0x14>
 8006d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d44:	f7ff bff0 	b.w	8006d28 <__sfp_lock_release>
 8006d48:	4b04      	ldr	r3, [pc, #16]	@ (8006d5c <__sinit+0x28>)
 8006d4a:	6223      	str	r3, [r4, #32]
 8006d4c:	4b04      	ldr	r3, [pc, #16]	@ (8006d60 <__sinit+0x2c>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d1f5      	bne.n	8006d40 <__sinit+0xc>
 8006d54:	f7ff ffc4 	bl	8006ce0 <global_stdio_init.part.0>
 8006d58:	e7f2      	b.n	8006d40 <__sinit+0xc>
 8006d5a:	bf00      	nop
 8006d5c:	08006ca1 	.word	0x08006ca1
 8006d60:	2000288c 	.word	0x2000288c

08006d64 <_fwalk_sglue>:
 8006d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d68:	4607      	mov	r7, r0
 8006d6a:	4688      	mov	r8, r1
 8006d6c:	4614      	mov	r4, r2
 8006d6e:	2600      	movs	r6, #0
 8006d70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d74:	f1b9 0901 	subs.w	r9, r9, #1
 8006d78:	d505      	bpl.n	8006d86 <_fwalk_sglue+0x22>
 8006d7a:	6824      	ldr	r4, [r4, #0]
 8006d7c:	2c00      	cmp	r4, #0
 8006d7e:	d1f7      	bne.n	8006d70 <_fwalk_sglue+0xc>
 8006d80:	4630      	mov	r0, r6
 8006d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d86:	89ab      	ldrh	r3, [r5, #12]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d907      	bls.n	8006d9c <_fwalk_sglue+0x38>
 8006d8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d90:	3301      	adds	r3, #1
 8006d92:	d003      	beq.n	8006d9c <_fwalk_sglue+0x38>
 8006d94:	4629      	mov	r1, r5
 8006d96:	4638      	mov	r0, r7
 8006d98:	47c0      	blx	r8
 8006d9a:	4306      	orrs	r6, r0
 8006d9c:	3568      	adds	r5, #104	@ 0x68
 8006d9e:	e7e9      	b.n	8006d74 <_fwalk_sglue+0x10>

08006da0 <iprintf>:
 8006da0:	b40f      	push	{r0, r1, r2, r3}
 8006da2:	b507      	push	{r0, r1, r2, lr}
 8006da4:	4906      	ldr	r1, [pc, #24]	@ (8006dc0 <iprintf+0x20>)
 8006da6:	ab04      	add	r3, sp, #16
 8006da8:	6808      	ldr	r0, [r1, #0]
 8006daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dae:	6881      	ldr	r1, [r0, #8]
 8006db0:	9301      	str	r3, [sp, #4]
 8006db2:	f001 fde9 	bl	8008988 <_vfiprintf_r>
 8006db6:	b003      	add	sp, #12
 8006db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dbc:	b004      	add	sp, #16
 8006dbe:	4770      	bx	lr
 8006dc0:	20000024 	.word	0x20000024

08006dc4 <_puts_r>:
 8006dc4:	6a03      	ldr	r3, [r0, #32]
 8006dc6:	b570      	push	{r4, r5, r6, lr}
 8006dc8:	4605      	mov	r5, r0
 8006dca:	460e      	mov	r6, r1
 8006dcc:	6884      	ldr	r4, [r0, #8]
 8006dce:	b90b      	cbnz	r3, 8006dd4 <_puts_r+0x10>
 8006dd0:	f7ff ffb0 	bl	8006d34 <__sinit>
 8006dd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006dd6:	07db      	lsls	r3, r3, #31
 8006dd8:	d405      	bmi.n	8006de6 <_puts_r+0x22>
 8006dda:	89a3      	ldrh	r3, [r4, #12]
 8006ddc:	0598      	lsls	r0, r3, #22
 8006dde:	d402      	bmi.n	8006de6 <_puts_r+0x22>
 8006de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006de2:	f000 fab4 	bl	800734e <__retarget_lock_acquire_recursive>
 8006de6:	89a3      	ldrh	r3, [r4, #12]
 8006de8:	0719      	lsls	r1, r3, #28
 8006dea:	d502      	bpl.n	8006df2 <_puts_r+0x2e>
 8006dec:	6923      	ldr	r3, [r4, #16]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d135      	bne.n	8006e5e <_puts_r+0x9a>
 8006df2:	4621      	mov	r1, r4
 8006df4:	4628      	mov	r0, r5
 8006df6:	f000 f979 	bl	80070ec <__swsetup_r>
 8006dfa:	b380      	cbz	r0, 8006e5e <_puts_r+0x9a>
 8006dfc:	f04f 35ff 	mov.w	r5, #4294967295
 8006e00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e02:	07da      	lsls	r2, r3, #31
 8006e04:	d405      	bmi.n	8006e12 <_puts_r+0x4e>
 8006e06:	89a3      	ldrh	r3, [r4, #12]
 8006e08:	059b      	lsls	r3, r3, #22
 8006e0a:	d402      	bmi.n	8006e12 <_puts_r+0x4e>
 8006e0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e0e:	f000 fa9f 	bl	8007350 <__retarget_lock_release_recursive>
 8006e12:	4628      	mov	r0, r5
 8006e14:	bd70      	pop	{r4, r5, r6, pc}
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	da04      	bge.n	8006e24 <_puts_r+0x60>
 8006e1a:	69a2      	ldr	r2, [r4, #24]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	dc17      	bgt.n	8006e50 <_puts_r+0x8c>
 8006e20:	290a      	cmp	r1, #10
 8006e22:	d015      	beq.n	8006e50 <_puts_r+0x8c>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	1c5a      	adds	r2, r3, #1
 8006e28:	6022      	str	r2, [r4, #0]
 8006e2a:	7019      	strb	r1, [r3, #0]
 8006e2c:	68a3      	ldr	r3, [r4, #8]
 8006e2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e32:	3b01      	subs	r3, #1
 8006e34:	60a3      	str	r3, [r4, #8]
 8006e36:	2900      	cmp	r1, #0
 8006e38:	d1ed      	bne.n	8006e16 <_puts_r+0x52>
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	da11      	bge.n	8006e62 <_puts_r+0x9e>
 8006e3e:	4622      	mov	r2, r4
 8006e40:	210a      	movs	r1, #10
 8006e42:	4628      	mov	r0, r5
 8006e44:	f000 f913 	bl	800706e <__swbuf_r>
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d0d7      	beq.n	8006dfc <_puts_r+0x38>
 8006e4c:	250a      	movs	r5, #10
 8006e4e:	e7d7      	b.n	8006e00 <_puts_r+0x3c>
 8006e50:	4622      	mov	r2, r4
 8006e52:	4628      	mov	r0, r5
 8006e54:	f000 f90b 	bl	800706e <__swbuf_r>
 8006e58:	3001      	adds	r0, #1
 8006e5a:	d1e7      	bne.n	8006e2c <_puts_r+0x68>
 8006e5c:	e7ce      	b.n	8006dfc <_puts_r+0x38>
 8006e5e:	3e01      	subs	r6, #1
 8006e60:	e7e4      	b.n	8006e2c <_puts_r+0x68>
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	6022      	str	r2, [r4, #0]
 8006e68:	220a      	movs	r2, #10
 8006e6a:	701a      	strb	r2, [r3, #0]
 8006e6c:	e7ee      	b.n	8006e4c <_puts_r+0x88>
	...

08006e70 <puts>:
 8006e70:	4b02      	ldr	r3, [pc, #8]	@ (8006e7c <puts+0xc>)
 8006e72:	4601      	mov	r1, r0
 8006e74:	6818      	ldr	r0, [r3, #0]
 8006e76:	f7ff bfa5 	b.w	8006dc4 <_puts_r>
 8006e7a:	bf00      	nop
 8006e7c:	20000024 	.word	0x20000024

08006e80 <setvbuf>:
 8006e80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e84:	461d      	mov	r5, r3
 8006e86:	4b57      	ldr	r3, [pc, #348]	@ (8006fe4 <setvbuf+0x164>)
 8006e88:	4604      	mov	r4, r0
 8006e8a:	681f      	ldr	r7, [r3, #0]
 8006e8c:	460e      	mov	r6, r1
 8006e8e:	4690      	mov	r8, r2
 8006e90:	b127      	cbz	r7, 8006e9c <setvbuf+0x1c>
 8006e92:	6a3b      	ldr	r3, [r7, #32]
 8006e94:	b913      	cbnz	r3, 8006e9c <setvbuf+0x1c>
 8006e96:	4638      	mov	r0, r7
 8006e98:	f7ff ff4c 	bl	8006d34 <__sinit>
 8006e9c:	f1b8 0f02 	cmp.w	r8, #2
 8006ea0:	d006      	beq.n	8006eb0 <setvbuf+0x30>
 8006ea2:	f1b8 0f01 	cmp.w	r8, #1
 8006ea6:	f200 809a 	bhi.w	8006fde <setvbuf+0x15e>
 8006eaa:	2d00      	cmp	r5, #0
 8006eac:	f2c0 8097 	blt.w	8006fde <setvbuf+0x15e>
 8006eb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006eb2:	07d9      	lsls	r1, r3, #31
 8006eb4:	d405      	bmi.n	8006ec2 <setvbuf+0x42>
 8006eb6:	89a3      	ldrh	r3, [r4, #12]
 8006eb8:	059a      	lsls	r2, r3, #22
 8006eba:	d402      	bmi.n	8006ec2 <setvbuf+0x42>
 8006ebc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ebe:	f000 fa46 	bl	800734e <__retarget_lock_acquire_recursive>
 8006ec2:	4621      	mov	r1, r4
 8006ec4:	4638      	mov	r0, r7
 8006ec6:	f001 fef7 	bl	8008cb8 <_fflush_r>
 8006eca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ecc:	b141      	cbz	r1, 8006ee0 <setvbuf+0x60>
 8006ece:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ed2:	4299      	cmp	r1, r3
 8006ed4:	d002      	beq.n	8006edc <setvbuf+0x5c>
 8006ed6:	4638      	mov	r0, r7
 8006ed8:	f001 f8b6 	bl	8008048 <_free_r>
 8006edc:	2300      	movs	r3, #0
 8006ede:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	61a3      	str	r3, [r4, #24]
 8006ee4:	6063      	str	r3, [r4, #4]
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	061b      	lsls	r3, r3, #24
 8006eea:	d503      	bpl.n	8006ef4 <setvbuf+0x74>
 8006eec:	4638      	mov	r0, r7
 8006eee:	6921      	ldr	r1, [r4, #16]
 8006ef0:	f001 f8aa 	bl	8008048 <_free_r>
 8006ef4:	89a3      	ldrh	r3, [r4, #12]
 8006ef6:	f1b8 0f02 	cmp.w	r8, #2
 8006efa:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006efe:	f023 0303 	bic.w	r3, r3, #3
 8006f02:	81a3      	strh	r3, [r4, #12]
 8006f04:	d061      	beq.n	8006fca <setvbuf+0x14a>
 8006f06:	ab01      	add	r3, sp, #4
 8006f08:	466a      	mov	r2, sp
 8006f0a:	4621      	mov	r1, r4
 8006f0c:	4638      	mov	r0, r7
 8006f0e:	f001 fefb 	bl	8008d08 <__swhatbuf_r>
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	4318      	orrs	r0, r3
 8006f16:	81a0      	strh	r0, [r4, #12]
 8006f18:	bb2d      	cbnz	r5, 8006f66 <setvbuf+0xe6>
 8006f1a:	9d00      	ldr	r5, [sp, #0]
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f001 f8db 	bl	80080d8 <malloc>
 8006f22:	4606      	mov	r6, r0
 8006f24:	2800      	cmp	r0, #0
 8006f26:	d152      	bne.n	8006fce <setvbuf+0x14e>
 8006f28:	f8dd 9000 	ldr.w	r9, [sp]
 8006f2c:	45a9      	cmp	r9, r5
 8006f2e:	d140      	bne.n	8006fb2 <setvbuf+0x132>
 8006f30:	f04f 35ff 	mov.w	r5, #4294967295
 8006f34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f38:	f043 0202 	orr.w	r2, r3, #2
 8006f3c:	81a2      	strh	r2, [r4, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	60a2      	str	r2, [r4, #8]
 8006f42:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006f46:	6022      	str	r2, [r4, #0]
 8006f48:	6122      	str	r2, [r4, #16]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	6162      	str	r2, [r4, #20]
 8006f4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f50:	07d6      	lsls	r6, r2, #31
 8006f52:	d404      	bmi.n	8006f5e <setvbuf+0xde>
 8006f54:	0598      	lsls	r0, r3, #22
 8006f56:	d402      	bmi.n	8006f5e <setvbuf+0xde>
 8006f58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f5a:	f000 f9f9 	bl	8007350 <__retarget_lock_release_recursive>
 8006f5e:	4628      	mov	r0, r5
 8006f60:	b003      	add	sp, #12
 8006f62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f66:	2e00      	cmp	r6, #0
 8006f68:	d0d8      	beq.n	8006f1c <setvbuf+0x9c>
 8006f6a:	6a3b      	ldr	r3, [r7, #32]
 8006f6c:	b913      	cbnz	r3, 8006f74 <setvbuf+0xf4>
 8006f6e:	4638      	mov	r0, r7
 8006f70:	f7ff fee0 	bl	8006d34 <__sinit>
 8006f74:	f1b8 0f01 	cmp.w	r8, #1
 8006f78:	bf08      	it	eq
 8006f7a:	89a3      	ldrheq	r3, [r4, #12]
 8006f7c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006f80:	bf04      	itt	eq
 8006f82:	f043 0301 	orreq.w	r3, r3, #1
 8006f86:	81a3      	strheq	r3, [r4, #12]
 8006f88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f8c:	6026      	str	r6, [r4, #0]
 8006f8e:	f013 0208 	ands.w	r2, r3, #8
 8006f92:	d01e      	beq.n	8006fd2 <setvbuf+0x152>
 8006f94:	07d9      	lsls	r1, r3, #31
 8006f96:	bf41      	itttt	mi
 8006f98:	2200      	movmi	r2, #0
 8006f9a:	426d      	negmi	r5, r5
 8006f9c:	60a2      	strmi	r2, [r4, #8]
 8006f9e:	61a5      	strmi	r5, [r4, #24]
 8006fa0:	bf58      	it	pl
 8006fa2:	60a5      	strpl	r5, [r4, #8]
 8006fa4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fa6:	07d2      	lsls	r2, r2, #31
 8006fa8:	d401      	bmi.n	8006fae <setvbuf+0x12e>
 8006faa:	059b      	lsls	r3, r3, #22
 8006fac:	d513      	bpl.n	8006fd6 <setvbuf+0x156>
 8006fae:	2500      	movs	r5, #0
 8006fb0:	e7d5      	b.n	8006f5e <setvbuf+0xde>
 8006fb2:	4648      	mov	r0, r9
 8006fb4:	f001 f890 	bl	80080d8 <malloc>
 8006fb8:	4606      	mov	r6, r0
 8006fba:	2800      	cmp	r0, #0
 8006fbc:	d0b8      	beq.n	8006f30 <setvbuf+0xb0>
 8006fbe:	89a3      	ldrh	r3, [r4, #12]
 8006fc0:	464d      	mov	r5, r9
 8006fc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fc6:	81a3      	strh	r3, [r4, #12]
 8006fc8:	e7cf      	b.n	8006f6a <setvbuf+0xea>
 8006fca:	2500      	movs	r5, #0
 8006fcc:	e7b2      	b.n	8006f34 <setvbuf+0xb4>
 8006fce:	46a9      	mov	r9, r5
 8006fd0:	e7f5      	b.n	8006fbe <setvbuf+0x13e>
 8006fd2:	60a2      	str	r2, [r4, #8]
 8006fd4:	e7e6      	b.n	8006fa4 <setvbuf+0x124>
 8006fd6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fd8:	f000 f9ba 	bl	8007350 <__retarget_lock_release_recursive>
 8006fdc:	e7e7      	b.n	8006fae <setvbuf+0x12e>
 8006fde:	f04f 35ff 	mov.w	r5, #4294967295
 8006fe2:	e7bc      	b.n	8006f5e <setvbuf+0xde>
 8006fe4:	20000024 	.word	0x20000024

08006fe8 <__sread>:
 8006fe8:	b510      	push	{r4, lr}
 8006fea:	460c      	mov	r4, r1
 8006fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff0:	f000 f95e 	bl	80072b0 <_read_r>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	bfab      	itete	ge
 8006ff8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ffa:	89a3      	ldrhlt	r3, [r4, #12]
 8006ffc:	181b      	addge	r3, r3, r0
 8006ffe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007002:	bfac      	ite	ge
 8007004:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007006:	81a3      	strhlt	r3, [r4, #12]
 8007008:	bd10      	pop	{r4, pc}

0800700a <__swrite>:
 800700a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800700e:	461f      	mov	r7, r3
 8007010:	898b      	ldrh	r3, [r1, #12]
 8007012:	4605      	mov	r5, r0
 8007014:	05db      	lsls	r3, r3, #23
 8007016:	460c      	mov	r4, r1
 8007018:	4616      	mov	r6, r2
 800701a:	d505      	bpl.n	8007028 <__swrite+0x1e>
 800701c:	2302      	movs	r3, #2
 800701e:	2200      	movs	r2, #0
 8007020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007024:	f000 f932 	bl	800728c <_lseek_r>
 8007028:	89a3      	ldrh	r3, [r4, #12]
 800702a:	4632      	mov	r2, r6
 800702c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007030:	81a3      	strh	r3, [r4, #12]
 8007032:	4628      	mov	r0, r5
 8007034:	463b      	mov	r3, r7
 8007036:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800703a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800703e:	f000 b949 	b.w	80072d4 <_write_r>

08007042 <__sseek>:
 8007042:	b510      	push	{r4, lr}
 8007044:	460c      	mov	r4, r1
 8007046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800704a:	f000 f91f 	bl	800728c <_lseek_r>
 800704e:	1c43      	adds	r3, r0, #1
 8007050:	89a3      	ldrh	r3, [r4, #12]
 8007052:	bf15      	itete	ne
 8007054:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007056:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800705a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800705e:	81a3      	strheq	r3, [r4, #12]
 8007060:	bf18      	it	ne
 8007062:	81a3      	strhne	r3, [r4, #12]
 8007064:	bd10      	pop	{r4, pc}

08007066 <__sclose>:
 8007066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800706a:	f000 b8a1 	b.w	80071b0 <_close_r>

0800706e <__swbuf_r>:
 800706e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007070:	460e      	mov	r6, r1
 8007072:	4614      	mov	r4, r2
 8007074:	4605      	mov	r5, r0
 8007076:	b118      	cbz	r0, 8007080 <__swbuf_r+0x12>
 8007078:	6a03      	ldr	r3, [r0, #32]
 800707a:	b90b      	cbnz	r3, 8007080 <__swbuf_r+0x12>
 800707c:	f7ff fe5a 	bl	8006d34 <__sinit>
 8007080:	69a3      	ldr	r3, [r4, #24]
 8007082:	60a3      	str	r3, [r4, #8]
 8007084:	89a3      	ldrh	r3, [r4, #12]
 8007086:	071a      	lsls	r2, r3, #28
 8007088:	d501      	bpl.n	800708e <__swbuf_r+0x20>
 800708a:	6923      	ldr	r3, [r4, #16]
 800708c:	b943      	cbnz	r3, 80070a0 <__swbuf_r+0x32>
 800708e:	4621      	mov	r1, r4
 8007090:	4628      	mov	r0, r5
 8007092:	f000 f82b 	bl	80070ec <__swsetup_r>
 8007096:	b118      	cbz	r0, 80070a0 <__swbuf_r+0x32>
 8007098:	f04f 37ff 	mov.w	r7, #4294967295
 800709c:	4638      	mov	r0, r7
 800709e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	6922      	ldr	r2, [r4, #16]
 80070a4:	b2f6      	uxtb	r6, r6
 80070a6:	1a98      	subs	r0, r3, r2
 80070a8:	6963      	ldr	r3, [r4, #20]
 80070aa:	4637      	mov	r7, r6
 80070ac:	4283      	cmp	r3, r0
 80070ae:	dc05      	bgt.n	80070bc <__swbuf_r+0x4e>
 80070b0:	4621      	mov	r1, r4
 80070b2:	4628      	mov	r0, r5
 80070b4:	f001 fe00 	bl	8008cb8 <_fflush_r>
 80070b8:	2800      	cmp	r0, #0
 80070ba:	d1ed      	bne.n	8007098 <__swbuf_r+0x2a>
 80070bc:	68a3      	ldr	r3, [r4, #8]
 80070be:	3b01      	subs	r3, #1
 80070c0:	60a3      	str	r3, [r4, #8]
 80070c2:	6823      	ldr	r3, [r4, #0]
 80070c4:	1c5a      	adds	r2, r3, #1
 80070c6:	6022      	str	r2, [r4, #0]
 80070c8:	701e      	strb	r6, [r3, #0]
 80070ca:	6962      	ldr	r2, [r4, #20]
 80070cc:	1c43      	adds	r3, r0, #1
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d004      	beq.n	80070dc <__swbuf_r+0x6e>
 80070d2:	89a3      	ldrh	r3, [r4, #12]
 80070d4:	07db      	lsls	r3, r3, #31
 80070d6:	d5e1      	bpl.n	800709c <__swbuf_r+0x2e>
 80070d8:	2e0a      	cmp	r6, #10
 80070da:	d1df      	bne.n	800709c <__swbuf_r+0x2e>
 80070dc:	4621      	mov	r1, r4
 80070de:	4628      	mov	r0, r5
 80070e0:	f001 fdea 	bl	8008cb8 <_fflush_r>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	d0d9      	beq.n	800709c <__swbuf_r+0x2e>
 80070e8:	e7d6      	b.n	8007098 <__swbuf_r+0x2a>
	...

080070ec <__swsetup_r>:
 80070ec:	b538      	push	{r3, r4, r5, lr}
 80070ee:	4b29      	ldr	r3, [pc, #164]	@ (8007194 <__swsetup_r+0xa8>)
 80070f0:	4605      	mov	r5, r0
 80070f2:	6818      	ldr	r0, [r3, #0]
 80070f4:	460c      	mov	r4, r1
 80070f6:	b118      	cbz	r0, 8007100 <__swsetup_r+0x14>
 80070f8:	6a03      	ldr	r3, [r0, #32]
 80070fa:	b90b      	cbnz	r3, 8007100 <__swsetup_r+0x14>
 80070fc:	f7ff fe1a 	bl	8006d34 <__sinit>
 8007100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007104:	0719      	lsls	r1, r3, #28
 8007106:	d422      	bmi.n	800714e <__swsetup_r+0x62>
 8007108:	06da      	lsls	r2, r3, #27
 800710a:	d407      	bmi.n	800711c <__swsetup_r+0x30>
 800710c:	2209      	movs	r2, #9
 800710e:	602a      	str	r2, [r5, #0]
 8007110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007114:	f04f 30ff 	mov.w	r0, #4294967295
 8007118:	81a3      	strh	r3, [r4, #12]
 800711a:	e033      	b.n	8007184 <__swsetup_r+0x98>
 800711c:	0758      	lsls	r0, r3, #29
 800711e:	d512      	bpl.n	8007146 <__swsetup_r+0x5a>
 8007120:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007122:	b141      	cbz	r1, 8007136 <__swsetup_r+0x4a>
 8007124:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007128:	4299      	cmp	r1, r3
 800712a:	d002      	beq.n	8007132 <__swsetup_r+0x46>
 800712c:	4628      	mov	r0, r5
 800712e:	f000 ff8b 	bl	8008048 <_free_r>
 8007132:	2300      	movs	r3, #0
 8007134:	6363      	str	r3, [r4, #52]	@ 0x34
 8007136:	89a3      	ldrh	r3, [r4, #12]
 8007138:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800713c:	81a3      	strh	r3, [r4, #12]
 800713e:	2300      	movs	r3, #0
 8007140:	6063      	str	r3, [r4, #4]
 8007142:	6923      	ldr	r3, [r4, #16]
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	f043 0308 	orr.w	r3, r3, #8
 800714c:	81a3      	strh	r3, [r4, #12]
 800714e:	6923      	ldr	r3, [r4, #16]
 8007150:	b94b      	cbnz	r3, 8007166 <__swsetup_r+0x7a>
 8007152:	89a3      	ldrh	r3, [r4, #12]
 8007154:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800715c:	d003      	beq.n	8007166 <__swsetup_r+0x7a>
 800715e:	4621      	mov	r1, r4
 8007160:	4628      	mov	r0, r5
 8007162:	f001 fdf6 	bl	8008d52 <__smakebuf_r>
 8007166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800716a:	f013 0201 	ands.w	r2, r3, #1
 800716e:	d00a      	beq.n	8007186 <__swsetup_r+0x9a>
 8007170:	2200      	movs	r2, #0
 8007172:	60a2      	str	r2, [r4, #8]
 8007174:	6962      	ldr	r2, [r4, #20]
 8007176:	4252      	negs	r2, r2
 8007178:	61a2      	str	r2, [r4, #24]
 800717a:	6922      	ldr	r2, [r4, #16]
 800717c:	b942      	cbnz	r2, 8007190 <__swsetup_r+0xa4>
 800717e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007182:	d1c5      	bne.n	8007110 <__swsetup_r+0x24>
 8007184:	bd38      	pop	{r3, r4, r5, pc}
 8007186:	0799      	lsls	r1, r3, #30
 8007188:	bf58      	it	pl
 800718a:	6962      	ldrpl	r2, [r4, #20]
 800718c:	60a2      	str	r2, [r4, #8]
 800718e:	e7f4      	b.n	800717a <__swsetup_r+0x8e>
 8007190:	2000      	movs	r0, #0
 8007192:	e7f7      	b.n	8007184 <__swsetup_r+0x98>
 8007194:	20000024 	.word	0x20000024

08007198 <memset>:
 8007198:	4603      	mov	r3, r0
 800719a:	4402      	add	r2, r0
 800719c:	4293      	cmp	r3, r2
 800719e:	d100      	bne.n	80071a2 <memset+0xa>
 80071a0:	4770      	bx	lr
 80071a2:	f803 1b01 	strb.w	r1, [r3], #1
 80071a6:	e7f9      	b.n	800719c <memset+0x4>

080071a8 <_localeconv_r>:
 80071a8:	4800      	ldr	r0, [pc, #0]	@ (80071ac <_localeconv_r+0x4>)
 80071aa:	4770      	bx	lr
 80071ac:	20000164 	.word	0x20000164

080071b0 <_close_r>:
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	2300      	movs	r3, #0
 80071b4:	4d05      	ldr	r5, [pc, #20]	@ (80071cc <_close_r+0x1c>)
 80071b6:	4604      	mov	r4, r0
 80071b8:	4608      	mov	r0, r1
 80071ba:	602b      	str	r3, [r5, #0]
 80071bc:	f7fa f9e7 	bl	800158e <_close>
 80071c0:	1c43      	adds	r3, r0, #1
 80071c2:	d102      	bne.n	80071ca <_close_r+0x1a>
 80071c4:	682b      	ldr	r3, [r5, #0]
 80071c6:	b103      	cbz	r3, 80071ca <_close_r+0x1a>
 80071c8:	6023      	str	r3, [r4, #0]
 80071ca:	bd38      	pop	{r3, r4, r5, pc}
 80071cc:	20002890 	.word	0x20002890

080071d0 <_reclaim_reent>:
 80071d0:	4b2d      	ldr	r3, [pc, #180]	@ (8007288 <_reclaim_reent+0xb8>)
 80071d2:	b570      	push	{r4, r5, r6, lr}
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4604      	mov	r4, r0
 80071d8:	4283      	cmp	r3, r0
 80071da:	d053      	beq.n	8007284 <_reclaim_reent+0xb4>
 80071dc:	69c3      	ldr	r3, [r0, #28]
 80071de:	b31b      	cbz	r3, 8007228 <_reclaim_reent+0x58>
 80071e0:	68db      	ldr	r3, [r3, #12]
 80071e2:	b163      	cbz	r3, 80071fe <_reclaim_reent+0x2e>
 80071e4:	2500      	movs	r5, #0
 80071e6:	69e3      	ldr	r3, [r4, #28]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	5959      	ldr	r1, [r3, r5]
 80071ec:	b9b1      	cbnz	r1, 800721c <_reclaim_reent+0x4c>
 80071ee:	3504      	adds	r5, #4
 80071f0:	2d80      	cmp	r5, #128	@ 0x80
 80071f2:	d1f8      	bne.n	80071e6 <_reclaim_reent+0x16>
 80071f4:	69e3      	ldr	r3, [r4, #28]
 80071f6:	4620      	mov	r0, r4
 80071f8:	68d9      	ldr	r1, [r3, #12]
 80071fa:	f000 ff25 	bl	8008048 <_free_r>
 80071fe:	69e3      	ldr	r3, [r4, #28]
 8007200:	6819      	ldr	r1, [r3, #0]
 8007202:	b111      	cbz	r1, 800720a <_reclaim_reent+0x3a>
 8007204:	4620      	mov	r0, r4
 8007206:	f000 ff1f 	bl	8008048 <_free_r>
 800720a:	69e3      	ldr	r3, [r4, #28]
 800720c:	689d      	ldr	r5, [r3, #8]
 800720e:	b15d      	cbz	r5, 8007228 <_reclaim_reent+0x58>
 8007210:	4629      	mov	r1, r5
 8007212:	4620      	mov	r0, r4
 8007214:	682d      	ldr	r5, [r5, #0]
 8007216:	f000 ff17 	bl	8008048 <_free_r>
 800721a:	e7f8      	b.n	800720e <_reclaim_reent+0x3e>
 800721c:	680e      	ldr	r6, [r1, #0]
 800721e:	4620      	mov	r0, r4
 8007220:	f000 ff12 	bl	8008048 <_free_r>
 8007224:	4631      	mov	r1, r6
 8007226:	e7e1      	b.n	80071ec <_reclaim_reent+0x1c>
 8007228:	6961      	ldr	r1, [r4, #20]
 800722a:	b111      	cbz	r1, 8007232 <_reclaim_reent+0x62>
 800722c:	4620      	mov	r0, r4
 800722e:	f000 ff0b 	bl	8008048 <_free_r>
 8007232:	69e1      	ldr	r1, [r4, #28]
 8007234:	b111      	cbz	r1, 800723c <_reclaim_reent+0x6c>
 8007236:	4620      	mov	r0, r4
 8007238:	f000 ff06 	bl	8008048 <_free_r>
 800723c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800723e:	b111      	cbz	r1, 8007246 <_reclaim_reent+0x76>
 8007240:	4620      	mov	r0, r4
 8007242:	f000 ff01 	bl	8008048 <_free_r>
 8007246:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007248:	b111      	cbz	r1, 8007250 <_reclaim_reent+0x80>
 800724a:	4620      	mov	r0, r4
 800724c:	f000 fefc 	bl	8008048 <_free_r>
 8007250:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007252:	b111      	cbz	r1, 800725a <_reclaim_reent+0x8a>
 8007254:	4620      	mov	r0, r4
 8007256:	f000 fef7 	bl	8008048 <_free_r>
 800725a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800725c:	b111      	cbz	r1, 8007264 <_reclaim_reent+0x94>
 800725e:	4620      	mov	r0, r4
 8007260:	f000 fef2 	bl	8008048 <_free_r>
 8007264:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007266:	b111      	cbz	r1, 800726e <_reclaim_reent+0x9e>
 8007268:	4620      	mov	r0, r4
 800726a:	f000 feed 	bl	8008048 <_free_r>
 800726e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007270:	b111      	cbz	r1, 8007278 <_reclaim_reent+0xa8>
 8007272:	4620      	mov	r0, r4
 8007274:	f000 fee8 	bl	8008048 <_free_r>
 8007278:	6a23      	ldr	r3, [r4, #32]
 800727a:	b11b      	cbz	r3, 8007284 <_reclaim_reent+0xb4>
 800727c:	4620      	mov	r0, r4
 800727e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007282:	4718      	bx	r3
 8007284:	bd70      	pop	{r4, r5, r6, pc}
 8007286:	bf00      	nop
 8007288:	20000024 	.word	0x20000024

0800728c <_lseek_r>:
 800728c:	b538      	push	{r3, r4, r5, lr}
 800728e:	4604      	mov	r4, r0
 8007290:	4608      	mov	r0, r1
 8007292:	4611      	mov	r1, r2
 8007294:	2200      	movs	r2, #0
 8007296:	4d05      	ldr	r5, [pc, #20]	@ (80072ac <_lseek_r+0x20>)
 8007298:	602a      	str	r2, [r5, #0]
 800729a:	461a      	mov	r2, r3
 800729c:	f7fa f99b 	bl	80015d6 <_lseek>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_lseek_r+0x1e>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_lseek_r+0x1e>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20002890 	.word	0x20002890

080072b0 <_read_r>:
 80072b0:	b538      	push	{r3, r4, r5, lr}
 80072b2:	4604      	mov	r4, r0
 80072b4:	4608      	mov	r0, r1
 80072b6:	4611      	mov	r1, r2
 80072b8:	2200      	movs	r2, #0
 80072ba:	4d05      	ldr	r5, [pc, #20]	@ (80072d0 <_read_r+0x20>)
 80072bc:	602a      	str	r2, [r5, #0]
 80072be:	461a      	mov	r2, r3
 80072c0:	f7fa f948 	bl	8001554 <_read>
 80072c4:	1c43      	adds	r3, r0, #1
 80072c6:	d102      	bne.n	80072ce <_read_r+0x1e>
 80072c8:	682b      	ldr	r3, [r5, #0]
 80072ca:	b103      	cbz	r3, 80072ce <_read_r+0x1e>
 80072cc:	6023      	str	r3, [r4, #0]
 80072ce:	bd38      	pop	{r3, r4, r5, pc}
 80072d0:	20002890 	.word	0x20002890

080072d4 <_write_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	4604      	mov	r4, r0
 80072d8:	4608      	mov	r0, r1
 80072da:	4611      	mov	r1, r2
 80072dc:	2200      	movs	r2, #0
 80072de:	4d05      	ldr	r5, [pc, #20]	@ (80072f4 <_write_r+0x20>)
 80072e0:	602a      	str	r2, [r5, #0]
 80072e2:	461a      	mov	r2, r3
 80072e4:	f7f9 ff68 	bl	80011b8 <_write>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_write_r+0x1e>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_write_r+0x1e>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	20002890 	.word	0x20002890

080072f8 <__errno>:
 80072f8:	4b01      	ldr	r3, [pc, #4]	@ (8007300 <__errno+0x8>)
 80072fa:	6818      	ldr	r0, [r3, #0]
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	20000024 	.word	0x20000024

08007304 <__libc_init_array>:
 8007304:	b570      	push	{r4, r5, r6, lr}
 8007306:	2600      	movs	r6, #0
 8007308:	4d0c      	ldr	r5, [pc, #48]	@ (800733c <__libc_init_array+0x38>)
 800730a:	4c0d      	ldr	r4, [pc, #52]	@ (8007340 <__libc_init_array+0x3c>)
 800730c:	1b64      	subs	r4, r4, r5
 800730e:	10a4      	asrs	r4, r4, #2
 8007310:	42a6      	cmp	r6, r4
 8007312:	d109      	bne.n	8007328 <__libc_init_array+0x24>
 8007314:	f001 fe3c 	bl	8008f90 <_init>
 8007318:	2600      	movs	r6, #0
 800731a:	4d0a      	ldr	r5, [pc, #40]	@ (8007344 <__libc_init_array+0x40>)
 800731c:	4c0a      	ldr	r4, [pc, #40]	@ (8007348 <__libc_init_array+0x44>)
 800731e:	1b64      	subs	r4, r4, r5
 8007320:	10a4      	asrs	r4, r4, #2
 8007322:	42a6      	cmp	r6, r4
 8007324:	d105      	bne.n	8007332 <__libc_init_array+0x2e>
 8007326:	bd70      	pop	{r4, r5, r6, pc}
 8007328:	f855 3b04 	ldr.w	r3, [r5], #4
 800732c:	4798      	blx	r3
 800732e:	3601      	adds	r6, #1
 8007330:	e7ee      	b.n	8007310 <__libc_init_array+0xc>
 8007332:	f855 3b04 	ldr.w	r3, [r5], #4
 8007336:	4798      	blx	r3
 8007338:	3601      	adds	r6, #1
 800733a:	e7f2      	b.n	8007322 <__libc_init_array+0x1e>
 800733c:	0800945c 	.word	0x0800945c
 8007340:	0800945c 	.word	0x0800945c
 8007344:	0800945c 	.word	0x0800945c
 8007348:	08009460 	.word	0x08009460

0800734c <__retarget_lock_init_recursive>:
 800734c:	4770      	bx	lr

0800734e <__retarget_lock_acquire_recursive>:
 800734e:	4770      	bx	lr

08007350 <__retarget_lock_release_recursive>:
 8007350:	4770      	bx	lr

08007352 <memchr>:
 8007352:	4603      	mov	r3, r0
 8007354:	b510      	push	{r4, lr}
 8007356:	b2c9      	uxtb	r1, r1
 8007358:	4402      	add	r2, r0
 800735a:	4293      	cmp	r3, r2
 800735c:	4618      	mov	r0, r3
 800735e:	d101      	bne.n	8007364 <memchr+0x12>
 8007360:	2000      	movs	r0, #0
 8007362:	e003      	b.n	800736c <memchr+0x1a>
 8007364:	7804      	ldrb	r4, [r0, #0]
 8007366:	3301      	adds	r3, #1
 8007368:	428c      	cmp	r4, r1
 800736a:	d1f6      	bne.n	800735a <memchr+0x8>
 800736c:	bd10      	pop	{r4, pc}

0800736e <memcpy>:
 800736e:	440a      	add	r2, r1
 8007370:	4291      	cmp	r1, r2
 8007372:	f100 33ff 	add.w	r3, r0, #4294967295
 8007376:	d100      	bne.n	800737a <memcpy+0xc>
 8007378:	4770      	bx	lr
 800737a:	b510      	push	{r4, lr}
 800737c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007380:	4291      	cmp	r1, r2
 8007382:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007386:	d1f9      	bne.n	800737c <memcpy+0xe>
 8007388:	bd10      	pop	{r4, pc}

0800738a <quorem>:
 800738a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738e:	6903      	ldr	r3, [r0, #16]
 8007390:	690c      	ldr	r4, [r1, #16]
 8007392:	4607      	mov	r7, r0
 8007394:	42a3      	cmp	r3, r4
 8007396:	db7e      	blt.n	8007496 <quorem+0x10c>
 8007398:	3c01      	subs	r4, #1
 800739a:	00a3      	lsls	r3, r4, #2
 800739c:	f100 0514 	add.w	r5, r0, #20
 80073a0:	f101 0814 	add.w	r8, r1, #20
 80073a4:	9300      	str	r3, [sp, #0]
 80073a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073aa:	9301      	str	r3, [sp, #4]
 80073ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073b4:	3301      	adds	r3, #1
 80073b6:	429a      	cmp	r2, r3
 80073b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80073bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073c0:	d32e      	bcc.n	8007420 <quorem+0x96>
 80073c2:	f04f 0a00 	mov.w	sl, #0
 80073c6:	46c4      	mov	ip, r8
 80073c8:	46ae      	mov	lr, r5
 80073ca:	46d3      	mov	fp, sl
 80073cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073d0:	b298      	uxth	r0, r3
 80073d2:	fb06 a000 	mla	r0, r6, r0, sl
 80073d6:	0c1b      	lsrs	r3, r3, #16
 80073d8:	0c02      	lsrs	r2, r0, #16
 80073da:	fb06 2303 	mla	r3, r6, r3, r2
 80073de:	f8de 2000 	ldr.w	r2, [lr]
 80073e2:	b280      	uxth	r0, r0
 80073e4:	b292      	uxth	r2, r2
 80073e6:	1a12      	subs	r2, r2, r0
 80073e8:	445a      	add	r2, fp
 80073ea:	f8de 0000 	ldr.w	r0, [lr]
 80073ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80073f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80073fc:	b292      	uxth	r2, r2
 80073fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007402:	45e1      	cmp	r9, ip
 8007404:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007408:	f84e 2b04 	str.w	r2, [lr], #4
 800740c:	d2de      	bcs.n	80073cc <quorem+0x42>
 800740e:	9b00      	ldr	r3, [sp, #0]
 8007410:	58eb      	ldr	r3, [r5, r3]
 8007412:	b92b      	cbnz	r3, 8007420 <quorem+0x96>
 8007414:	9b01      	ldr	r3, [sp, #4]
 8007416:	3b04      	subs	r3, #4
 8007418:	429d      	cmp	r5, r3
 800741a:	461a      	mov	r2, r3
 800741c:	d32f      	bcc.n	800747e <quorem+0xf4>
 800741e:	613c      	str	r4, [r7, #16]
 8007420:	4638      	mov	r0, r7
 8007422:	f001 f981 	bl	8008728 <__mcmp>
 8007426:	2800      	cmp	r0, #0
 8007428:	db25      	blt.n	8007476 <quorem+0xec>
 800742a:	4629      	mov	r1, r5
 800742c:	2000      	movs	r0, #0
 800742e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007432:	f8d1 c000 	ldr.w	ip, [r1]
 8007436:	fa1f fe82 	uxth.w	lr, r2
 800743a:	fa1f f38c 	uxth.w	r3, ip
 800743e:	eba3 030e 	sub.w	r3, r3, lr
 8007442:	4403      	add	r3, r0
 8007444:	0c12      	lsrs	r2, r2, #16
 8007446:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800744a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800744e:	b29b      	uxth	r3, r3
 8007450:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007454:	45c1      	cmp	r9, r8
 8007456:	ea4f 4022 	mov.w	r0, r2, asr #16
 800745a:	f841 3b04 	str.w	r3, [r1], #4
 800745e:	d2e6      	bcs.n	800742e <quorem+0xa4>
 8007460:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007464:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007468:	b922      	cbnz	r2, 8007474 <quorem+0xea>
 800746a:	3b04      	subs	r3, #4
 800746c:	429d      	cmp	r5, r3
 800746e:	461a      	mov	r2, r3
 8007470:	d30b      	bcc.n	800748a <quorem+0x100>
 8007472:	613c      	str	r4, [r7, #16]
 8007474:	3601      	adds	r6, #1
 8007476:	4630      	mov	r0, r6
 8007478:	b003      	add	sp, #12
 800747a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800747e:	6812      	ldr	r2, [r2, #0]
 8007480:	3b04      	subs	r3, #4
 8007482:	2a00      	cmp	r2, #0
 8007484:	d1cb      	bne.n	800741e <quorem+0x94>
 8007486:	3c01      	subs	r4, #1
 8007488:	e7c6      	b.n	8007418 <quorem+0x8e>
 800748a:	6812      	ldr	r2, [r2, #0]
 800748c:	3b04      	subs	r3, #4
 800748e:	2a00      	cmp	r2, #0
 8007490:	d1ef      	bne.n	8007472 <quorem+0xe8>
 8007492:	3c01      	subs	r4, #1
 8007494:	e7ea      	b.n	800746c <quorem+0xe2>
 8007496:	2000      	movs	r0, #0
 8007498:	e7ee      	b.n	8007478 <quorem+0xee>
 800749a:	0000      	movs	r0, r0
 800749c:	0000      	movs	r0, r0
	...

080074a0 <_dtoa_r>:
 80074a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a4:	4614      	mov	r4, r2
 80074a6:	461d      	mov	r5, r3
 80074a8:	69c7      	ldr	r7, [r0, #28]
 80074aa:	b097      	sub	sp, #92	@ 0x5c
 80074ac:	4681      	mov	r9, r0
 80074ae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80074b2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80074b4:	b97f      	cbnz	r7, 80074d6 <_dtoa_r+0x36>
 80074b6:	2010      	movs	r0, #16
 80074b8:	f000 fe0e 	bl	80080d8 <malloc>
 80074bc:	4602      	mov	r2, r0
 80074be:	f8c9 001c 	str.w	r0, [r9, #28]
 80074c2:	b920      	cbnz	r0, 80074ce <_dtoa_r+0x2e>
 80074c4:	21ef      	movs	r1, #239	@ 0xef
 80074c6:	4bac      	ldr	r3, [pc, #688]	@ (8007778 <_dtoa_r+0x2d8>)
 80074c8:	48ac      	ldr	r0, [pc, #688]	@ (800777c <_dtoa_r+0x2dc>)
 80074ca:	f001 fcb1 	bl	8008e30 <__assert_func>
 80074ce:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80074d2:	6007      	str	r7, [r0, #0]
 80074d4:	60c7      	str	r7, [r0, #12]
 80074d6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074da:	6819      	ldr	r1, [r3, #0]
 80074dc:	b159      	cbz	r1, 80074f6 <_dtoa_r+0x56>
 80074de:	685a      	ldr	r2, [r3, #4]
 80074e0:	2301      	movs	r3, #1
 80074e2:	4093      	lsls	r3, r2
 80074e4:	604a      	str	r2, [r1, #4]
 80074e6:	608b      	str	r3, [r1, #8]
 80074e8:	4648      	mov	r0, r9
 80074ea:	f000 feeb 	bl	80082c4 <_Bfree>
 80074ee:	2200      	movs	r2, #0
 80074f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074f4:	601a      	str	r2, [r3, #0]
 80074f6:	1e2b      	subs	r3, r5, #0
 80074f8:	bfaf      	iteee	ge
 80074fa:	2300      	movge	r3, #0
 80074fc:	2201      	movlt	r2, #1
 80074fe:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007502:	9307      	strlt	r3, [sp, #28]
 8007504:	bfa8      	it	ge
 8007506:	6033      	strge	r3, [r6, #0]
 8007508:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800750c:	4b9c      	ldr	r3, [pc, #624]	@ (8007780 <_dtoa_r+0x2e0>)
 800750e:	bfb8      	it	lt
 8007510:	6032      	strlt	r2, [r6, #0]
 8007512:	ea33 0308 	bics.w	r3, r3, r8
 8007516:	d112      	bne.n	800753e <_dtoa_r+0x9e>
 8007518:	f242 730f 	movw	r3, #9999	@ 0x270f
 800751c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007524:	4323      	orrs	r3, r4
 8007526:	f000 855e 	beq.w	8007fe6 <_dtoa_r+0xb46>
 800752a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800752c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007784 <_dtoa_r+0x2e4>
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 8560 	beq.w	8007ff6 <_dtoa_r+0xb56>
 8007536:	f10a 0303 	add.w	r3, sl, #3
 800753a:	f000 bd5a 	b.w	8007ff2 <_dtoa_r+0xb52>
 800753e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007542:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007546:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800754a:	2200      	movs	r2, #0
 800754c:	2300      	movs	r3, #0
 800754e:	f7f9 fa2b 	bl	80009a8 <__aeabi_dcmpeq>
 8007552:	4607      	mov	r7, r0
 8007554:	b158      	cbz	r0, 800756e <_dtoa_r+0xce>
 8007556:	2301      	movs	r3, #1
 8007558:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800755a:	6013      	str	r3, [r2, #0]
 800755c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800755e:	b113      	cbz	r3, 8007566 <_dtoa_r+0xc6>
 8007560:	4b89      	ldr	r3, [pc, #548]	@ (8007788 <_dtoa_r+0x2e8>)
 8007562:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800778c <_dtoa_r+0x2ec>
 800756a:	f000 bd44 	b.w	8007ff6 <_dtoa_r+0xb56>
 800756e:	ab14      	add	r3, sp, #80	@ 0x50
 8007570:	9301      	str	r3, [sp, #4]
 8007572:	ab15      	add	r3, sp, #84	@ 0x54
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	4648      	mov	r0, r9
 8007578:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800757c:	f001 f984 	bl	8008888 <__d2b>
 8007580:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007584:	9003      	str	r0, [sp, #12]
 8007586:	2e00      	cmp	r6, #0
 8007588:	d078      	beq.n	800767c <_dtoa_r+0x1dc>
 800758a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800758e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007590:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007598:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800759c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075a0:	9712      	str	r7, [sp, #72]	@ 0x48
 80075a2:	4619      	mov	r1, r3
 80075a4:	2200      	movs	r2, #0
 80075a6:	4b7a      	ldr	r3, [pc, #488]	@ (8007790 <_dtoa_r+0x2f0>)
 80075a8:	f7f8 fdde 	bl	8000168 <__aeabi_dsub>
 80075ac:	a36c      	add	r3, pc, #432	@ (adr r3, 8007760 <_dtoa_r+0x2c0>)
 80075ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b2:	f7f8 ff91 	bl	80004d8 <__aeabi_dmul>
 80075b6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007768 <_dtoa_r+0x2c8>)
 80075b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075bc:	f7f8 fdd6 	bl	800016c <__adddf3>
 80075c0:	4604      	mov	r4, r0
 80075c2:	4630      	mov	r0, r6
 80075c4:	460d      	mov	r5, r1
 80075c6:	f7f8 ff1d 	bl	8000404 <__aeabi_i2d>
 80075ca:	a369      	add	r3, pc, #420	@ (adr r3, 8007770 <_dtoa_r+0x2d0>)
 80075cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d0:	f7f8 ff82 	bl	80004d8 <__aeabi_dmul>
 80075d4:	4602      	mov	r2, r0
 80075d6:	460b      	mov	r3, r1
 80075d8:	4620      	mov	r0, r4
 80075da:	4629      	mov	r1, r5
 80075dc:	f7f8 fdc6 	bl	800016c <__adddf3>
 80075e0:	4604      	mov	r4, r0
 80075e2:	460d      	mov	r5, r1
 80075e4:	f7f9 fa28 	bl	8000a38 <__aeabi_d2iz>
 80075e8:	2200      	movs	r2, #0
 80075ea:	4607      	mov	r7, r0
 80075ec:	2300      	movs	r3, #0
 80075ee:	4620      	mov	r0, r4
 80075f0:	4629      	mov	r1, r5
 80075f2:	f7f9 f9e3 	bl	80009bc <__aeabi_dcmplt>
 80075f6:	b140      	cbz	r0, 800760a <_dtoa_r+0x16a>
 80075f8:	4638      	mov	r0, r7
 80075fa:	f7f8 ff03 	bl	8000404 <__aeabi_i2d>
 80075fe:	4622      	mov	r2, r4
 8007600:	462b      	mov	r3, r5
 8007602:	f7f9 f9d1 	bl	80009a8 <__aeabi_dcmpeq>
 8007606:	b900      	cbnz	r0, 800760a <_dtoa_r+0x16a>
 8007608:	3f01      	subs	r7, #1
 800760a:	2f16      	cmp	r7, #22
 800760c:	d854      	bhi.n	80076b8 <_dtoa_r+0x218>
 800760e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007612:	4b60      	ldr	r3, [pc, #384]	@ (8007794 <_dtoa_r+0x2f4>)
 8007614:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761c:	f7f9 f9ce 	bl	80009bc <__aeabi_dcmplt>
 8007620:	2800      	cmp	r0, #0
 8007622:	d04b      	beq.n	80076bc <_dtoa_r+0x21c>
 8007624:	2300      	movs	r3, #0
 8007626:	3f01      	subs	r7, #1
 8007628:	930f      	str	r3, [sp, #60]	@ 0x3c
 800762a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800762c:	1b9b      	subs	r3, r3, r6
 800762e:	1e5a      	subs	r2, r3, #1
 8007630:	bf49      	itett	mi
 8007632:	f1c3 0301 	rsbmi	r3, r3, #1
 8007636:	2300      	movpl	r3, #0
 8007638:	9304      	strmi	r3, [sp, #16]
 800763a:	2300      	movmi	r3, #0
 800763c:	9209      	str	r2, [sp, #36]	@ 0x24
 800763e:	bf54      	ite	pl
 8007640:	9304      	strpl	r3, [sp, #16]
 8007642:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007644:	2f00      	cmp	r7, #0
 8007646:	db3b      	blt.n	80076c0 <_dtoa_r+0x220>
 8007648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800764a:	970e      	str	r7, [sp, #56]	@ 0x38
 800764c:	443b      	add	r3, r7
 800764e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007650:	2300      	movs	r3, #0
 8007652:	930a      	str	r3, [sp, #40]	@ 0x28
 8007654:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007656:	2b09      	cmp	r3, #9
 8007658:	d865      	bhi.n	8007726 <_dtoa_r+0x286>
 800765a:	2b05      	cmp	r3, #5
 800765c:	bfc4      	itt	gt
 800765e:	3b04      	subgt	r3, #4
 8007660:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007662:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007664:	bfc8      	it	gt
 8007666:	2400      	movgt	r4, #0
 8007668:	f1a3 0302 	sub.w	r3, r3, #2
 800766c:	bfd8      	it	le
 800766e:	2401      	movle	r4, #1
 8007670:	2b03      	cmp	r3, #3
 8007672:	d864      	bhi.n	800773e <_dtoa_r+0x29e>
 8007674:	e8df f003 	tbb	[pc, r3]
 8007678:	2c385553 	.word	0x2c385553
 800767c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007680:	441e      	add	r6, r3
 8007682:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007686:	2b20      	cmp	r3, #32
 8007688:	bfc1      	itttt	gt
 800768a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800768e:	fa08 f803 	lslgt.w	r8, r8, r3
 8007692:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007696:	fa24 f303 	lsrgt.w	r3, r4, r3
 800769a:	bfd6      	itet	le
 800769c:	f1c3 0320 	rsble	r3, r3, #32
 80076a0:	ea48 0003 	orrgt.w	r0, r8, r3
 80076a4:	fa04 f003 	lslle.w	r0, r4, r3
 80076a8:	f7f8 fe9c 	bl	80003e4 <__aeabi_ui2d>
 80076ac:	2201      	movs	r2, #1
 80076ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076b2:	3e01      	subs	r6, #1
 80076b4:	9212      	str	r2, [sp, #72]	@ 0x48
 80076b6:	e774      	b.n	80075a2 <_dtoa_r+0x102>
 80076b8:	2301      	movs	r3, #1
 80076ba:	e7b5      	b.n	8007628 <_dtoa_r+0x188>
 80076bc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80076be:	e7b4      	b.n	800762a <_dtoa_r+0x18a>
 80076c0:	9b04      	ldr	r3, [sp, #16]
 80076c2:	1bdb      	subs	r3, r3, r7
 80076c4:	9304      	str	r3, [sp, #16]
 80076c6:	427b      	negs	r3, r7
 80076c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80076ca:	2300      	movs	r3, #0
 80076cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80076ce:	e7c1      	b.n	8007654 <_dtoa_r+0x1b4>
 80076d0:	2301      	movs	r3, #1
 80076d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80076d6:	eb07 0b03 	add.w	fp, r7, r3
 80076da:	f10b 0301 	add.w	r3, fp, #1
 80076de:	2b01      	cmp	r3, #1
 80076e0:	9308      	str	r3, [sp, #32]
 80076e2:	bfb8      	it	lt
 80076e4:	2301      	movlt	r3, #1
 80076e6:	e006      	b.n	80076f6 <_dtoa_r+0x256>
 80076e8:	2301      	movs	r3, #1
 80076ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	dd28      	ble.n	8007744 <_dtoa_r+0x2a4>
 80076f2:	469b      	mov	fp, r3
 80076f4:	9308      	str	r3, [sp, #32]
 80076f6:	2100      	movs	r1, #0
 80076f8:	2204      	movs	r2, #4
 80076fa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80076fe:	f102 0514 	add.w	r5, r2, #20
 8007702:	429d      	cmp	r5, r3
 8007704:	d926      	bls.n	8007754 <_dtoa_r+0x2b4>
 8007706:	6041      	str	r1, [r0, #4]
 8007708:	4648      	mov	r0, r9
 800770a:	f000 fd9b 	bl	8008244 <_Balloc>
 800770e:	4682      	mov	sl, r0
 8007710:	2800      	cmp	r0, #0
 8007712:	d143      	bne.n	800779c <_dtoa_r+0x2fc>
 8007714:	4602      	mov	r2, r0
 8007716:	f240 11af 	movw	r1, #431	@ 0x1af
 800771a:	4b1f      	ldr	r3, [pc, #124]	@ (8007798 <_dtoa_r+0x2f8>)
 800771c:	e6d4      	b.n	80074c8 <_dtoa_r+0x28>
 800771e:	2300      	movs	r3, #0
 8007720:	e7e3      	b.n	80076ea <_dtoa_r+0x24a>
 8007722:	2300      	movs	r3, #0
 8007724:	e7d5      	b.n	80076d2 <_dtoa_r+0x232>
 8007726:	2401      	movs	r4, #1
 8007728:	2300      	movs	r3, #0
 800772a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800772c:	9320      	str	r3, [sp, #128]	@ 0x80
 800772e:	f04f 3bff 	mov.w	fp, #4294967295
 8007732:	2200      	movs	r2, #0
 8007734:	2312      	movs	r3, #18
 8007736:	f8cd b020 	str.w	fp, [sp, #32]
 800773a:	9221      	str	r2, [sp, #132]	@ 0x84
 800773c:	e7db      	b.n	80076f6 <_dtoa_r+0x256>
 800773e:	2301      	movs	r3, #1
 8007740:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007742:	e7f4      	b.n	800772e <_dtoa_r+0x28e>
 8007744:	f04f 0b01 	mov.w	fp, #1
 8007748:	465b      	mov	r3, fp
 800774a:	f8cd b020 	str.w	fp, [sp, #32]
 800774e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007752:	e7d0      	b.n	80076f6 <_dtoa_r+0x256>
 8007754:	3101      	adds	r1, #1
 8007756:	0052      	lsls	r2, r2, #1
 8007758:	e7d1      	b.n	80076fe <_dtoa_r+0x25e>
 800775a:	bf00      	nop
 800775c:	f3af 8000 	nop.w
 8007760:	636f4361 	.word	0x636f4361
 8007764:	3fd287a7 	.word	0x3fd287a7
 8007768:	8b60c8b3 	.word	0x8b60c8b3
 800776c:	3fc68a28 	.word	0x3fc68a28
 8007770:	509f79fb 	.word	0x509f79fb
 8007774:	3fd34413 	.word	0x3fd34413
 8007778:	0800911f 	.word	0x0800911f
 800777c:	08009136 	.word	0x08009136
 8007780:	7ff00000 	.word	0x7ff00000
 8007784:	0800911b 	.word	0x0800911b
 8007788:	080090ef 	.word	0x080090ef
 800778c:	080090ee 	.word	0x080090ee
 8007790:	3ff80000 	.word	0x3ff80000
 8007794:	08009288 	.word	0x08009288
 8007798:	0800918e 	.word	0x0800918e
 800779c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077a0:	6018      	str	r0, [r3, #0]
 80077a2:	9b08      	ldr	r3, [sp, #32]
 80077a4:	2b0e      	cmp	r3, #14
 80077a6:	f200 80a1 	bhi.w	80078ec <_dtoa_r+0x44c>
 80077aa:	2c00      	cmp	r4, #0
 80077ac:	f000 809e 	beq.w	80078ec <_dtoa_r+0x44c>
 80077b0:	2f00      	cmp	r7, #0
 80077b2:	dd33      	ble.n	800781c <_dtoa_r+0x37c>
 80077b4:	4b9c      	ldr	r3, [pc, #624]	@ (8007a28 <_dtoa_r+0x588>)
 80077b6:	f007 020f 	and.w	r2, r7, #15
 80077ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077be:	05f8      	lsls	r0, r7, #23
 80077c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80077c4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80077c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077cc:	d516      	bpl.n	80077fc <_dtoa_r+0x35c>
 80077ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80077d2:	4b96      	ldr	r3, [pc, #600]	@ (8007a2c <_dtoa_r+0x58c>)
 80077d4:	2603      	movs	r6, #3
 80077d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077da:	f7f8 ffa7 	bl	800072c <__aeabi_ddiv>
 80077de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077e2:	f004 040f 	and.w	r4, r4, #15
 80077e6:	4d91      	ldr	r5, [pc, #580]	@ (8007a2c <_dtoa_r+0x58c>)
 80077e8:	b954      	cbnz	r4, 8007800 <_dtoa_r+0x360>
 80077ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80077ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077f2:	f7f8 ff9b 	bl	800072c <__aeabi_ddiv>
 80077f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077fa:	e028      	b.n	800784e <_dtoa_r+0x3ae>
 80077fc:	2602      	movs	r6, #2
 80077fe:	e7f2      	b.n	80077e6 <_dtoa_r+0x346>
 8007800:	07e1      	lsls	r1, r4, #31
 8007802:	d508      	bpl.n	8007816 <_dtoa_r+0x376>
 8007804:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800780c:	f7f8 fe64 	bl	80004d8 <__aeabi_dmul>
 8007810:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007814:	3601      	adds	r6, #1
 8007816:	1064      	asrs	r4, r4, #1
 8007818:	3508      	adds	r5, #8
 800781a:	e7e5      	b.n	80077e8 <_dtoa_r+0x348>
 800781c:	f000 80af 	beq.w	800797e <_dtoa_r+0x4de>
 8007820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007824:	427c      	negs	r4, r7
 8007826:	4b80      	ldr	r3, [pc, #512]	@ (8007a28 <_dtoa_r+0x588>)
 8007828:	f004 020f 	and.w	r2, r4, #15
 800782c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007834:	f7f8 fe50 	bl	80004d8 <__aeabi_dmul>
 8007838:	2602      	movs	r6, #2
 800783a:	2300      	movs	r3, #0
 800783c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007840:	4d7a      	ldr	r5, [pc, #488]	@ (8007a2c <_dtoa_r+0x58c>)
 8007842:	1124      	asrs	r4, r4, #4
 8007844:	2c00      	cmp	r4, #0
 8007846:	f040 808f 	bne.w	8007968 <_dtoa_r+0x4c8>
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1d3      	bne.n	80077f6 <_dtoa_r+0x356>
 800784e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007852:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 8094 	beq.w	8007982 <_dtoa_r+0x4e2>
 800785a:	2200      	movs	r2, #0
 800785c:	4620      	mov	r0, r4
 800785e:	4629      	mov	r1, r5
 8007860:	4b73      	ldr	r3, [pc, #460]	@ (8007a30 <_dtoa_r+0x590>)
 8007862:	f7f9 f8ab 	bl	80009bc <__aeabi_dcmplt>
 8007866:	2800      	cmp	r0, #0
 8007868:	f000 808b 	beq.w	8007982 <_dtoa_r+0x4e2>
 800786c:	9b08      	ldr	r3, [sp, #32]
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 8087 	beq.w	8007982 <_dtoa_r+0x4e2>
 8007874:	f1bb 0f00 	cmp.w	fp, #0
 8007878:	dd34      	ble.n	80078e4 <_dtoa_r+0x444>
 800787a:	4620      	mov	r0, r4
 800787c:	2200      	movs	r2, #0
 800787e:	4629      	mov	r1, r5
 8007880:	4b6c      	ldr	r3, [pc, #432]	@ (8007a34 <_dtoa_r+0x594>)
 8007882:	f7f8 fe29 	bl	80004d8 <__aeabi_dmul>
 8007886:	465c      	mov	r4, fp
 8007888:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800788c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007890:	3601      	adds	r6, #1
 8007892:	4630      	mov	r0, r6
 8007894:	f7f8 fdb6 	bl	8000404 <__aeabi_i2d>
 8007898:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800789c:	f7f8 fe1c 	bl	80004d8 <__aeabi_dmul>
 80078a0:	2200      	movs	r2, #0
 80078a2:	4b65      	ldr	r3, [pc, #404]	@ (8007a38 <_dtoa_r+0x598>)
 80078a4:	f7f8 fc62 	bl	800016c <__adddf3>
 80078a8:	4605      	mov	r5, r0
 80078aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078ae:	2c00      	cmp	r4, #0
 80078b0:	d16a      	bne.n	8007988 <_dtoa_r+0x4e8>
 80078b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078b6:	2200      	movs	r2, #0
 80078b8:	4b60      	ldr	r3, [pc, #384]	@ (8007a3c <_dtoa_r+0x59c>)
 80078ba:	f7f8 fc55 	bl	8000168 <__aeabi_dsub>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078c6:	462a      	mov	r2, r5
 80078c8:	4633      	mov	r3, r6
 80078ca:	f7f9 f895 	bl	80009f8 <__aeabi_dcmpgt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f040 8298 	bne.w	8007e04 <_dtoa_r+0x964>
 80078d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078d8:	462a      	mov	r2, r5
 80078da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078de:	f7f9 f86d 	bl	80009bc <__aeabi_dcmplt>
 80078e2:	bb38      	cbnz	r0, 8007934 <_dtoa_r+0x494>
 80078e4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80078e8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80078ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f2c0 8157 	blt.w	8007ba2 <_dtoa_r+0x702>
 80078f4:	2f0e      	cmp	r7, #14
 80078f6:	f300 8154 	bgt.w	8007ba2 <_dtoa_r+0x702>
 80078fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007a28 <_dtoa_r+0x588>)
 80078fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007900:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007904:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007908:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800790a:	2b00      	cmp	r3, #0
 800790c:	f280 80e5 	bge.w	8007ada <_dtoa_r+0x63a>
 8007910:	9b08      	ldr	r3, [sp, #32]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f300 80e1 	bgt.w	8007ada <_dtoa_r+0x63a>
 8007918:	d10c      	bne.n	8007934 <_dtoa_r+0x494>
 800791a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800791e:	2200      	movs	r2, #0
 8007920:	4b46      	ldr	r3, [pc, #280]	@ (8007a3c <_dtoa_r+0x59c>)
 8007922:	f7f8 fdd9 	bl	80004d8 <__aeabi_dmul>
 8007926:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800792a:	f7f9 f85b 	bl	80009e4 <__aeabi_dcmpge>
 800792e:	2800      	cmp	r0, #0
 8007930:	f000 8266 	beq.w	8007e00 <_dtoa_r+0x960>
 8007934:	2400      	movs	r4, #0
 8007936:	4625      	mov	r5, r4
 8007938:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800793a:	4656      	mov	r6, sl
 800793c:	ea6f 0803 	mvn.w	r8, r3
 8007940:	2700      	movs	r7, #0
 8007942:	4621      	mov	r1, r4
 8007944:	4648      	mov	r0, r9
 8007946:	f000 fcbd 	bl	80082c4 <_Bfree>
 800794a:	2d00      	cmp	r5, #0
 800794c:	f000 80bd 	beq.w	8007aca <_dtoa_r+0x62a>
 8007950:	b12f      	cbz	r7, 800795e <_dtoa_r+0x4be>
 8007952:	42af      	cmp	r7, r5
 8007954:	d003      	beq.n	800795e <_dtoa_r+0x4be>
 8007956:	4639      	mov	r1, r7
 8007958:	4648      	mov	r0, r9
 800795a:	f000 fcb3 	bl	80082c4 <_Bfree>
 800795e:	4629      	mov	r1, r5
 8007960:	4648      	mov	r0, r9
 8007962:	f000 fcaf 	bl	80082c4 <_Bfree>
 8007966:	e0b0      	b.n	8007aca <_dtoa_r+0x62a>
 8007968:	07e2      	lsls	r2, r4, #31
 800796a:	d505      	bpl.n	8007978 <_dtoa_r+0x4d8>
 800796c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007970:	f7f8 fdb2 	bl	80004d8 <__aeabi_dmul>
 8007974:	2301      	movs	r3, #1
 8007976:	3601      	adds	r6, #1
 8007978:	1064      	asrs	r4, r4, #1
 800797a:	3508      	adds	r5, #8
 800797c:	e762      	b.n	8007844 <_dtoa_r+0x3a4>
 800797e:	2602      	movs	r6, #2
 8007980:	e765      	b.n	800784e <_dtoa_r+0x3ae>
 8007982:	46b8      	mov	r8, r7
 8007984:	9c08      	ldr	r4, [sp, #32]
 8007986:	e784      	b.n	8007892 <_dtoa_r+0x3f2>
 8007988:	4b27      	ldr	r3, [pc, #156]	@ (8007a28 <_dtoa_r+0x588>)
 800798a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800798c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007990:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007994:	4454      	add	r4, sl
 8007996:	2900      	cmp	r1, #0
 8007998:	d054      	beq.n	8007a44 <_dtoa_r+0x5a4>
 800799a:	2000      	movs	r0, #0
 800799c:	4928      	ldr	r1, [pc, #160]	@ (8007a40 <_dtoa_r+0x5a0>)
 800799e:	f7f8 fec5 	bl	800072c <__aeabi_ddiv>
 80079a2:	4633      	mov	r3, r6
 80079a4:	462a      	mov	r2, r5
 80079a6:	f7f8 fbdf 	bl	8000168 <__aeabi_dsub>
 80079aa:	4656      	mov	r6, sl
 80079ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079b4:	f7f9 f840 	bl	8000a38 <__aeabi_d2iz>
 80079b8:	4605      	mov	r5, r0
 80079ba:	f7f8 fd23 	bl	8000404 <__aeabi_i2d>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079c6:	f7f8 fbcf 	bl	8000168 <__aeabi_dsub>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	3530      	adds	r5, #48	@ 0x30
 80079d0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80079d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80079d8:	f806 5b01 	strb.w	r5, [r6], #1
 80079dc:	f7f8 ffee 	bl	80009bc <__aeabi_dcmplt>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	d172      	bne.n	8007aca <_dtoa_r+0x62a>
 80079e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079e8:	2000      	movs	r0, #0
 80079ea:	4911      	ldr	r1, [pc, #68]	@ (8007a30 <_dtoa_r+0x590>)
 80079ec:	f7f8 fbbc 	bl	8000168 <__aeabi_dsub>
 80079f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80079f4:	f7f8 ffe2 	bl	80009bc <__aeabi_dcmplt>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	f040 80b4 	bne.w	8007b66 <_dtoa_r+0x6c6>
 80079fe:	42a6      	cmp	r6, r4
 8007a00:	f43f af70 	beq.w	80078e4 <_dtoa_r+0x444>
 8007a04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a08:	2200      	movs	r2, #0
 8007a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8007a34 <_dtoa_r+0x594>)
 8007a0c:	f7f8 fd64 	bl	80004d8 <__aeabi_dmul>
 8007a10:	2200      	movs	r2, #0
 8007a12:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a1a:	4b06      	ldr	r3, [pc, #24]	@ (8007a34 <_dtoa_r+0x594>)
 8007a1c:	f7f8 fd5c 	bl	80004d8 <__aeabi_dmul>
 8007a20:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a24:	e7c4      	b.n	80079b0 <_dtoa_r+0x510>
 8007a26:	bf00      	nop
 8007a28:	08009288 	.word	0x08009288
 8007a2c:	08009260 	.word	0x08009260
 8007a30:	3ff00000 	.word	0x3ff00000
 8007a34:	40240000 	.word	0x40240000
 8007a38:	401c0000 	.word	0x401c0000
 8007a3c:	40140000 	.word	0x40140000
 8007a40:	3fe00000 	.word	0x3fe00000
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	f7f8 fd46 	bl	80004d8 <__aeabi_dmul>
 8007a4c:	4656      	mov	r6, sl
 8007a4e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a52:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007a54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a58:	f7f8 ffee 	bl	8000a38 <__aeabi_d2iz>
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	f7f8 fcd1 	bl	8000404 <__aeabi_i2d>
 8007a62:	4602      	mov	r2, r0
 8007a64:	460b      	mov	r3, r1
 8007a66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a6a:	f7f8 fb7d 	bl	8000168 <__aeabi_dsub>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	460b      	mov	r3, r1
 8007a72:	3530      	adds	r5, #48	@ 0x30
 8007a74:	f806 5b01 	strb.w	r5, [r6], #1
 8007a78:	42a6      	cmp	r6, r4
 8007a7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007a7e:	f04f 0200 	mov.w	r2, #0
 8007a82:	d124      	bne.n	8007ace <_dtoa_r+0x62e>
 8007a84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007a88:	4bae      	ldr	r3, [pc, #696]	@ (8007d44 <_dtoa_r+0x8a4>)
 8007a8a:	f7f8 fb6f 	bl	800016c <__adddf3>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a96:	f7f8 ffaf 	bl	80009f8 <__aeabi_dcmpgt>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d163      	bne.n	8007b66 <_dtoa_r+0x6c6>
 8007a9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007aa2:	2000      	movs	r0, #0
 8007aa4:	49a7      	ldr	r1, [pc, #668]	@ (8007d44 <_dtoa_r+0x8a4>)
 8007aa6:	f7f8 fb5f 	bl	8000168 <__aeabi_dsub>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ab2:	f7f8 ff83 	bl	80009bc <__aeabi_dcmplt>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f af14 	beq.w	80078e4 <_dtoa_r+0x444>
 8007abc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007abe:	1e73      	subs	r3, r6, #1
 8007ac0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ac2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ac6:	2b30      	cmp	r3, #48	@ 0x30
 8007ac8:	d0f8      	beq.n	8007abc <_dtoa_r+0x61c>
 8007aca:	4647      	mov	r7, r8
 8007acc:	e03b      	b.n	8007b46 <_dtoa_r+0x6a6>
 8007ace:	4b9e      	ldr	r3, [pc, #632]	@ (8007d48 <_dtoa_r+0x8a8>)
 8007ad0:	f7f8 fd02 	bl	80004d8 <__aeabi_dmul>
 8007ad4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007ad8:	e7bc      	b.n	8007a54 <_dtoa_r+0x5b4>
 8007ada:	4656      	mov	r6, sl
 8007adc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007ae0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	f7f8 fe20 	bl	800072c <__aeabi_ddiv>
 8007aec:	f7f8 ffa4 	bl	8000a38 <__aeabi_d2iz>
 8007af0:	4680      	mov	r8, r0
 8007af2:	f7f8 fc87 	bl	8000404 <__aeabi_i2d>
 8007af6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007afa:	f7f8 fced 	bl	80004d8 <__aeabi_dmul>
 8007afe:	4602      	mov	r2, r0
 8007b00:	460b      	mov	r3, r1
 8007b02:	4620      	mov	r0, r4
 8007b04:	4629      	mov	r1, r5
 8007b06:	f7f8 fb2f 	bl	8000168 <__aeabi_dsub>
 8007b0a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b0e:	9d08      	ldr	r5, [sp, #32]
 8007b10:	f806 4b01 	strb.w	r4, [r6], #1
 8007b14:	eba6 040a 	sub.w	r4, r6, sl
 8007b18:	42a5      	cmp	r5, r4
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	d133      	bne.n	8007b88 <_dtoa_r+0x6e8>
 8007b20:	f7f8 fb24 	bl	800016c <__adddf3>
 8007b24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b28:	4604      	mov	r4, r0
 8007b2a:	460d      	mov	r5, r1
 8007b2c:	f7f8 ff64 	bl	80009f8 <__aeabi_dcmpgt>
 8007b30:	b9c0      	cbnz	r0, 8007b64 <_dtoa_r+0x6c4>
 8007b32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b36:	4620      	mov	r0, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	f7f8 ff35 	bl	80009a8 <__aeabi_dcmpeq>
 8007b3e:	b110      	cbz	r0, 8007b46 <_dtoa_r+0x6a6>
 8007b40:	f018 0f01 	tst.w	r8, #1
 8007b44:	d10e      	bne.n	8007b64 <_dtoa_r+0x6c4>
 8007b46:	4648      	mov	r0, r9
 8007b48:	9903      	ldr	r1, [sp, #12]
 8007b4a:	f000 fbbb 	bl	80082c4 <_Bfree>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	7033      	strb	r3, [r6, #0]
 8007b52:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007b54:	3701      	adds	r7, #1
 8007b56:	601f      	str	r7, [r3, #0]
 8007b58:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 824b 	beq.w	8007ff6 <_dtoa_r+0xb56>
 8007b60:	601e      	str	r6, [r3, #0]
 8007b62:	e248      	b.n	8007ff6 <_dtoa_r+0xb56>
 8007b64:	46b8      	mov	r8, r7
 8007b66:	4633      	mov	r3, r6
 8007b68:	461e      	mov	r6, r3
 8007b6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b6e:	2a39      	cmp	r2, #57	@ 0x39
 8007b70:	d106      	bne.n	8007b80 <_dtoa_r+0x6e0>
 8007b72:	459a      	cmp	sl, r3
 8007b74:	d1f8      	bne.n	8007b68 <_dtoa_r+0x6c8>
 8007b76:	2230      	movs	r2, #48	@ 0x30
 8007b78:	f108 0801 	add.w	r8, r8, #1
 8007b7c:	f88a 2000 	strb.w	r2, [sl]
 8007b80:	781a      	ldrb	r2, [r3, #0]
 8007b82:	3201      	adds	r2, #1
 8007b84:	701a      	strb	r2, [r3, #0]
 8007b86:	e7a0      	b.n	8007aca <_dtoa_r+0x62a>
 8007b88:	2200      	movs	r2, #0
 8007b8a:	4b6f      	ldr	r3, [pc, #444]	@ (8007d48 <_dtoa_r+0x8a8>)
 8007b8c:	f7f8 fca4 	bl	80004d8 <__aeabi_dmul>
 8007b90:	2200      	movs	r2, #0
 8007b92:	2300      	movs	r3, #0
 8007b94:	4604      	mov	r4, r0
 8007b96:	460d      	mov	r5, r1
 8007b98:	f7f8 ff06 	bl	80009a8 <__aeabi_dcmpeq>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d09f      	beq.n	8007ae0 <_dtoa_r+0x640>
 8007ba0:	e7d1      	b.n	8007b46 <_dtoa_r+0x6a6>
 8007ba2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ba4:	2a00      	cmp	r2, #0
 8007ba6:	f000 80ea 	beq.w	8007d7e <_dtoa_r+0x8de>
 8007baa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007bac:	2a01      	cmp	r2, #1
 8007bae:	f300 80cd 	bgt.w	8007d4c <_dtoa_r+0x8ac>
 8007bb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	f000 80c1 	beq.w	8007d3c <_dtoa_r+0x89c>
 8007bba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bbe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007bc0:	9e04      	ldr	r6, [sp, #16]
 8007bc2:	9a04      	ldr	r2, [sp, #16]
 8007bc4:	2101      	movs	r1, #1
 8007bc6:	441a      	add	r2, r3
 8007bc8:	9204      	str	r2, [sp, #16]
 8007bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bcc:	4648      	mov	r0, r9
 8007bce:	441a      	add	r2, r3
 8007bd0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bd2:	f000 fc2b 	bl	800842c <__i2b>
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	b166      	cbz	r6, 8007bf4 <_dtoa_r+0x754>
 8007bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	dd09      	ble.n	8007bf4 <_dtoa_r+0x754>
 8007be0:	42b3      	cmp	r3, r6
 8007be2:	bfa8      	it	ge
 8007be4:	4633      	movge	r3, r6
 8007be6:	9a04      	ldr	r2, [sp, #16]
 8007be8:	1af6      	subs	r6, r6, r3
 8007bea:	1ad2      	subs	r2, r2, r3
 8007bec:	9204      	str	r2, [sp, #16]
 8007bee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bf6:	b30b      	cbz	r3, 8007c3c <_dtoa_r+0x79c>
 8007bf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f000 80c6 	beq.w	8007d8c <_dtoa_r+0x8ec>
 8007c00:	2c00      	cmp	r4, #0
 8007c02:	f000 80c0 	beq.w	8007d86 <_dtoa_r+0x8e6>
 8007c06:	4629      	mov	r1, r5
 8007c08:	4622      	mov	r2, r4
 8007c0a:	4648      	mov	r0, r9
 8007c0c:	f000 fcc6 	bl	800859c <__pow5mult>
 8007c10:	9a03      	ldr	r2, [sp, #12]
 8007c12:	4601      	mov	r1, r0
 8007c14:	4605      	mov	r5, r0
 8007c16:	4648      	mov	r0, r9
 8007c18:	f000 fc1e 	bl	8008458 <__multiply>
 8007c1c:	9903      	ldr	r1, [sp, #12]
 8007c1e:	4680      	mov	r8, r0
 8007c20:	4648      	mov	r0, r9
 8007c22:	f000 fb4f 	bl	80082c4 <_Bfree>
 8007c26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c28:	1b1b      	subs	r3, r3, r4
 8007c2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c2c:	f000 80b1 	beq.w	8007d92 <_dtoa_r+0x8f2>
 8007c30:	4641      	mov	r1, r8
 8007c32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c34:	4648      	mov	r0, r9
 8007c36:	f000 fcb1 	bl	800859c <__pow5mult>
 8007c3a:	9003      	str	r0, [sp, #12]
 8007c3c:	2101      	movs	r1, #1
 8007c3e:	4648      	mov	r0, r9
 8007c40:	f000 fbf4 	bl	800842c <__i2b>
 8007c44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c46:	4604      	mov	r4, r0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 81d8 	beq.w	8007ffe <_dtoa_r+0xb5e>
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4601      	mov	r1, r0
 8007c52:	4648      	mov	r0, r9
 8007c54:	f000 fca2 	bl	800859c <__pow5mult>
 8007c58:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c5a:	4604      	mov	r4, r0
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	f300 809f 	bgt.w	8007da0 <_dtoa_r+0x900>
 8007c62:	9b06      	ldr	r3, [sp, #24]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f040 8097 	bne.w	8007d98 <_dtoa_r+0x8f8>
 8007c6a:	9b07      	ldr	r3, [sp, #28]
 8007c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f040 8093 	bne.w	8007d9c <_dtoa_r+0x8fc>
 8007c76:	9b07      	ldr	r3, [sp, #28]
 8007c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c7c:	0d1b      	lsrs	r3, r3, #20
 8007c7e:	051b      	lsls	r3, r3, #20
 8007c80:	b133      	cbz	r3, 8007c90 <_dtoa_r+0x7f0>
 8007c82:	9b04      	ldr	r3, [sp, #16]
 8007c84:	3301      	adds	r3, #1
 8007c86:	9304      	str	r3, [sp, #16]
 8007c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c8e:	2301      	movs	r3, #1
 8007c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 81b8 	beq.w	800800a <_dtoa_r+0xb6a>
 8007c9a:	6923      	ldr	r3, [r4, #16]
 8007c9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ca0:	6918      	ldr	r0, [r3, #16]
 8007ca2:	f000 fb77 	bl	8008394 <__hi0bits>
 8007ca6:	f1c0 0020 	rsb	r0, r0, #32
 8007caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cac:	4418      	add	r0, r3
 8007cae:	f010 001f 	ands.w	r0, r0, #31
 8007cb2:	f000 8082 	beq.w	8007dba <_dtoa_r+0x91a>
 8007cb6:	f1c0 0320 	rsb	r3, r0, #32
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	dd73      	ble.n	8007da6 <_dtoa_r+0x906>
 8007cbe:	9b04      	ldr	r3, [sp, #16]
 8007cc0:	f1c0 001c 	rsb	r0, r0, #28
 8007cc4:	4403      	add	r3, r0
 8007cc6:	9304      	str	r3, [sp, #16]
 8007cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cca:	4406      	add	r6, r0
 8007ccc:	4403      	add	r3, r0
 8007cce:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cd0:	9b04      	ldr	r3, [sp, #16]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	dd05      	ble.n	8007ce2 <_dtoa_r+0x842>
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	4648      	mov	r0, r9
 8007cda:	9903      	ldr	r1, [sp, #12]
 8007cdc:	f000 fcb8 	bl	8008650 <__lshift>
 8007ce0:	9003      	str	r0, [sp, #12]
 8007ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	dd05      	ble.n	8007cf4 <_dtoa_r+0x854>
 8007ce8:	4621      	mov	r1, r4
 8007cea:	461a      	mov	r2, r3
 8007cec:	4648      	mov	r0, r9
 8007cee:	f000 fcaf 	bl	8008650 <__lshift>
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d061      	beq.n	8007dbe <_dtoa_r+0x91e>
 8007cfa:	4621      	mov	r1, r4
 8007cfc:	9803      	ldr	r0, [sp, #12]
 8007cfe:	f000 fd13 	bl	8008728 <__mcmp>
 8007d02:	2800      	cmp	r0, #0
 8007d04:	da5b      	bge.n	8007dbe <_dtoa_r+0x91e>
 8007d06:	2300      	movs	r3, #0
 8007d08:	220a      	movs	r2, #10
 8007d0a:	4648      	mov	r0, r9
 8007d0c:	9903      	ldr	r1, [sp, #12]
 8007d0e:	f000 fafb 	bl	8008308 <__multadd>
 8007d12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d14:	f107 38ff 	add.w	r8, r7, #4294967295
 8007d18:	9003      	str	r0, [sp, #12]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 8177 	beq.w	800800e <_dtoa_r+0xb6e>
 8007d20:	4629      	mov	r1, r5
 8007d22:	2300      	movs	r3, #0
 8007d24:	220a      	movs	r2, #10
 8007d26:	4648      	mov	r0, r9
 8007d28:	f000 faee 	bl	8008308 <__multadd>
 8007d2c:	f1bb 0f00 	cmp.w	fp, #0
 8007d30:	4605      	mov	r5, r0
 8007d32:	dc6f      	bgt.n	8007e14 <_dtoa_r+0x974>
 8007d34:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	dc49      	bgt.n	8007dce <_dtoa_r+0x92e>
 8007d3a:	e06b      	b.n	8007e14 <_dtoa_r+0x974>
 8007d3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d42:	e73c      	b.n	8007bbe <_dtoa_r+0x71e>
 8007d44:	3fe00000 	.word	0x3fe00000
 8007d48:	40240000 	.word	0x40240000
 8007d4c:	9b08      	ldr	r3, [sp, #32]
 8007d4e:	1e5c      	subs	r4, r3, #1
 8007d50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d52:	42a3      	cmp	r3, r4
 8007d54:	db09      	blt.n	8007d6a <_dtoa_r+0x8ca>
 8007d56:	1b1c      	subs	r4, r3, r4
 8007d58:	9b08      	ldr	r3, [sp, #32]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f6bf af30 	bge.w	8007bc0 <_dtoa_r+0x720>
 8007d60:	9b04      	ldr	r3, [sp, #16]
 8007d62:	9a08      	ldr	r2, [sp, #32]
 8007d64:	1a9e      	subs	r6, r3, r2
 8007d66:	2300      	movs	r3, #0
 8007d68:	e72b      	b.n	8007bc2 <_dtoa_r+0x722>
 8007d6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d6e:	1ae3      	subs	r3, r4, r3
 8007d70:	441a      	add	r2, r3
 8007d72:	940a      	str	r4, [sp, #40]	@ 0x28
 8007d74:	9e04      	ldr	r6, [sp, #16]
 8007d76:	2400      	movs	r4, #0
 8007d78:	9b08      	ldr	r3, [sp, #32]
 8007d7a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007d7c:	e721      	b.n	8007bc2 <_dtoa_r+0x722>
 8007d7e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d80:	9e04      	ldr	r6, [sp, #16]
 8007d82:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007d84:	e728      	b.n	8007bd8 <_dtoa_r+0x738>
 8007d86:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007d8a:	e751      	b.n	8007c30 <_dtoa_r+0x790>
 8007d8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d8e:	9903      	ldr	r1, [sp, #12]
 8007d90:	e750      	b.n	8007c34 <_dtoa_r+0x794>
 8007d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d96:	e751      	b.n	8007c3c <_dtoa_r+0x79c>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e779      	b.n	8007c90 <_dtoa_r+0x7f0>
 8007d9c:	9b06      	ldr	r3, [sp, #24]
 8007d9e:	e777      	b.n	8007c90 <_dtoa_r+0x7f0>
 8007da0:	2300      	movs	r3, #0
 8007da2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007da4:	e779      	b.n	8007c9a <_dtoa_r+0x7fa>
 8007da6:	d093      	beq.n	8007cd0 <_dtoa_r+0x830>
 8007da8:	9a04      	ldr	r2, [sp, #16]
 8007daa:	331c      	adds	r3, #28
 8007dac:	441a      	add	r2, r3
 8007dae:	9204      	str	r2, [sp, #16]
 8007db0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007db2:	441e      	add	r6, r3
 8007db4:	441a      	add	r2, r3
 8007db6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007db8:	e78a      	b.n	8007cd0 <_dtoa_r+0x830>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	e7f4      	b.n	8007da8 <_dtoa_r+0x908>
 8007dbe:	9b08      	ldr	r3, [sp, #32]
 8007dc0:	46b8      	mov	r8, r7
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	dc20      	bgt.n	8007e08 <_dtoa_r+0x968>
 8007dc6:	469b      	mov	fp, r3
 8007dc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	dd1e      	ble.n	8007e0c <_dtoa_r+0x96c>
 8007dce:	f1bb 0f00 	cmp.w	fp, #0
 8007dd2:	f47f adb1 	bne.w	8007938 <_dtoa_r+0x498>
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	465b      	mov	r3, fp
 8007dda:	2205      	movs	r2, #5
 8007ddc:	4648      	mov	r0, r9
 8007dde:	f000 fa93 	bl	8008308 <__multadd>
 8007de2:	4601      	mov	r1, r0
 8007de4:	4604      	mov	r4, r0
 8007de6:	9803      	ldr	r0, [sp, #12]
 8007de8:	f000 fc9e 	bl	8008728 <__mcmp>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	f77f ada3 	ble.w	8007938 <_dtoa_r+0x498>
 8007df2:	4656      	mov	r6, sl
 8007df4:	2331      	movs	r3, #49	@ 0x31
 8007df6:	f108 0801 	add.w	r8, r8, #1
 8007dfa:	f806 3b01 	strb.w	r3, [r6], #1
 8007dfe:	e59f      	b.n	8007940 <_dtoa_r+0x4a0>
 8007e00:	46b8      	mov	r8, r7
 8007e02:	9c08      	ldr	r4, [sp, #32]
 8007e04:	4625      	mov	r5, r4
 8007e06:	e7f4      	b.n	8007df2 <_dtoa_r+0x952>
 8007e08:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007e0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f000 8101 	beq.w	8008016 <_dtoa_r+0xb76>
 8007e14:	2e00      	cmp	r6, #0
 8007e16:	dd05      	ble.n	8007e24 <_dtoa_r+0x984>
 8007e18:	4629      	mov	r1, r5
 8007e1a:	4632      	mov	r2, r6
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	f000 fc17 	bl	8008650 <__lshift>
 8007e22:	4605      	mov	r5, r0
 8007e24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d05c      	beq.n	8007ee4 <_dtoa_r+0xa44>
 8007e2a:	4648      	mov	r0, r9
 8007e2c:	6869      	ldr	r1, [r5, #4]
 8007e2e:	f000 fa09 	bl	8008244 <_Balloc>
 8007e32:	4606      	mov	r6, r0
 8007e34:	b928      	cbnz	r0, 8007e42 <_dtoa_r+0x9a2>
 8007e36:	4602      	mov	r2, r0
 8007e38:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e3c:	4b80      	ldr	r3, [pc, #512]	@ (8008040 <_dtoa_r+0xba0>)
 8007e3e:	f7ff bb43 	b.w	80074c8 <_dtoa_r+0x28>
 8007e42:	692a      	ldr	r2, [r5, #16]
 8007e44:	f105 010c 	add.w	r1, r5, #12
 8007e48:	3202      	adds	r2, #2
 8007e4a:	0092      	lsls	r2, r2, #2
 8007e4c:	300c      	adds	r0, #12
 8007e4e:	f7ff fa8e 	bl	800736e <memcpy>
 8007e52:	2201      	movs	r2, #1
 8007e54:	4631      	mov	r1, r6
 8007e56:	4648      	mov	r0, r9
 8007e58:	f000 fbfa 	bl	8008650 <__lshift>
 8007e5c:	462f      	mov	r7, r5
 8007e5e:	4605      	mov	r5, r0
 8007e60:	f10a 0301 	add.w	r3, sl, #1
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	eb0a 030b 	add.w	r3, sl, fp
 8007e6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e6c:	9b06      	ldr	r3, [sp, #24]
 8007e6e:	f003 0301 	and.w	r3, r3, #1
 8007e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e74:	9b04      	ldr	r3, [sp, #16]
 8007e76:	4621      	mov	r1, r4
 8007e78:	9803      	ldr	r0, [sp, #12]
 8007e7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e7e:	f7ff fa84 	bl	800738a <quorem>
 8007e82:	4603      	mov	r3, r0
 8007e84:	4639      	mov	r1, r7
 8007e86:	3330      	adds	r3, #48	@ 0x30
 8007e88:	9006      	str	r0, [sp, #24]
 8007e8a:	9803      	ldr	r0, [sp, #12]
 8007e8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e8e:	f000 fc4b 	bl	8008728 <__mcmp>
 8007e92:	462a      	mov	r2, r5
 8007e94:	9008      	str	r0, [sp, #32]
 8007e96:	4621      	mov	r1, r4
 8007e98:	4648      	mov	r0, r9
 8007e9a:	f000 fc61 	bl	8008760 <__mdiff>
 8007e9e:	68c2      	ldr	r2, [r0, #12]
 8007ea0:	4606      	mov	r6, r0
 8007ea2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ea4:	bb02      	cbnz	r2, 8007ee8 <_dtoa_r+0xa48>
 8007ea6:	4601      	mov	r1, r0
 8007ea8:	9803      	ldr	r0, [sp, #12]
 8007eaa:	f000 fc3d 	bl	8008728 <__mcmp>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	4648      	mov	r0, r9
 8007eb6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007eba:	f000 fa03 	bl	80082c4 <_Bfree>
 8007ebe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ec0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ec2:	9e04      	ldr	r6, [sp, #16]
 8007ec4:	ea42 0103 	orr.w	r1, r2, r3
 8007ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eca:	4319      	orrs	r1, r3
 8007ecc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ece:	d10d      	bne.n	8007eec <_dtoa_r+0xa4c>
 8007ed0:	2b39      	cmp	r3, #57	@ 0x39
 8007ed2:	d027      	beq.n	8007f24 <_dtoa_r+0xa84>
 8007ed4:	9a08      	ldr	r2, [sp, #32]
 8007ed6:	2a00      	cmp	r2, #0
 8007ed8:	dd01      	ble.n	8007ede <_dtoa_r+0xa3e>
 8007eda:	9b06      	ldr	r3, [sp, #24]
 8007edc:	3331      	adds	r3, #49	@ 0x31
 8007ede:	f88b 3000 	strb.w	r3, [fp]
 8007ee2:	e52e      	b.n	8007942 <_dtoa_r+0x4a2>
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	e7b9      	b.n	8007e5c <_dtoa_r+0x9bc>
 8007ee8:	2201      	movs	r2, #1
 8007eea:	e7e2      	b.n	8007eb2 <_dtoa_r+0xa12>
 8007eec:	9908      	ldr	r1, [sp, #32]
 8007eee:	2900      	cmp	r1, #0
 8007ef0:	db04      	blt.n	8007efc <_dtoa_r+0xa5c>
 8007ef2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007ef4:	4301      	orrs	r1, r0
 8007ef6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ef8:	4301      	orrs	r1, r0
 8007efa:	d120      	bne.n	8007f3e <_dtoa_r+0xa9e>
 8007efc:	2a00      	cmp	r2, #0
 8007efe:	ddee      	ble.n	8007ede <_dtoa_r+0xa3e>
 8007f00:	2201      	movs	r2, #1
 8007f02:	9903      	ldr	r1, [sp, #12]
 8007f04:	4648      	mov	r0, r9
 8007f06:	9304      	str	r3, [sp, #16]
 8007f08:	f000 fba2 	bl	8008650 <__lshift>
 8007f0c:	4621      	mov	r1, r4
 8007f0e:	9003      	str	r0, [sp, #12]
 8007f10:	f000 fc0a 	bl	8008728 <__mcmp>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	9b04      	ldr	r3, [sp, #16]
 8007f18:	dc02      	bgt.n	8007f20 <_dtoa_r+0xa80>
 8007f1a:	d1e0      	bne.n	8007ede <_dtoa_r+0xa3e>
 8007f1c:	07da      	lsls	r2, r3, #31
 8007f1e:	d5de      	bpl.n	8007ede <_dtoa_r+0xa3e>
 8007f20:	2b39      	cmp	r3, #57	@ 0x39
 8007f22:	d1da      	bne.n	8007eda <_dtoa_r+0xa3a>
 8007f24:	2339      	movs	r3, #57	@ 0x39
 8007f26:	f88b 3000 	strb.w	r3, [fp]
 8007f2a:	4633      	mov	r3, r6
 8007f2c:	461e      	mov	r6, r3
 8007f2e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f32:	3b01      	subs	r3, #1
 8007f34:	2a39      	cmp	r2, #57	@ 0x39
 8007f36:	d04e      	beq.n	8007fd6 <_dtoa_r+0xb36>
 8007f38:	3201      	adds	r2, #1
 8007f3a:	701a      	strb	r2, [r3, #0]
 8007f3c:	e501      	b.n	8007942 <_dtoa_r+0x4a2>
 8007f3e:	2a00      	cmp	r2, #0
 8007f40:	dd03      	ble.n	8007f4a <_dtoa_r+0xaaa>
 8007f42:	2b39      	cmp	r3, #57	@ 0x39
 8007f44:	d0ee      	beq.n	8007f24 <_dtoa_r+0xa84>
 8007f46:	3301      	adds	r3, #1
 8007f48:	e7c9      	b.n	8007ede <_dtoa_r+0xa3e>
 8007f4a:	9a04      	ldr	r2, [sp, #16]
 8007f4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f52:	428a      	cmp	r2, r1
 8007f54:	d028      	beq.n	8007fa8 <_dtoa_r+0xb08>
 8007f56:	2300      	movs	r3, #0
 8007f58:	220a      	movs	r2, #10
 8007f5a:	9903      	ldr	r1, [sp, #12]
 8007f5c:	4648      	mov	r0, r9
 8007f5e:	f000 f9d3 	bl	8008308 <__multadd>
 8007f62:	42af      	cmp	r7, r5
 8007f64:	9003      	str	r0, [sp, #12]
 8007f66:	f04f 0300 	mov.w	r3, #0
 8007f6a:	f04f 020a 	mov.w	r2, #10
 8007f6e:	4639      	mov	r1, r7
 8007f70:	4648      	mov	r0, r9
 8007f72:	d107      	bne.n	8007f84 <_dtoa_r+0xae4>
 8007f74:	f000 f9c8 	bl	8008308 <__multadd>
 8007f78:	4607      	mov	r7, r0
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	9b04      	ldr	r3, [sp, #16]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	9304      	str	r3, [sp, #16]
 8007f82:	e777      	b.n	8007e74 <_dtoa_r+0x9d4>
 8007f84:	f000 f9c0 	bl	8008308 <__multadd>
 8007f88:	4629      	mov	r1, r5
 8007f8a:	4607      	mov	r7, r0
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	220a      	movs	r2, #10
 8007f90:	4648      	mov	r0, r9
 8007f92:	f000 f9b9 	bl	8008308 <__multadd>
 8007f96:	4605      	mov	r5, r0
 8007f98:	e7f0      	b.n	8007f7c <_dtoa_r+0xadc>
 8007f9a:	f1bb 0f00 	cmp.w	fp, #0
 8007f9e:	bfcc      	ite	gt
 8007fa0:	465e      	movgt	r6, fp
 8007fa2:	2601      	movle	r6, #1
 8007fa4:	2700      	movs	r7, #0
 8007fa6:	4456      	add	r6, sl
 8007fa8:	2201      	movs	r2, #1
 8007faa:	9903      	ldr	r1, [sp, #12]
 8007fac:	4648      	mov	r0, r9
 8007fae:	9304      	str	r3, [sp, #16]
 8007fb0:	f000 fb4e 	bl	8008650 <__lshift>
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	9003      	str	r0, [sp, #12]
 8007fb8:	f000 fbb6 	bl	8008728 <__mcmp>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	dcb4      	bgt.n	8007f2a <_dtoa_r+0xa8a>
 8007fc0:	d102      	bne.n	8007fc8 <_dtoa_r+0xb28>
 8007fc2:	9b04      	ldr	r3, [sp, #16]
 8007fc4:	07db      	lsls	r3, r3, #31
 8007fc6:	d4b0      	bmi.n	8007f2a <_dtoa_r+0xa8a>
 8007fc8:	4633      	mov	r3, r6
 8007fca:	461e      	mov	r6, r3
 8007fcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fd0:	2a30      	cmp	r2, #48	@ 0x30
 8007fd2:	d0fa      	beq.n	8007fca <_dtoa_r+0xb2a>
 8007fd4:	e4b5      	b.n	8007942 <_dtoa_r+0x4a2>
 8007fd6:	459a      	cmp	sl, r3
 8007fd8:	d1a8      	bne.n	8007f2c <_dtoa_r+0xa8c>
 8007fda:	2331      	movs	r3, #49	@ 0x31
 8007fdc:	f108 0801 	add.w	r8, r8, #1
 8007fe0:	f88a 3000 	strb.w	r3, [sl]
 8007fe4:	e4ad      	b.n	8007942 <_dtoa_r+0x4a2>
 8007fe6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007fe8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008044 <_dtoa_r+0xba4>
 8007fec:	b11b      	cbz	r3, 8007ff6 <_dtoa_r+0xb56>
 8007fee:	f10a 0308 	add.w	r3, sl, #8
 8007ff2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007ff4:	6013      	str	r3, [r2, #0]
 8007ff6:	4650      	mov	r0, sl
 8007ff8:	b017      	add	sp, #92	@ 0x5c
 8007ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ffe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008000:	2b01      	cmp	r3, #1
 8008002:	f77f ae2e 	ble.w	8007c62 <_dtoa_r+0x7c2>
 8008006:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008008:	930a      	str	r3, [sp, #40]	@ 0x28
 800800a:	2001      	movs	r0, #1
 800800c:	e64d      	b.n	8007caa <_dtoa_r+0x80a>
 800800e:	f1bb 0f00 	cmp.w	fp, #0
 8008012:	f77f aed9 	ble.w	8007dc8 <_dtoa_r+0x928>
 8008016:	4656      	mov	r6, sl
 8008018:	4621      	mov	r1, r4
 800801a:	9803      	ldr	r0, [sp, #12]
 800801c:	f7ff f9b5 	bl	800738a <quorem>
 8008020:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008024:	f806 3b01 	strb.w	r3, [r6], #1
 8008028:	eba6 020a 	sub.w	r2, r6, sl
 800802c:	4593      	cmp	fp, r2
 800802e:	ddb4      	ble.n	8007f9a <_dtoa_r+0xafa>
 8008030:	2300      	movs	r3, #0
 8008032:	220a      	movs	r2, #10
 8008034:	4648      	mov	r0, r9
 8008036:	9903      	ldr	r1, [sp, #12]
 8008038:	f000 f966 	bl	8008308 <__multadd>
 800803c:	9003      	str	r0, [sp, #12]
 800803e:	e7eb      	b.n	8008018 <_dtoa_r+0xb78>
 8008040:	0800918e 	.word	0x0800918e
 8008044:	08009112 	.word	0x08009112

08008048 <_free_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4605      	mov	r5, r0
 800804c:	2900      	cmp	r1, #0
 800804e:	d040      	beq.n	80080d2 <_free_r+0x8a>
 8008050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008054:	1f0c      	subs	r4, r1, #4
 8008056:	2b00      	cmp	r3, #0
 8008058:	bfb8      	it	lt
 800805a:	18e4      	addlt	r4, r4, r3
 800805c:	f000 f8e6 	bl	800822c <__malloc_lock>
 8008060:	4a1c      	ldr	r2, [pc, #112]	@ (80080d4 <_free_r+0x8c>)
 8008062:	6813      	ldr	r3, [r2, #0]
 8008064:	b933      	cbnz	r3, 8008074 <_free_r+0x2c>
 8008066:	6063      	str	r3, [r4, #4]
 8008068:	6014      	str	r4, [r2, #0]
 800806a:	4628      	mov	r0, r5
 800806c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008070:	f000 b8e2 	b.w	8008238 <__malloc_unlock>
 8008074:	42a3      	cmp	r3, r4
 8008076:	d908      	bls.n	800808a <_free_r+0x42>
 8008078:	6820      	ldr	r0, [r4, #0]
 800807a:	1821      	adds	r1, r4, r0
 800807c:	428b      	cmp	r3, r1
 800807e:	bf01      	itttt	eq
 8008080:	6819      	ldreq	r1, [r3, #0]
 8008082:	685b      	ldreq	r3, [r3, #4]
 8008084:	1809      	addeq	r1, r1, r0
 8008086:	6021      	streq	r1, [r4, #0]
 8008088:	e7ed      	b.n	8008066 <_free_r+0x1e>
 800808a:	461a      	mov	r2, r3
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	b10b      	cbz	r3, 8008094 <_free_r+0x4c>
 8008090:	42a3      	cmp	r3, r4
 8008092:	d9fa      	bls.n	800808a <_free_r+0x42>
 8008094:	6811      	ldr	r1, [r2, #0]
 8008096:	1850      	adds	r0, r2, r1
 8008098:	42a0      	cmp	r0, r4
 800809a:	d10b      	bne.n	80080b4 <_free_r+0x6c>
 800809c:	6820      	ldr	r0, [r4, #0]
 800809e:	4401      	add	r1, r0
 80080a0:	1850      	adds	r0, r2, r1
 80080a2:	4283      	cmp	r3, r0
 80080a4:	6011      	str	r1, [r2, #0]
 80080a6:	d1e0      	bne.n	800806a <_free_r+0x22>
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	4408      	add	r0, r1
 80080ae:	6010      	str	r0, [r2, #0]
 80080b0:	6053      	str	r3, [r2, #4]
 80080b2:	e7da      	b.n	800806a <_free_r+0x22>
 80080b4:	d902      	bls.n	80080bc <_free_r+0x74>
 80080b6:	230c      	movs	r3, #12
 80080b8:	602b      	str	r3, [r5, #0]
 80080ba:	e7d6      	b.n	800806a <_free_r+0x22>
 80080bc:	6820      	ldr	r0, [r4, #0]
 80080be:	1821      	adds	r1, r4, r0
 80080c0:	428b      	cmp	r3, r1
 80080c2:	bf01      	itttt	eq
 80080c4:	6819      	ldreq	r1, [r3, #0]
 80080c6:	685b      	ldreq	r3, [r3, #4]
 80080c8:	1809      	addeq	r1, r1, r0
 80080ca:	6021      	streq	r1, [r4, #0]
 80080cc:	6063      	str	r3, [r4, #4]
 80080ce:	6054      	str	r4, [r2, #4]
 80080d0:	e7cb      	b.n	800806a <_free_r+0x22>
 80080d2:	bd38      	pop	{r3, r4, r5, pc}
 80080d4:	2000289c 	.word	0x2000289c

080080d8 <malloc>:
 80080d8:	4b02      	ldr	r3, [pc, #8]	@ (80080e4 <malloc+0xc>)
 80080da:	4601      	mov	r1, r0
 80080dc:	6818      	ldr	r0, [r3, #0]
 80080de:	f000 b825 	b.w	800812c <_malloc_r>
 80080e2:	bf00      	nop
 80080e4:	20000024 	.word	0x20000024

080080e8 <sbrk_aligned>:
 80080e8:	b570      	push	{r4, r5, r6, lr}
 80080ea:	4e0f      	ldr	r6, [pc, #60]	@ (8008128 <sbrk_aligned+0x40>)
 80080ec:	460c      	mov	r4, r1
 80080ee:	6831      	ldr	r1, [r6, #0]
 80080f0:	4605      	mov	r5, r0
 80080f2:	b911      	cbnz	r1, 80080fa <sbrk_aligned+0x12>
 80080f4:	f000 fe8c 	bl	8008e10 <_sbrk_r>
 80080f8:	6030      	str	r0, [r6, #0]
 80080fa:	4621      	mov	r1, r4
 80080fc:	4628      	mov	r0, r5
 80080fe:	f000 fe87 	bl	8008e10 <_sbrk_r>
 8008102:	1c43      	adds	r3, r0, #1
 8008104:	d103      	bne.n	800810e <sbrk_aligned+0x26>
 8008106:	f04f 34ff 	mov.w	r4, #4294967295
 800810a:	4620      	mov	r0, r4
 800810c:	bd70      	pop	{r4, r5, r6, pc}
 800810e:	1cc4      	adds	r4, r0, #3
 8008110:	f024 0403 	bic.w	r4, r4, #3
 8008114:	42a0      	cmp	r0, r4
 8008116:	d0f8      	beq.n	800810a <sbrk_aligned+0x22>
 8008118:	1a21      	subs	r1, r4, r0
 800811a:	4628      	mov	r0, r5
 800811c:	f000 fe78 	bl	8008e10 <_sbrk_r>
 8008120:	3001      	adds	r0, #1
 8008122:	d1f2      	bne.n	800810a <sbrk_aligned+0x22>
 8008124:	e7ef      	b.n	8008106 <sbrk_aligned+0x1e>
 8008126:	bf00      	nop
 8008128:	20002898 	.word	0x20002898

0800812c <_malloc_r>:
 800812c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008130:	1ccd      	adds	r5, r1, #3
 8008132:	f025 0503 	bic.w	r5, r5, #3
 8008136:	3508      	adds	r5, #8
 8008138:	2d0c      	cmp	r5, #12
 800813a:	bf38      	it	cc
 800813c:	250c      	movcc	r5, #12
 800813e:	2d00      	cmp	r5, #0
 8008140:	4606      	mov	r6, r0
 8008142:	db01      	blt.n	8008148 <_malloc_r+0x1c>
 8008144:	42a9      	cmp	r1, r5
 8008146:	d904      	bls.n	8008152 <_malloc_r+0x26>
 8008148:	230c      	movs	r3, #12
 800814a:	6033      	str	r3, [r6, #0]
 800814c:	2000      	movs	r0, #0
 800814e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008152:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008228 <_malloc_r+0xfc>
 8008156:	f000 f869 	bl	800822c <__malloc_lock>
 800815a:	f8d8 3000 	ldr.w	r3, [r8]
 800815e:	461c      	mov	r4, r3
 8008160:	bb44      	cbnz	r4, 80081b4 <_malloc_r+0x88>
 8008162:	4629      	mov	r1, r5
 8008164:	4630      	mov	r0, r6
 8008166:	f7ff ffbf 	bl	80080e8 <sbrk_aligned>
 800816a:	1c43      	adds	r3, r0, #1
 800816c:	4604      	mov	r4, r0
 800816e:	d158      	bne.n	8008222 <_malloc_r+0xf6>
 8008170:	f8d8 4000 	ldr.w	r4, [r8]
 8008174:	4627      	mov	r7, r4
 8008176:	2f00      	cmp	r7, #0
 8008178:	d143      	bne.n	8008202 <_malloc_r+0xd6>
 800817a:	2c00      	cmp	r4, #0
 800817c:	d04b      	beq.n	8008216 <_malloc_r+0xea>
 800817e:	6823      	ldr	r3, [r4, #0]
 8008180:	4639      	mov	r1, r7
 8008182:	4630      	mov	r0, r6
 8008184:	eb04 0903 	add.w	r9, r4, r3
 8008188:	f000 fe42 	bl	8008e10 <_sbrk_r>
 800818c:	4581      	cmp	r9, r0
 800818e:	d142      	bne.n	8008216 <_malloc_r+0xea>
 8008190:	6821      	ldr	r1, [r4, #0]
 8008192:	4630      	mov	r0, r6
 8008194:	1a6d      	subs	r5, r5, r1
 8008196:	4629      	mov	r1, r5
 8008198:	f7ff ffa6 	bl	80080e8 <sbrk_aligned>
 800819c:	3001      	adds	r0, #1
 800819e:	d03a      	beq.n	8008216 <_malloc_r+0xea>
 80081a0:	6823      	ldr	r3, [r4, #0]
 80081a2:	442b      	add	r3, r5
 80081a4:	6023      	str	r3, [r4, #0]
 80081a6:	f8d8 3000 	ldr.w	r3, [r8]
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	bb62      	cbnz	r2, 8008208 <_malloc_r+0xdc>
 80081ae:	f8c8 7000 	str.w	r7, [r8]
 80081b2:	e00f      	b.n	80081d4 <_malloc_r+0xa8>
 80081b4:	6822      	ldr	r2, [r4, #0]
 80081b6:	1b52      	subs	r2, r2, r5
 80081b8:	d420      	bmi.n	80081fc <_malloc_r+0xd0>
 80081ba:	2a0b      	cmp	r2, #11
 80081bc:	d917      	bls.n	80081ee <_malloc_r+0xc2>
 80081be:	1961      	adds	r1, r4, r5
 80081c0:	42a3      	cmp	r3, r4
 80081c2:	6025      	str	r5, [r4, #0]
 80081c4:	bf18      	it	ne
 80081c6:	6059      	strne	r1, [r3, #4]
 80081c8:	6863      	ldr	r3, [r4, #4]
 80081ca:	bf08      	it	eq
 80081cc:	f8c8 1000 	streq.w	r1, [r8]
 80081d0:	5162      	str	r2, [r4, r5]
 80081d2:	604b      	str	r3, [r1, #4]
 80081d4:	4630      	mov	r0, r6
 80081d6:	f000 f82f 	bl	8008238 <__malloc_unlock>
 80081da:	f104 000b 	add.w	r0, r4, #11
 80081de:	1d23      	adds	r3, r4, #4
 80081e0:	f020 0007 	bic.w	r0, r0, #7
 80081e4:	1ac2      	subs	r2, r0, r3
 80081e6:	bf1c      	itt	ne
 80081e8:	1a1b      	subne	r3, r3, r0
 80081ea:	50a3      	strne	r3, [r4, r2]
 80081ec:	e7af      	b.n	800814e <_malloc_r+0x22>
 80081ee:	6862      	ldr	r2, [r4, #4]
 80081f0:	42a3      	cmp	r3, r4
 80081f2:	bf0c      	ite	eq
 80081f4:	f8c8 2000 	streq.w	r2, [r8]
 80081f8:	605a      	strne	r2, [r3, #4]
 80081fa:	e7eb      	b.n	80081d4 <_malloc_r+0xa8>
 80081fc:	4623      	mov	r3, r4
 80081fe:	6864      	ldr	r4, [r4, #4]
 8008200:	e7ae      	b.n	8008160 <_malloc_r+0x34>
 8008202:	463c      	mov	r4, r7
 8008204:	687f      	ldr	r7, [r7, #4]
 8008206:	e7b6      	b.n	8008176 <_malloc_r+0x4a>
 8008208:	461a      	mov	r2, r3
 800820a:	685b      	ldr	r3, [r3, #4]
 800820c:	42a3      	cmp	r3, r4
 800820e:	d1fb      	bne.n	8008208 <_malloc_r+0xdc>
 8008210:	2300      	movs	r3, #0
 8008212:	6053      	str	r3, [r2, #4]
 8008214:	e7de      	b.n	80081d4 <_malloc_r+0xa8>
 8008216:	230c      	movs	r3, #12
 8008218:	4630      	mov	r0, r6
 800821a:	6033      	str	r3, [r6, #0]
 800821c:	f000 f80c 	bl	8008238 <__malloc_unlock>
 8008220:	e794      	b.n	800814c <_malloc_r+0x20>
 8008222:	6005      	str	r5, [r0, #0]
 8008224:	e7d6      	b.n	80081d4 <_malloc_r+0xa8>
 8008226:	bf00      	nop
 8008228:	2000289c 	.word	0x2000289c

0800822c <__malloc_lock>:
 800822c:	4801      	ldr	r0, [pc, #4]	@ (8008234 <__malloc_lock+0x8>)
 800822e:	f7ff b88e 	b.w	800734e <__retarget_lock_acquire_recursive>
 8008232:	bf00      	nop
 8008234:	20002894 	.word	0x20002894

08008238 <__malloc_unlock>:
 8008238:	4801      	ldr	r0, [pc, #4]	@ (8008240 <__malloc_unlock+0x8>)
 800823a:	f7ff b889 	b.w	8007350 <__retarget_lock_release_recursive>
 800823e:	bf00      	nop
 8008240:	20002894 	.word	0x20002894

08008244 <_Balloc>:
 8008244:	b570      	push	{r4, r5, r6, lr}
 8008246:	69c6      	ldr	r6, [r0, #28]
 8008248:	4604      	mov	r4, r0
 800824a:	460d      	mov	r5, r1
 800824c:	b976      	cbnz	r6, 800826c <_Balloc+0x28>
 800824e:	2010      	movs	r0, #16
 8008250:	f7ff ff42 	bl	80080d8 <malloc>
 8008254:	4602      	mov	r2, r0
 8008256:	61e0      	str	r0, [r4, #28]
 8008258:	b920      	cbnz	r0, 8008264 <_Balloc+0x20>
 800825a:	216b      	movs	r1, #107	@ 0x6b
 800825c:	4b17      	ldr	r3, [pc, #92]	@ (80082bc <_Balloc+0x78>)
 800825e:	4818      	ldr	r0, [pc, #96]	@ (80082c0 <_Balloc+0x7c>)
 8008260:	f000 fde6 	bl	8008e30 <__assert_func>
 8008264:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008268:	6006      	str	r6, [r0, #0]
 800826a:	60c6      	str	r6, [r0, #12]
 800826c:	69e6      	ldr	r6, [r4, #28]
 800826e:	68f3      	ldr	r3, [r6, #12]
 8008270:	b183      	cbz	r3, 8008294 <_Balloc+0x50>
 8008272:	69e3      	ldr	r3, [r4, #28]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800827a:	b9b8      	cbnz	r0, 80082ac <_Balloc+0x68>
 800827c:	2101      	movs	r1, #1
 800827e:	fa01 f605 	lsl.w	r6, r1, r5
 8008282:	1d72      	adds	r2, r6, #5
 8008284:	4620      	mov	r0, r4
 8008286:	0092      	lsls	r2, r2, #2
 8008288:	f000 fdf0 	bl	8008e6c <_calloc_r>
 800828c:	b160      	cbz	r0, 80082a8 <_Balloc+0x64>
 800828e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008292:	e00e      	b.n	80082b2 <_Balloc+0x6e>
 8008294:	2221      	movs	r2, #33	@ 0x21
 8008296:	2104      	movs	r1, #4
 8008298:	4620      	mov	r0, r4
 800829a:	f000 fde7 	bl	8008e6c <_calloc_r>
 800829e:	69e3      	ldr	r3, [r4, #28]
 80082a0:	60f0      	str	r0, [r6, #12]
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d1e4      	bne.n	8008272 <_Balloc+0x2e>
 80082a8:	2000      	movs	r0, #0
 80082aa:	bd70      	pop	{r4, r5, r6, pc}
 80082ac:	6802      	ldr	r2, [r0, #0]
 80082ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082b2:	2300      	movs	r3, #0
 80082b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082b8:	e7f7      	b.n	80082aa <_Balloc+0x66>
 80082ba:	bf00      	nop
 80082bc:	0800911f 	.word	0x0800911f
 80082c0:	0800919f 	.word	0x0800919f

080082c4 <_Bfree>:
 80082c4:	b570      	push	{r4, r5, r6, lr}
 80082c6:	69c6      	ldr	r6, [r0, #28]
 80082c8:	4605      	mov	r5, r0
 80082ca:	460c      	mov	r4, r1
 80082cc:	b976      	cbnz	r6, 80082ec <_Bfree+0x28>
 80082ce:	2010      	movs	r0, #16
 80082d0:	f7ff ff02 	bl	80080d8 <malloc>
 80082d4:	4602      	mov	r2, r0
 80082d6:	61e8      	str	r0, [r5, #28]
 80082d8:	b920      	cbnz	r0, 80082e4 <_Bfree+0x20>
 80082da:	218f      	movs	r1, #143	@ 0x8f
 80082dc:	4b08      	ldr	r3, [pc, #32]	@ (8008300 <_Bfree+0x3c>)
 80082de:	4809      	ldr	r0, [pc, #36]	@ (8008304 <_Bfree+0x40>)
 80082e0:	f000 fda6 	bl	8008e30 <__assert_func>
 80082e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082e8:	6006      	str	r6, [r0, #0]
 80082ea:	60c6      	str	r6, [r0, #12]
 80082ec:	b13c      	cbz	r4, 80082fe <_Bfree+0x3a>
 80082ee:	69eb      	ldr	r3, [r5, #28]
 80082f0:	6862      	ldr	r2, [r4, #4]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082f8:	6021      	str	r1, [r4, #0]
 80082fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80082fe:	bd70      	pop	{r4, r5, r6, pc}
 8008300:	0800911f 	.word	0x0800911f
 8008304:	0800919f 	.word	0x0800919f

08008308 <__multadd>:
 8008308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800830c:	4607      	mov	r7, r0
 800830e:	460c      	mov	r4, r1
 8008310:	461e      	mov	r6, r3
 8008312:	2000      	movs	r0, #0
 8008314:	690d      	ldr	r5, [r1, #16]
 8008316:	f101 0c14 	add.w	ip, r1, #20
 800831a:	f8dc 3000 	ldr.w	r3, [ip]
 800831e:	3001      	adds	r0, #1
 8008320:	b299      	uxth	r1, r3
 8008322:	fb02 6101 	mla	r1, r2, r1, r6
 8008326:	0c1e      	lsrs	r6, r3, #16
 8008328:	0c0b      	lsrs	r3, r1, #16
 800832a:	fb02 3306 	mla	r3, r2, r6, r3
 800832e:	b289      	uxth	r1, r1
 8008330:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008334:	4285      	cmp	r5, r0
 8008336:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800833a:	f84c 1b04 	str.w	r1, [ip], #4
 800833e:	dcec      	bgt.n	800831a <__multadd+0x12>
 8008340:	b30e      	cbz	r6, 8008386 <__multadd+0x7e>
 8008342:	68a3      	ldr	r3, [r4, #8]
 8008344:	42ab      	cmp	r3, r5
 8008346:	dc19      	bgt.n	800837c <__multadd+0x74>
 8008348:	6861      	ldr	r1, [r4, #4]
 800834a:	4638      	mov	r0, r7
 800834c:	3101      	adds	r1, #1
 800834e:	f7ff ff79 	bl	8008244 <_Balloc>
 8008352:	4680      	mov	r8, r0
 8008354:	b928      	cbnz	r0, 8008362 <__multadd+0x5a>
 8008356:	4602      	mov	r2, r0
 8008358:	21ba      	movs	r1, #186	@ 0xba
 800835a:	4b0c      	ldr	r3, [pc, #48]	@ (800838c <__multadd+0x84>)
 800835c:	480c      	ldr	r0, [pc, #48]	@ (8008390 <__multadd+0x88>)
 800835e:	f000 fd67 	bl	8008e30 <__assert_func>
 8008362:	6922      	ldr	r2, [r4, #16]
 8008364:	f104 010c 	add.w	r1, r4, #12
 8008368:	3202      	adds	r2, #2
 800836a:	0092      	lsls	r2, r2, #2
 800836c:	300c      	adds	r0, #12
 800836e:	f7fe fffe 	bl	800736e <memcpy>
 8008372:	4621      	mov	r1, r4
 8008374:	4638      	mov	r0, r7
 8008376:	f7ff ffa5 	bl	80082c4 <_Bfree>
 800837a:	4644      	mov	r4, r8
 800837c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008380:	3501      	adds	r5, #1
 8008382:	615e      	str	r6, [r3, #20]
 8008384:	6125      	str	r5, [r4, #16]
 8008386:	4620      	mov	r0, r4
 8008388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800838c:	0800918e 	.word	0x0800918e
 8008390:	0800919f 	.word	0x0800919f

08008394 <__hi0bits>:
 8008394:	4603      	mov	r3, r0
 8008396:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800839a:	bf3a      	itte	cc
 800839c:	0403      	lslcc	r3, r0, #16
 800839e:	2010      	movcc	r0, #16
 80083a0:	2000      	movcs	r0, #0
 80083a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083a6:	bf3c      	itt	cc
 80083a8:	021b      	lslcc	r3, r3, #8
 80083aa:	3008      	addcc	r0, #8
 80083ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083b0:	bf3c      	itt	cc
 80083b2:	011b      	lslcc	r3, r3, #4
 80083b4:	3004      	addcc	r0, #4
 80083b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ba:	bf3c      	itt	cc
 80083bc:	009b      	lslcc	r3, r3, #2
 80083be:	3002      	addcc	r0, #2
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	db05      	blt.n	80083d0 <__hi0bits+0x3c>
 80083c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083c8:	f100 0001 	add.w	r0, r0, #1
 80083cc:	bf08      	it	eq
 80083ce:	2020      	moveq	r0, #32
 80083d0:	4770      	bx	lr

080083d2 <__lo0bits>:
 80083d2:	6803      	ldr	r3, [r0, #0]
 80083d4:	4602      	mov	r2, r0
 80083d6:	f013 0007 	ands.w	r0, r3, #7
 80083da:	d00b      	beq.n	80083f4 <__lo0bits+0x22>
 80083dc:	07d9      	lsls	r1, r3, #31
 80083de:	d421      	bmi.n	8008424 <__lo0bits+0x52>
 80083e0:	0798      	lsls	r0, r3, #30
 80083e2:	bf49      	itett	mi
 80083e4:	085b      	lsrmi	r3, r3, #1
 80083e6:	089b      	lsrpl	r3, r3, #2
 80083e8:	2001      	movmi	r0, #1
 80083ea:	6013      	strmi	r3, [r2, #0]
 80083ec:	bf5c      	itt	pl
 80083ee:	2002      	movpl	r0, #2
 80083f0:	6013      	strpl	r3, [r2, #0]
 80083f2:	4770      	bx	lr
 80083f4:	b299      	uxth	r1, r3
 80083f6:	b909      	cbnz	r1, 80083fc <__lo0bits+0x2a>
 80083f8:	2010      	movs	r0, #16
 80083fa:	0c1b      	lsrs	r3, r3, #16
 80083fc:	b2d9      	uxtb	r1, r3
 80083fe:	b909      	cbnz	r1, 8008404 <__lo0bits+0x32>
 8008400:	3008      	adds	r0, #8
 8008402:	0a1b      	lsrs	r3, r3, #8
 8008404:	0719      	lsls	r1, r3, #28
 8008406:	bf04      	itt	eq
 8008408:	091b      	lsreq	r3, r3, #4
 800840a:	3004      	addeq	r0, #4
 800840c:	0799      	lsls	r1, r3, #30
 800840e:	bf04      	itt	eq
 8008410:	089b      	lsreq	r3, r3, #2
 8008412:	3002      	addeq	r0, #2
 8008414:	07d9      	lsls	r1, r3, #31
 8008416:	d403      	bmi.n	8008420 <__lo0bits+0x4e>
 8008418:	085b      	lsrs	r3, r3, #1
 800841a:	f100 0001 	add.w	r0, r0, #1
 800841e:	d003      	beq.n	8008428 <__lo0bits+0x56>
 8008420:	6013      	str	r3, [r2, #0]
 8008422:	4770      	bx	lr
 8008424:	2000      	movs	r0, #0
 8008426:	4770      	bx	lr
 8008428:	2020      	movs	r0, #32
 800842a:	4770      	bx	lr

0800842c <__i2b>:
 800842c:	b510      	push	{r4, lr}
 800842e:	460c      	mov	r4, r1
 8008430:	2101      	movs	r1, #1
 8008432:	f7ff ff07 	bl	8008244 <_Balloc>
 8008436:	4602      	mov	r2, r0
 8008438:	b928      	cbnz	r0, 8008446 <__i2b+0x1a>
 800843a:	f240 1145 	movw	r1, #325	@ 0x145
 800843e:	4b04      	ldr	r3, [pc, #16]	@ (8008450 <__i2b+0x24>)
 8008440:	4804      	ldr	r0, [pc, #16]	@ (8008454 <__i2b+0x28>)
 8008442:	f000 fcf5 	bl	8008e30 <__assert_func>
 8008446:	2301      	movs	r3, #1
 8008448:	6144      	str	r4, [r0, #20]
 800844a:	6103      	str	r3, [r0, #16]
 800844c:	bd10      	pop	{r4, pc}
 800844e:	bf00      	nop
 8008450:	0800918e 	.word	0x0800918e
 8008454:	0800919f 	.word	0x0800919f

08008458 <__multiply>:
 8008458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800845c:	4617      	mov	r7, r2
 800845e:	690a      	ldr	r2, [r1, #16]
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	4689      	mov	r9, r1
 8008464:	429a      	cmp	r2, r3
 8008466:	bfa2      	ittt	ge
 8008468:	463b      	movge	r3, r7
 800846a:	460f      	movge	r7, r1
 800846c:	4699      	movge	r9, r3
 800846e:	693d      	ldr	r5, [r7, #16]
 8008470:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	6879      	ldr	r1, [r7, #4]
 8008478:	eb05 060a 	add.w	r6, r5, sl
 800847c:	42b3      	cmp	r3, r6
 800847e:	b085      	sub	sp, #20
 8008480:	bfb8      	it	lt
 8008482:	3101      	addlt	r1, #1
 8008484:	f7ff fede 	bl	8008244 <_Balloc>
 8008488:	b930      	cbnz	r0, 8008498 <__multiply+0x40>
 800848a:	4602      	mov	r2, r0
 800848c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008490:	4b40      	ldr	r3, [pc, #256]	@ (8008594 <__multiply+0x13c>)
 8008492:	4841      	ldr	r0, [pc, #260]	@ (8008598 <__multiply+0x140>)
 8008494:	f000 fccc 	bl	8008e30 <__assert_func>
 8008498:	f100 0414 	add.w	r4, r0, #20
 800849c:	4623      	mov	r3, r4
 800849e:	2200      	movs	r2, #0
 80084a0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80084a4:	4573      	cmp	r3, lr
 80084a6:	d320      	bcc.n	80084ea <__multiply+0x92>
 80084a8:	f107 0814 	add.w	r8, r7, #20
 80084ac:	f109 0114 	add.w	r1, r9, #20
 80084b0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80084b4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80084b8:	9302      	str	r3, [sp, #8]
 80084ba:	1beb      	subs	r3, r5, r7
 80084bc:	3b15      	subs	r3, #21
 80084be:	f023 0303 	bic.w	r3, r3, #3
 80084c2:	3304      	adds	r3, #4
 80084c4:	3715      	adds	r7, #21
 80084c6:	42bd      	cmp	r5, r7
 80084c8:	bf38      	it	cc
 80084ca:	2304      	movcc	r3, #4
 80084cc:	9301      	str	r3, [sp, #4]
 80084ce:	9b02      	ldr	r3, [sp, #8]
 80084d0:	9103      	str	r1, [sp, #12]
 80084d2:	428b      	cmp	r3, r1
 80084d4:	d80c      	bhi.n	80084f0 <__multiply+0x98>
 80084d6:	2e00      	cmp	r6, #0
 80084d8:	dd03      	ble.n	80084e2 <__multiply+0x8a>
 80084da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d055      	beq.n	800858e <__multiply+0x136>
 80084e2:	6106      	str	r6, [r0, #16]
 80084e4:	b005      	add	sp, #20
 80084e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ea:	f843 2b04 	str.w	r2, [r3], #4
 80084ee:	e7d9      	b.n	80084a4 <__multiply+0x4c>
 80084f0:	f8b1 a000 	ldrh.w	sl, [r1]
 80084f4:	f1ba 0f00 	cmp.w	sl, #0
 80084f8:	d01f      	beq.n	800853a <__multiply+0xe2>
 80084fa:	46c4      	mov	ip, r8
 80084fc:	46a1      	mov	r9, r4
 80084fe:	2700      	movs	r7, #0
 8008500:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008504:	f8d9 3000 	ldr.w	r3, [r9]
 8008508:	fa1f fb82 	uxth.w	fp, r2
 800850c:	b29b      	uxth	r3, r3
 800850e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008512:	443b      	add	r3, r7
 8008514:	f8d9 7000 	ldr.w	r7, [r9]
 8008518:	0c12      	lsrs	r2, r2, #16
 800851a:	0c3f      	lsrs	r7, r7, #16
 800851c:	fb0a 7202 	mla	r2, sl, r2, r7
 8008520:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008524:	b29b      	uxth	r3, r3
 8008526:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800852a:	4565      	cmp	r5, ip
 800852c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008530:	f849 3b04 	str.w	r3, [r9], #4
 8008534:	d8e4      	bhi.n	8008500 <__multiply+0xa8>
 8008536:	9b01      	ldr	r3, [sp, #4]
 8008538:	50e7      	str	r7, [r4, r3]
 800853a:	9b03      	ldr	r3, [sp, #12]
 800853c:	3104      	adds	r1, #4
 800853e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008542:	f1b9 0f00 	cmp.w	r9, #0
 8008546:	d020      	beq.n	800858a <__multiply+0x132>
 8008548:	4647      	mov	r7, r8
 800854a:	46a4      	mov	ip, r4
 800854c:	f04f 0a00 	mov.w	sl, #0
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	f8b7 b000 	ldrh.w	fp, [r7]
 8008556:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800855a:	b29b      	uxth	r3, r3
 800855c:	fb09 220b 	mla	r2, r9, fp, r2
 8008560:	4452      	add	r2, sl
 8008562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008566:	f84c 3b04 	str.w	r3, [ip], #4
 800856a:	f857 3b04 	ldr.w	r3, [r7], #4
 800856e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008572:	f8bc 3000 	ldrh.w	r3, [ip]
 8008576:	42bd      	cmp	r5, r7
 8008578:	fb09 330a 	mla	r3, r9, sl, r3
 800857c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008580:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008584:	d8e5      	bhi.n	8008552 <__multiply+0xfa>
 8008586:	9a01      	ldr	r2, [sp, #4]
 8008588:	50a3      	str	r3, [r4, r2]
 800858a:	3404      	adds	r4, #4
 800858c:	e79f      	b.n	80084ce <__multiply+0x76>
 800858e:	3e01      	subs	r6, #1
 8008590:	e7a1      	b.n	80084d6 <__multiply+0x7e>
 8008592:	bf00      	nop
 8008594:	0800918e 	.word	0x0800918e
 8008598:	0800919f 	.word	0x0800919f

0800859c <__pow5mult>:
 800859c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a0:	4615      	mov	r5, r2
 80085a2:	f012 0203 	ands.w	r2, r2, #3
 80085a6:	4607      	mov	r7, r0
 80085a8:	460e      	mov	r6, r1
 80085aa:	d007      	beq.n	80085bc <__pow5mult+0x20>
 80085ac:	4c25      	ldr	r4, [pc, #148]	@ (8008644 <__pow5mult+0xa8>)
 80085ae:	3a01      	subs	r2, #1
 80085b0:	2300      	movs	r3, #0
 80085b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085b6:	f7ff fea7 	bl	8008308 <__multadd>
 80085ba:	4606      	mov	r6, r0
 80085bc:	10ad      	asrs	r5, r5, #2
 80085be:	d03d      	beq.n	800863c <__pow5mult+0xa0>
 80085c0:	69fc      	ldr	r4, [r7, #28]
 80085c2:	b97c      	cbnz	r4, 80085e4 <__pow5mult+0x48>
 80085c4:	2010      	movs	r0, #16
 80085c6:	f7ff fd87 	bl	80080d8 <malloc>
 80085ca:	4602      	mov	r2, r0
 80085cc:	61f8      	str	r0, [r7, #28]
 80085ce:	b928      	cbnz	r0, 80085dc <__pow5mult+0x40>
 80085d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80085d4:	4b1c      	ldr	r3, [pc, #112]	@ (8008648 <__pow5mult+0xac>)
 80085d6:	481d      	ldr	r0, [pc, #116]	@ (800864c <__pow5mult+0xb0>)
 80085d8:	f000 fc2a 	bl	8008e30 <__assert_func>
 80085dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085e0:	6004      	str	r4, [r0, #0]
 80085e2:	60c4      	str	r4, [r0, #12]
 80085e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80085e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085ec:	b94c      	cbnz	r4, 8008602 <__pow5mult+0x66>
 80085ee:	f240 2171 	movw	r1, #625	@ 0x271
 80085f2:	4638      	mov	r0, r7
 80085f4:	f7ff ff1a 	bl	800842c <__i2b>
 80085f8:	2300      	movs	r3, #0
 80085fa:	4604      	mov	r4, r0
 80085fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8008600:	6003      	str	r3, [r0, #0]
 8008602:	f04f 0900 	mov.w	r9, #0
 8008606:	07eb      	lsls	r3, r5, #31
 8008608:	d50a      	bpl.n	8008620 <__pow5mult+0x84>
 800860a:	4631      	mov	r1, r6
 800860c:	4622      	mov	r2, r4
 800860e:	4638      	mov	r0, r7
 8008610:	f7ff ff22 	bl	8008458 <__multiply>
 8008614:	4680      	mov	r8, r0
 8008616:	4631      	mov	r1, r6
 8008618:	4638      	mov	r0, r7
 800861a:	f7ff fe53 	bl	80082c4 <_Bfree>
 800861e:	4646      	mov	r6, r8
 8008620:	106d      	asrs	r5, r5, #1
 8008622:	d00b      	beq.n	800863c <__pow5mult+0xa0>
 8008624:	6820      	ldr	r0, [r4, #0]
 8008626:	b938      	cbnz	r0, 8008638 <__pow5mult+0x9c>
 8008628:	4622      	mov	r2, r4
 800862a:	4621      	mov	r1, r4
 800862c:	4638      	mov	r0, r7
 800862e:	f7ff ff13 	bl	8008458 <__multiply>
 8008632:	6020      	str	r0, [r4, #0]
 8008634:	f8c0 9000 	str.w	r9, [r0]
 8008638:	4604      	mov	r4, r0
 800863a:	e7e4      	b.n	8008606 <__pow5mult+0x6a>
 800863c:	4630      	mov	r0, r6
 800863e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008642:	bf00      	nop
 8008644:	08009250 	.word	0x08009250
 8008648:	0800911f 	.word	0x0800911f
 800864c:	0800919f 	.word	0x0800919f

08008650 <__lshift>:
 8008650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008654:	460c      	mov	r4, r1
 8008656:	4607      	mov	r7, r0
 8008658:	4691      	mov	r9, r2
 800865a:	6923      	ldr	r3, [r4, #16]
 800865c:	6849      	ldr	r1, [r1, #4]
 800865e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008662:	68a3      	ldr	r3, [r4, #8]
 8008664:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008668:	f108 0601 	add.w	r6, r8, #1
 800866c:	42b3      	cmp	r3, r6
 800866e:	db0b      	blt.n	8008688 <__lshift+0x38>
 8008670:	4638      	mov	r0, r7
 8008672:	f7ff fde7 	bl	8008244 <_Balloc>
 8008676:	4605      	mov	r5, r0
 8008678:	b948      	cbnz	r0, 800868e <__lshift+0x3e>
 800867a:	4602      	mov	r2, r0
 800867c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008680:	4b27      	ldr	r3, [pc, #156]	@ (8008720 <__lshift+0xd0>)
 8008682:	4828      	ldr	r0, [pc, #160]	@ (8008724 <__lshift+0xd4>)
 8008684:	f000 fbd4 	bl	8008e30 <__assert_func>
 8008688:	3101      	adds	r1, #1
 800868a:	005b      	lsls	r3, r3, #1
 800868c:	e7ee      	b.n	800866c <__lshift+0x1c>
 800868e:	2300      	movs	r3, #0
 8008690:	f100 0114 	add.w	r1, r0, #20
 8008694:	f100 0210 	add.w	r2, r0, #16
 8008698:	4618      	mov	r0, r3
 800869a:	4553      	cmp	r3, sl
 800869c:	db33      	blt.n	8008706 <__lshift+0xb6>
 800869e:	6920      	ldr	r0, [r4, #16]
 80086a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086a4:	f104 0314 	add.w	r3, r4, #20
 80086a8:	f019 091f 	ands.w	r9, r9, #31
 80086ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086b4:	d02b      	beq.n	800870e <__lshift+0xbe>
 80086b6:	468a      	mov	sl, r1
 80086b8:	2200      	movs	r2, #0
 80086ba:	f1c9 0e20 	rsb	lr, r9, #32
 80086be:	6818      	ldr	r0, [r3, #0]
 80086c0:	fa00 f009 	lsl.w	r0, r0, r9
 80086c4:	4310      	orrs	r0, r2
 80086c6:	f84a 0b04 	str.w	r0, [sl], #4
 80086ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ce:	459c      	cmp	ip, r3
 80086d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80086d4:	d8f3      	bhi.n	80086be <__lshift+0x6e>
 80086d6:	ebac 0304 	sub.w	r3, ip, r4
 80086da:	3b15      	subs	r3, #21
 80086dc:	f023 0303 	bic.w	r3, r3, #3
 80086e0:	3304      	adds	r3, #4
 80086e2:	f104 0015 	add.w	r0, r4, #21
 80086e6:	4560      	cmp	r0, ip
 80086e8:	bf88      	it	hi
 80086ea:	2304      	movhi	r3, #4
 80086ec:	50ca      	str	r2, [r1, r3]
 80086ee:	b10a      	cbz	r2, 80086f4 <__lshift+0xa4>
 80086f0:	f108 0602 	add.w	r6, r8, #2
 80086f4:	3e01      	subs	r6, #1
 80086f6:	4638      	mov	r0, r7
 80086f8:	4621      	mov	r1, r4
 80086fa:	612e      	str	r6, [r5, #16]
 80086fc:	f7ff fde2 	bl	80082c4 <_Bfree>
 8008700:	4628      	mov	r0, r5
 8008702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008706:	f842 0f04 	str.w	r0, [r2, #4]!
 800870a:	3301      	adds	r3, #1
 800870c:	e7c5      	b.n	800869a <__lshift+0x4a>
 800870e:	3904      	subs	r1, #4
 8008710:	f853 2b04 	ldr.w	r2, [r3], #4
 8008714:	459c      	cmp	ip, r3
 8008716:	f841 2f04 	str.w	r2, [r1, #4]!
 800871a:	d8f9      	bhi.n	8008710 <__lshift+0xc0>
 800871c:	e7ea      	b.n	80086f4 <__lshift+0xa4>
 800871e:	bf00      	nop
 8008720:	0800918e 	.word	0x0800918e
 8008724:	0800919f 	.word	0x0800919f

08008728 <__mcmp>:
 8008728:	4603      	mov	r3, r0
 800872a:	690a      	ldr	r2, [r1, #16]
 800872c:	6900      	ldr	r0, [r0, #16]
 800872e:	b530      	push	{r4, r5, lr}
 8008730:	1a80      	subs	r0, r0, r2
 8008732:	d10e      	bne.n	8008752 <__mcmp+0x2a>
 8008734:	3314      	adds	r3, #20
 8008736:	3114      	adds	r1, #20
 8008738:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800873c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008740:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008744:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008748:	4295      	cmp	r5, r2
 800874a:	d003      	beq.n	8008754 <__mcmp+0x2c>
 800874c:	d205      	bcs.n	800875a <__mcmp+0x32>
 800874e:	f04f 30ff 	mov.w	r0, #4294967295
 8008752:	bd30      	pop	{r4, r5, pc}
 8008754:	42a3      	cmp	r3, r4
 8008756:	d3f3      	bcc.n	8008740 <__mcmp+0x18>
 8008758:	e7fb      	b.n	8008752 <__mcmp+0x2a>
 800875a:	2001      	movs	r0, #1
 800875c:	e7f9      	b.n	8008752 <__mcmp+0x2a>
	...

08008760 <__mdiff>:
 8008760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008764:	4689      	mov	r9, r1
 8008766:	4606      	mov	r6, r0
 8008768:	4611      	mov	r1, r2
 800876a:	4648      	mov	r0, r9
 800876c:	4614      	mov	r4, r2
 800876e:	f7ff ffdb 	bl	8008728 <__mcmp>
 8008772:	1e05      	subs	r5, r0, #0
 8008774:	d112      	bne.n	800879c <__mdiff+0x3c>
 8008776:	4629      	mov	r1, r5
 8008778:	4630      	mov	r0, r6
 800877a:	f7ff fd63 	bl	8008244 <_Balloc>
 800877e:	4602      	mov	r2, r0
 8008780:	b928      	cbnz	r0, 800878e <__mdiff+0x2e>
 8008782:	f240 2137 	movw	r1, #567	@ 0x237
 8008786:	4b3e      	ldr	r3, [pc, #248]	@ (8008880 <__mdiff+0x120>)
 8008788:	483e      	ldr	r0, [pc, #248]	@ (8008884 <__mdiff+0x124>)
 800878a:	f000 fb51 	bl	8008e30 <__assert_func>
 800878e:	2301      	movs	r3, #1
 8008790:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008794:	4610      	mov	r0, r2
 8008796:	b003      	add	sp, #12
 8008798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879c:	bfbc      	itt	lt
 800879e:	464b      	movlt	r3, r9
 80087a0:	46a1      	movlt	r9, r4
 80087a2:	4630      	mov	r0, r6
 80087a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80087a8:	bfba      	itte	lt
 80087aa:	461c      	movlt	r4, r3
 80087ac:	2501      	movlt	r5, #1
 80087ae:	2500      	movge	r5, #0
 80087b0:	f7ff fd48 	bl	8008244 <_Balloc>
 80087b4:	4602      	mov	r2, r0
 80087b6:	b918      	cbnz	r0, 80087c0 <__mdiff+0x60>
 80087b8:	f240 2145 	movw	r1, #581	@ 0x245
 80087bc:	4b30      	ldr	r3, [pc, #192]	@ (8008880 <__mdiff+0x120>)
 80087be:	e7e3      	b.n	8008788 <__mdiff+0x28>
 80087c0:	f100 0b14 	add.w	fp, r0, #20
 80087c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087c8:	f109 0310 	add.w	r3, r9, #16
 80087cc:	60c5      	str	r5, [r0, #12]
 80087ce:	f04f 0c00 	mov.w	ip, #0
 80087d2:	f109 0514 	add.w	r5, r9, #20
 80087d6:	46d9      	mov	r9, fp
 80087d8:	6926      	ldr	r6, [r4, #16]
 80087da:	f104 0e14 	add.w	lr, r4, #20
 80087de:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80087e2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80087e6:	9301      	str	r3, [sp, #4]
 80087e8:	9b01      	ldr	r3, [sp, #4]
 80087ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 80087ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 80087f2:	b281      	uxth	r1, r0
 80087f4:	9301      	str	r3, [sp, #4]
 80087f6:	fa1f f38a 	uxth.w	r3, sl
 80087fa:	1a5b      	subs	r3, r3, r1
 80087fc:	0c00      	lsrs	r0, r0, #16
 80087fe:	4463      	add	r3, ip
 8008800:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008804:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008808:	b29b      	uxth	r3, r3
 800880a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800880e:	4576      	cmp	r6, lr
 8008810:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008814:	f849 3b04 	str.w	r3, [r9], #4
 8008818:	d8e6      	bhi.n	80087e8 <__mdiff+0x88>
 800881a:	1b33      	subs	r3, r6, r4
 800881c:	3b15      	subs	r3, #21
 800881e:	f023 0303 	bic.w	r3, r3, #3
 8008822:	3415      	adds	r4, #21
 8008824:	3304      	adds	r3, #4
 8008826:	42a6      	cmp	r6, r4
 8008828:	bf38      	it	cc
 800882a:	2304      	movcc	r3, #4
 800882c:	441d      	add	r5, r3
 800882e:	445b      	add	r3, fp
 8008830:	461e      	mov	r6, r3
 8008832:	462c      	mov	r4, r5
 8008834:	4544      	cmp	r4, r8
 8008836:	d30e      	bcc.n	8008856 <__mdiff+0xf6>
 8008838:	f108 0103 	add.w	r1, r8, #3
 800883c:	1b49      	subs	r1, r1, r5
 800883e:	f021 0103 	bic.w	r1, r1, #3
 8008842:	3d03      	subs	r5, #3
 8008844:	45a8      	cmp	r8, r5
 8008846:	bf38      	it	cc
 8008848:	2100      	movcc	r1, #0
 800884a:	440b      	add	r3, r1
 800884c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008850:	b199      	cbz	r1, 800887a <__mdiff+0x11a>
 8008852:	6117      	str	r7, [r2, #16]
 8008854:	e79e      	b.n	8008794 <__mdiff+0x34>
 8008856:	46e6      	mov	lr, ip
 8008858:	f854 1b04 	ldr.w	r1, [r4], #4
 800885c:	fa1f fc81 	uxth.w	ip, r1
 8008860:	44f4      	add	ip, lr
 8008862:	0c08      	lsrs	r0, r1, #16
 8008864:	4471      	add	r1, lr
 8008866:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800886a:	b289      	uxth	r1, r1
 800886c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008870:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008874:	f846 1b04 	str.w	r1, [r6], #4
 8008878:	e7dc      	b.n	8008834 <__mdiff+0xd4>
 800887a:	3f01      	subs	r7, #1
 800887c:	e7e6      	b.n	800884c <__mdiff+0xec>
 800887e:	bf00      	nop
 8008880:	0800918e 	.word	0x0800918e
 8008884:	0800919f 	.word	0x0800919f

08008888 <__d2b>:
 8008888:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800888c:	2101      	movs	r1, #1
 800888e:	4690      	mov	r8, r2
 8008890:	4699      	mov	r9, r3
 8008892:	9e08      	ldr	r6, [sp, #32]
 8008894:	f7ff fcd6 	bl	8008244 <_Balloc>
 8008898:	4604      	mov	r4, r0
 800889a:	b930      	cbnz	r0, 80088aa <__d2b+0x22>
 800889c:	4602      	mov	r2, r0
 800889e:	f240 310f 	movw	r1, #783	@ 0x30f
 80088a2:	4b23      	ldr	r3, [pc, #140]	@ (8008930 <__d2b+0xa8>)
 80088a4:	4823      	ldr	r0, [pc, #140]	@ (8008934 <__d2b+0xac>)
 80088a6:	f000 fac3 	bl	8008e30 <__assert_func>
 80088aa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088b2:	b10d      	cbz	r5, 80088b8 <__d2b+0x30>
 80088b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088b8:	9301      	str	r3, [sp, #4]
 80088ba:	f1b8 0300 	subs.w	r3, r8, #0
 80088be:	d024      	beq.n	800890a <__d2b+0x82>
 80088c0:	4668      	mov	r0, sp
 80088c2:	9300      	str	r3, [sp, #0]
 80088c4:	f7ff fd85 	bl	80083d2 <__lo0bits>
 80088c8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088cc:	b1d8      	cbz	r0, 8008906 <__d2b+0x7e>
 80088ce:	f1c0 0320 	rsb	r3, r0, #32
 80088d2:	fa02 f303 	lsl.w	r3, r2, r3
 80088d6:	430b      	orrs	r3, r1
 80088d8:	40c2      	lsrs	r2, r0
 80088da:	6163      	str	r3, [r4, #20]
 80088dc:	9201      	str	r2, [sp, #4]
 80088de:	9b01      	ldr	r3, [sp, #4]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	bf0c      	ite	eq
 80088e4:	2201      	moveq	r2, #1
 80088e6:	2202      	movne	r2, #2
 80088e8:	61a3      	str	r3, [r4, #24]
 80088ea:	6122      	str	r2, [r4, #16]
 80088ec:	b1ad      	cbz	r5, 800891a <__d2b+0x92>
 80088ee:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80088f2:	4405      	add	r5, r0
 80088f4:	6035      	str	r5, [r6, #0]
 80088f6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80088fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088fc:	6018      	str	r0, [r3, #0]
 80088fe:	4620      	mov	r0, r4
 8008900:	b002      	add	sp, #8
 8008902:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008906:	6161      	str	r1, [r4, #20]
 8008908:	e7e9      	b.n	80088de <__d2b+0x56>
 800890a:	a801      	add	r0, sp, #4
 800890c:	f7ff fd61 	bl	80083d2 <__lo0bits>
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	6163      	str	r3, [r4, #20]
 8008916:	3020      	adds	r0, #32
 8008918:	e7e7      	b.n	80088ea <__d2b+0x62>
 800891a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800891e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008922:	6030      	str	r0, [r6, #0]
 8008924:	6918      	ldr	r0, [r3, #16]
 8008926:	f7ff fd35 	bl	8008394 <__hi0bits>
 800892a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800892e:	e7e4      	b.n	80088fa <__d2b+0x72>
 8008930:	0800918e 	.word	0x0800918e
 8008934:	0800919f 	.word	0x0800919f

08008938 <__sfputc_r>:
 8008938:	6893      	ldr	r3, [r2, #8]
 800893a:	b410      	push	{r4}
 800893c:	3b01      	subs	r3, #1
 800893e:	2b00      	cmp	r3, #0
 8008940:	6093      	str	r3, [r2, #8]
 8008942:	da07      	bge.n	8008954 <__sfputc_r+0x1c>
 8008944:	6994      	ldr	r4, [r2, #24]
 8008946:	42a3      	cmp	r3, r4
 8008948:	db01      	blt.n	800894e <__sfputc_r+0x16>
 800894a:	290a      	cmp	r1, #10
 800894c:	d102      	bne.n	8008954 <__sfputc_r+0x1c>
 800894e:	bc10      	pop	{r4}
 8008950:	f7fe bb8d 	b.w	800706e <__swbuf_r>
 8008954:	6813      	ldr	r3, [r2, #0]
 8008956:	1c58      	adds	r0, r3, #1
 8008958:	6010      	str	r0, [r2, #0]
 800895a:	7019      	strb	r1, [r3, #0]
 800895c:	4608      	mov	r0, r1
 800895e:	bc10      	pop	{r4}
 8008960:	4770      	bx	lr

08008962 <__sfputs_r>:
 8008962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008964:	4606      	mov	r6, r0
 8008966:	460f      	mov	r7, r1
 8008968:	4614      	mov	r4, r2
 800896a:	18d5      	adds	r5, r2, r3
 800896c:	42ac      	cmp	r4, r5
 800896e:	d101      	bne.n	8008974 <__sfputs_r+0x12>
 8008970:	2000      	movs	r0, #0
 8008972:	e007      	b.n	8008984 <__sfputs_r+0x22>
 8008974:	463a      	mov	r2, r7
 8008976:	4630      	mov	r0, r6
 8008978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800897c:	f7ff ffdc 	bl	8008938 <__sfputc_r>
 8008980:	1c43      	adds	r3, r0, #1
 8008982:	d1f3      	bne.n	800896c <__sfputs_r+0xa>
 8008984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008988 <_vfiprintf_r>:
 8008988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800898c:	460d      	mov	r5, r1
 800898e:	4614      	mov	r4, r2
 8008990:	4698      	mov	r8, r3
 8008992:	4606      	mov	r6, r0
 8008994:	b09d      	sub	sp, #116	@ 0x74
 8008996:	b118      	cbz	r0, 80089a0 <_vfiprintf_r+0x18>
 8008998:	6a03      	ldr	r3, [r0, #32]
 800899a:	b90b      	cbnz	r3, 80089a0 <_vfiprintf_r+0x18>
 800899c:	f7fe f9ca 	bl	8006d34 <__sinit>
 80089a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089a2:	07d9      	lsls	r1, r3, #31
 80089a4:	d405      	bmi.n	80089b2 <_vfiprintf_r+0x2a>
 80089a6:	89ab      	ldrh	r3, [r5, #12]
 80089a8:	059a      	lsls	r2, r3, #22
 80089aa:	d402      	bmi.n	80089b2 <_vfiprintf_r+0x2a>
 80089ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089ae:	f7fe fcce 	bl	800734e <__retarget_lock_acquire_recursive>
 80089b2:	89ab      	ldrh	r3, [r5, #12]
 80089b4:	071b      	lsls	r3, r3, #28
 80089b6:	d501      	bpl.n	80089bc <_vfiprintf_r+0x34>
 80089b8:	692b      	ldr	r3, [r5, #16]
 80089ba:	b99b      	cbnz	r3, 80089e4 <_vfiprintf_r+0x5c>
 80089bc:	4629      	mov	r1, r5
 80089be:	4630      	mov	r0, r6
 80089c0:	f7fe fb94 	bl	80070ec <__swsetup_r>
 80089c4:	b170      	cbz	r0, 80089e4 <_vfiprintf_r+0x5c>
 80089c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089c8:	07dc      	lsls	r4, r3, #31
 80089ca:	d504      	bpl.n	80089d6 <_vfiprintf_r+0x4e>
 80089cc:	f04f 30ff 	mov.w	r0, #4294967295
 80089d0:	b01d      	add	sp, #116	@ 0x74
 80089d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d6:	89ab      	ldrh	r3, [r5, #12]
 80089d8:	0598      	lsls	r0, r3, #22
 80089da:	d4f7      	bmi.n	80089cc <_vfiprintf_r+0x44>
 80089dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089de:	f7fe fcb7 	bl	8007350 <__retarget_lock_release_recursive>
 80089e2:	e7f3      	b.n	80089cc <_vfiprintf_r+0x44>
 80089e4:	2300      	movs	r3, #0
 80089e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80089e8:	2320      	movs	r3, #32
 80089ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089ee:	2330      	movs	r3, #48	@ 0x30
 80089f0:	f04f 0901 	mov.w	r9, #1
 80089f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80089f8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008ba4 <_vfiprintf_r+0x21c>
 80089fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a00:	4623      	mov	r3, r4
 8008a02:	469a      	mov	sl, r3
 8008a04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a08:	b10a      	cbz	r2, 8008a0e <_vfiprintf_r+0x86>
 8008a0a:	2a25      	cmp	r2, #37	@ 0x25
 8008a0c:	d1f9      	bne.n	8008a02 <_vfiprintf_r+0x7a>
 8008a0e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a12:	d00b      	beq.n	8008a2c <_vfiprintf_r+0xa4>
 8008a14:	465b      	mov	r3, fp
 8008a16:	4622      	mov	r2, r4
 8008a18:	4629      	mov	r1, r5
 8008a1a:	4630      	mov	r0, r6
 8008a1c:	f7ff ffa1 	bl	8008962 <__sfputs_r>
 8008a20:	3001      	adds	r0, #1
 8008a22:	f000 80a7 	beq.w	8008b74 <_vfiprintf_r+0x1ec>
 8008a26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a28:	445a      	add	r2, fp
 8008a2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	f000 809f 	beq.w	8008b74 <_vfiprintf_r+0x1ec>
 8008a36:	2300      	movs	r3, #0
 8008a38:	f04f 32ff 	mov.w	r2, #4294967295
 8008a3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a40:	f10a 0a01 	add.w	sl, sl, #1
 8008a44:	9304      	str	r3, [sp, #16]
 8008a46:	9307      	str	r3, [sp, #28]
 8008a48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a4e:	4654      	mov	r4, sl
 8008a50:	2205      	movs	r2, #5
 8008a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a56:	4853      	ldr	r0, [pc, #332]	@ (8008ba4 <_vfiprintf_r+0x21c>)
 8008a58:	f7fe fc7b 	bl	8007352 <memchr>
 8008a5c:	9a04      	ldr	r2, [sp, #16]
 8008a5e:	b9d8      	cbnz	r0, 8008a98 <_vfiprintf_r+0x110>
 8008a60:	06d1      	lsls	r1, r2, #27
 8008a62:	bf44      	itt	mi
 8008a64:	2320      	movmi	r3, #32
 8008a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a6a:	0713      	lsls	r3, r2, #28
 8008a6c:	bf44      	itt	mi
 8008a6e:	232b      	movmi	r3, #43	@ 0x2b
 8008a70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a74:	f89a 3000 	ldrb.w	r3, [sl]
 8008a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a7a:	d015      	beq.n	8008aa8 <_vfiprintf_r+0x120>
 8008a7c:	4654      	mov	r4, sl
 8008a7e:	2000      	movs	r0, #0
 8008a80:	f04f 0c0a 	mov.w	ip, #10
 8008a84:	9a07      	ldr	r2, [sp, #28]
 8008a86:	4621      	mov	r1, r4
 8008a88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a8c:	3b30      	subs	r3, #48	@ 0x30
 8008a8e:	2b09      	cmp	r3, #9
 8008a90:	d94b      	bls.n	8008b2a <_vfiprintf_r+0x1a2>
 8008a92:	b1b0      	cbz	r0, 8008ac2 <_vfiprintf_r+0x13a>
 8008a94:	9207      	str	r2, [sp, #28]
 8008a96:	e014      	b.n	8008ac2 <_vfiprintf_r+0x13a>
 8008a98:	eba0 0308 	sub.w	r3, r0, r8
 8008a9c:	fa09 f303 	lsl.w	r3, r9, r3
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	46a2      	mov	sl, r4
 8008aa4:	9304      	str	r3, [sp, #16]
 8008aa6:	e7d2      	b.n	8008a4e <_vfiprintf_r+0xc6>
 8008aa8:	9b03      	ldr	r3, [sp, #12]
 8008aaa:	1d19      	adds	r1, r3, #4
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	9103      	str	r1, [sp, #12]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	bfbb      	ittet	lt
 8008ab4:	425b      	neglt	r3, r3
 8008ab6:	f042 0202 	orrlt.w	r2, r2, #2
 8008aba:	9307      	strge	r3, [sp, #28]
 8008abc:	9307      	strlt	r3, [sp, #28]
 8008abe:	bfb8      	it	lt
 8008ac0:	9204      	strlt	r2, [sp, #16]
 8008ac2:	7823      	ldrb	r3, [r4, #0]
 8008ac4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ac6:	d10a      	bne.n	8008ade <_vfiprintf_r+0x156>
 8008ac8:	7863      	ldrb	r3, [r4, #1]
 8008aca:	2b2a      	cmp	r3, #42	@ 0x2a
 8008acc:	d132      	bne.n	8008b34 <_vfiprintf_r+0x1ac>
 8008ace:	9b03      	ldr	r3, [sp, #12]
 8008ad0:	3402      	adds	r4, #2
 8008ad2:	1d1a      	adds	r2, r3, #4
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	9203      	str	r2, [sp, #12]
 8008ad8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008adc:	9305      	str	r3, [sp, #20]
 8008ade:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008ba8 <_vfiprintf_r+0x220>
 8008ae2:	2203      	movs	r2, #3
 8008ae4:	4650      	mov	r0, sl
 8008ae6:	7821      	ldrb	r1, [r4, #0]
 8008ae8:	f7fe fc33 	bl	8007352 <memchr>
 8008aec:	b138      	cbz	r0, 8008afe <_vfiprintf_r+0x176>
 8008aee:	2240      	movs	r2, #64	@ 0x40
 8008af0:	9b04      	ldr	r3, [sp, #16]
 8008af2:	eba0 000a 	sub.w	r0, r0, sl
 8008af6:	4082      	lsls	r2, r0
 8008af8:	4313      	orrs	r3, r2
 8008afa:	3401      	adds	r4, #1
 8008afc:	9304      	str	r3, [sp, #16]
 8008afe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b02:	2206      	movs	r2, #6
 8008b04:	4829      	ldr	r0, [pc, #164]	@ (8008bac <_vfiprintf_r+0x224>)
 8008b06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b0a:	f7fe fc22 	bl	8007352 <memchr>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	d03f      	beq.n	8008b92 <_vfiprintf_r+0x20a>
 8008b12:	4b27      	ldr	r3, [pc, #156]	@ (8008bb0 <_vfiprintf_r+0x228>)
 8008b14:	bb1b      	cbnz	r3, 8008b5e <_vfiprintf_r+0x1d6>
 8008b16:	9b03      	ldr	r3, [sp, #12]
 8008b18:	3307      	adds	r3, #7
 8008b1a:	f023 0307 	bic.w	r3, r3, #7
 8008b1e:	3308      	adds	r3, #8
 8008b20:	9303      	str	r3, [sp, #12]
 8008b22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b24:	443b      	add	r3, r7
 8008b26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b28:	e76a      	b.n	8008a00 <_vfiprintf_r+0x78>
 8008b2a:	460c      	mov	r4, r1
 8008b2c:	2001      	movs	r0, #1
 8008b2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b32:	e7a8      	b.n	8008a86 <_vfiprintf_r+0xfe>
 8008b34:	2300      	movs	r3, #0
 8008b36:	f04f 0c0a 	mov.w	ip, #10
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	3401      	adds	r4, #1
 8008b3e:	9305      	str	r3, [sp, #20]
 8008b40:	4620      	mov	r0, r4
 8008b42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b46:	3a30      	subs	r2, #48	@ 0x30
 8008b48:	2a09      	cmp	r2, #9
 8008b4a:	d903      	bls.n	8008b54 <_vfiprintf_r+0x1cc>
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d0c6      	beq.n	8008ade <_vfiprintf_r+0x156>
 8008b50:	9105      	str	r1, [sp, #20]
 8008b52:	e7c4      	b.n	8008ade <_vfiprintf_r+0x156>
 8008b54:	4604      	mov	r4, r0
 8008b56:	2301      	movs	r3, #1
 8008b58:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b5c:	e7f0      	b.n	8008b40 <_vfiprintf_r+0x1b8>
 8008b5e:	ab03      	add	r3, sp, #12
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	462a      	mov	r2, r5
 8008b64:	4630      	mov	r0, r6
 8008b66:	4b13      	ldr	r3, [pc, #76]	@ (8008bb4 <_vfiprintf_r+0x22c>)
 8008b68:	a904      	add	r1, sp, #16
 8008b6a:	f7fd fc9b 	bl	80064a4 <_printf_float>
 8008b6e:	4607      	mov	r7, r0
 8008b70:	1c78      	adds	r0, r7, #1
 8008b72:	d1d6      	bne.n	8008b22 <_vfiprintf_r+0x19a>
 8008b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b76:	07d9      	lsls	r1, r3, #31
 8008b78:	d405      	bmi.n	8008b86 <_vfiprintf_r+0x1fe>
 8008b7a:	89ab      	ldrh	r3, [r5, #12]
 8008b7c:	059a      	lsls	r2, r3, #22
 8008b7e:	d402      	bmi.n	8008b86 <_vfiprintf_r+0x1fe>
 8008b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b82:	f7fe fbe5 	bl	8007350 <__retarget_lock_release_recursive>
 8008b86:	89ab      	ldrh	r3, [r5, #12]
 8008b88:	065b      	lsls	r3, r3, #25
 8008b8a:	f53f af1f 	bmi.w	80089cc <_vfiprintf_r+0x44>
 8008b8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b90:	e71e      	b.n	80089d0 <_vfiprintf_r+0x48>
 8008b92:	ab03      	add	r3, sp, #12
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	462a      	mov	r2, r5
 8008b98:	4630      	mov	r0, r6
 8008b9a:	4b06      	ldr	r3, [pc, #24]	@ (8008bb4 <_vfiprintf_r+0x22c>)
 8008b9c:	a904      	add	r1, sp, #16
 8008b9e:	f7fd ff1f 	bl	80069e0 <_printf_i>
 8008ba2:	e7e4      	b.n	8008b6e <_vfiprintf_r+0x1e6>
 8008ba4:	080091f8 	.word	0x080091f8
 8008ba8:	080091fe 	.word	0x080091fe
 8008bac:	08009202 	.word	0x08009202
 8008bb0:	080064a5 	.word	0x080064a5
 8008bb4:	08008963 	.word	0x08008963

08008bb8 <__sflush_r>:
 8008bb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bbe:	0716      	lsls	r6, r2, #28
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	d454      	bmi.n	8008c70 <__sflush_r+0xb8>
 8008bc6:	684b      	ldr	r3, [r1, #4]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	dc02      	bgt.n	8008bd2 <__sflush_r+0x1a>
 8008bcc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	dd48      	ble.n	8008c64 <__sflush_r+0xac>
 8008bd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bd4:	2e00      	cmp	r6, #0
 8008bd6:	d045      	beq.n	8008c64 <__sflush_r+0xac>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008bde:	682f      	ldr	r7, [r5, #0]
 8008be0:	6a21      	ldr	r1, [r4, #32]
 8008be2:	602b      	str	r3, [r5, #0]
 8008be4:	d030      	beq.n	8008c48 <__sflush_r+0x90>
 8008be6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008be8:	89a3      	ldrh	r3, [r4, #12]
 8008bea:	0759      	lsls	r1, r3, #29
 8008bec:	d505      	bpl.n	8008bfa <__sflush_r+0x42>
 8008bee:	6863      	ldr	r3, [r4, #4]
 8008bf0:	1ad2      	subs	r2, r2, r3
 8008bf2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008bf4:	b10b      	cbz	r3, 8008bfa <__sflush_r+0x42>
 8008bf6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008bf8:	1ad2      	subs	r2, r2, r3
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c00:	6a21      	ldr	r1, [r4, #32]
 8008c02:	47b0      	blx	r6
 8008c04:	1c43      	adds	r3, r0, #1
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	d106      	bne.n	8008c18 <__sflush_r+0x60>
 8008c0a:	6829      	ldr	r1, [r5, #0]
 8008c0c:	291d      	cmp	r1, #29
 8008c0e:	d82b      	bhi.n	8008c68 <__sflush_r+0xb0>
 8008c10:	4a28      	ldr	r2, [pc, #160]	@ (8008cb4 <__sflush_r+0xfc>)
 8008c12:	40ca      	lsrs	r2, r1
 8008c14:	07d6      	lsls	r6, r2, #31
 8008c16:	d527      	bpl.n	8008c68 <__sflush_r+0xb0>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	6062      	str	r2, [r4, #4]
 8008c1c:	6922      	ldr	r2, [r4, #16]
 8008c1e:	04d9      	lsls	r1, r3, #19
 8008c20:	6022      	str	r2, [r4, #0]
 8008c22:	d504      	bpl.n	8008c2e <__sflush_r+0x76>
 8008c24:	1c42      	adds	r2, r0, #1
 8008c26:	d101      	bne.n	8008c2c <__sflush_r+0x74>
 8008c28:	682b      	ldr	r3, [r5, #0]
 8008c2a:	b903      	cbnz	r3, 8008c2e <__sflush_r+0x76>
 8008c2c:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c2e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c30:	602f      	str	r7, [r5, #0]
 8008c32:	b1b9      	cbz	r1, 8008c64 <__sflush_r+0xac>
 8008c34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d002      	beq.n	8008c42 <__sflush_r+0x8a>
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	f7ff fa03 	bl	8008048 <_free_r>
 8008c42:	2300      	movs	r3, #0
 8008c44:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c46:	e00d      	b.n	8008c64 <__sflush_r+0xac>
 8008c48:	2301      	movs	r3, #1
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	47b0      	blx	r6
 8008c4e:	4602      	mov	r2, r0
 8008c50:	1c50      	adds	r0, r2, #1
 8008c52:	d1c9      	bne.n	8008be8 <__sflush_r+0x30>
 8008c54:	682b      	ldr	r3, [r5, #0]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d0c6      	beq.n	8008be8 <__sflush_r+0x30>
 8008c5a:	2b1d      	cmp	r3, #29
 8008c5c:	d001      	beq.n	8008c62 <__sflush_r+0xaa>
 8008c5e:	2b16      	cmp	r3, #22
 8008c60:	d11d      	bne.n	8008c9e <__sflush_r+0xe6>
 8008c62:	602f      	str	r7, [r5, #0]
 8008c64:	2000      	movs	r0, #0
 8008c66:	e021      	b.n	8008cac <__sflush_r+0xf4>
 8008c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c6c:	b21b      	sxth	r3, r3
 8008c6e:	e01a      	b.n	8008ca6 <__sflush_r+0xee>
 8008c70:	690f      	ldr	r7, [r1, #16]
 8008c72:	2f00      	cmp	r7, #0
 8008c74:	d0f6      	beq.n	8008c64 <__sflush_r+0xac>
 8008c76:	0793      	lsls	r3, r2, #30
 8008c78:	bf18      	it	ne
 8008c7a:	2300      	movne	r3, #0
 8008c7c:	680e      	ldr	r6, [r1, #0]
 8008c7e:	bf08      	it	eq
 8008c80:	694b      	ldreq	r3, [r1, #20]
 8008c82:	1bf6      	subs	r6, r6, r7
 8008c84:	600f      	str	r7, [r1, #0]
 8008c86:	608b      	str	r3, [r1, #8]
 8008c88:	2e00      	cmp	r6, #0
 8008c8a:	ddeb      	ble.n	8008c64 <__sflush_r+0xac>
 8008c8c:	4633      	mov	r3, r6
 8008c8e:	463a      	mov	r2, r7
 8008c90:	4628      	mov	r0, r5
 8008c92:	6a21      	ldr	r1, [r4, #32]
 8008c94:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008c98:	47e0      	blx	ip
 8008c9a:	2800      	cmp	r0, #0
 8008c9c:	dc07      	bgt.n	8008cae <__sflush_r+0xf6>
 8008c9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8008caa:	81a3      	strh	r3, [r4, #12]
 8008cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cae:	4407      	add	r7, r0
 8008cb0:	1a36      	subs	r6, r6, r0
 8008cb2:	e7e9      	b.n	8008c88 <__sflush_r+0xd0>
 8008cb4:	20400001 	.word	0x20400001

08008cb8 <_fflush_r>:
 8008cb8:	b538      	push	{r3, r4, r5, lr}
 8008cba:	690b      	ldr	r3, [r1, #16]
 8008cbc:	4605      	mov	r5, r0
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	b913      	cbnz	r3, 8008cc8 <_fflush_r+0x10>
 8008cc2:	2500      	movs	r5, #0
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	bd38      	pop	{r3, r4, r5, pc}
 8008cc8:	b118      	cbz	r0, 8008cd2 <_fflush_r+0x1a>
 8008cca:	6a03      	ldr	r3, [r0, #32]
 8008ccc:	b90b      	cbnz	r3, 8008cd2 <_fflush_r+0x1a>
 8008cce:	f7fe f831 	bl	8006d34 <__sinit>
 8008cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d0f3      	beq.n	8008cc2 <_fflush_r+0xa>
 8008cda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cdc:	07d0      	lsls	r0, r2, #31
 8008cde:	d404      	bmi.n	8008cea <_fflush_r+0x32>
 8008ce0:	0599      	lsls	r1, r3, #22
 8008ce2:	d402      	bmi.n	8008cea <_fflush_r+0x32>
 8008ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ce6:	f7fe fb32 	bl	800734e <__retarget_lock_acquire_recursive>
 8008cea:	4628      	mov	r0, r5
 8008cec:	4621      	mov	r1, r4
 8008cee:	f7ff ff63 	bl	8008bb8 <__sflush_r>
 8008cf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	07da      	lsls	r2, r3, #31
 8008cf8:	d4e4      	bmi.n	8008cc4 <_fflush_r+0xc>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	059b      	lsls	r3, r3, #22
 8008cfe:	d4e1      	bmi.n	8008cc4 <_fflush_r+0xc>
 8008d00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d02:	f7fe fb25 	bl	8007350 <__retarget_lock_release_recursive>
 8008d06:	e7dd      	b.n	8008cc4 <_fflush_r+0xc>

08008d08 <__swhatbuf_r>:
 8008d08:	b570      	push	{r4, r5, r6, lr}
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d10:	4615      	mov	r5, r2
 8008d12:	2900      	cmp	r1, #0
 8008d14:	461e      	mov	r6, r3
 8008d16:	b096      	sub	sp, #88	@ 0x58
 8008d18:	da0c      	bge.n	8008d34 <__swhatbuf_r+0x2c>
 8008d1a:	89a3      	ldrh	r3, [r4, #12]
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d22:	bf14      	ite	ne
 8008d24:	2340      	movne	r3, #64	@ 0x40
 8008d26:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	6031      	str	r1, [r6, #0]
 8008d2e:	602b      	str	r3, [r5, #0]
 8008d30:	b016      	add	sp, #88	@ 0x58
 8008d32:	bd70      	pop	{r4, r5, r6, pc}
 8008d34:	466a      	mov	r2, sp
 8008d36:	f000 f849 	bl	8008dcc <_fstat_r>
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	dbed      	blt.n	8008d1a <__swhatbuf_r+0x12>
 8008d3e:	9901      	ldr	r1, [sp, #4]
 8008d40:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d44:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d48:	4259      	negs	r1, r3
 8008d4a:	4159      	adcs	r1, r3
 8008d4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d50:	e7eb      	b.n	8008d2a <__swhatbuf_r+0x22>

08008d52 <__smakebuf_r>:
 8008d52:	898b      	ldrh	r3, [r1, #12]
 8008d54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d56:	079d      	lsls	r5, r3, #30
 8008d58:	4606      	mov	r6, r0
 8008d5a:	460c      	mov	r4, r1
 8008d5c:	d507      	bpl.n	8008d6e <__smakebuf_r+0x1c>
 8008d5e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d62:	6023      	str	r3, [r4, #0]
 8008d64:	6123      	str	r3, [r4, #16]
 8008d66:	2301      	movs	r3, #1
 8008d68:	6163      	str	r3, [r4, #20]
 8008d6a:	b003      	add	sp, #12
 8008d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d6e:	466a      	mov	r2, sp
 8008d70:	ab01      	add	r3, sp, #4
 8008d72:	f7ff ffc9 	bl	8008d08 <__swhatbuf_r>
 8008d76:	9f00      	ldr	r7, [sp, #0]
 8008d78:	4605      	mov	r5, r0
 8008d7a:	4639      	mov	r1, r7
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	f7ff f9d5 	bl	800812c <_malloc_r>
 8008d82:	b948      	cbnz	r0, 8008d98 <__smakebuf_r+0x46>
 8008d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d88:	059a      	lsls	r2, r3, #22
 8008d8a:	d4ee      	bmi.n	8008d6a <__smakebuf_r+0x18>
 8008d8c:	f023 0303 	bic.w	r3, r3, #3
 8008d90:	f043 0302 	orr.w	r3, r3, #2
 8008d94:	81a3      	strh	r3, [r4, #12]
 8008d96:	e7e2      	b.n	8008d5e <__smakebuf_r+0xc>
 8008d98:	89a3      	ldrh	r3, [r4, #12]
 8008d9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008da2:	81a3      	strh	r3, [r4, #12]
 8008da4:	9b01      	ldr	r3, [sp, #4]
 8008da6:	6020      	str	r0, [r4, #0]
 8008da8:	b15b      	cbz	r3, 8008dc2 <__smakebuf_r+0x70>
 8008daa:	4630      	mov	r0, r6
 8008dac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008db0:	f000 f81e 	bl	8008df0 <_isatty_r>
 8008db4:	b128      	cbz	r0, 8008dc2 <__smakebuf_r+0x70>
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	f023 0303 	bic.w	r3, r3, #3
 8008dbc:	f043 0301 	orr.w	r3, r3, #1
 8008dc0:	81a3      	strh	r3, [r4, #12]
 8008dc2:	89a3      	ldrh	r3, [r4, #12]
 8008dc4:	431d      	orrs	r5, r3
 8008dc6:	81a5      	strh	r5, [r4, #12]
 8008dc8:	e7cf      	b.n	8008d6a <__smakebuf_r+0x18>
	...

08008dcc <_fstat_r>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	2300      	movs	r3, #0
 8008dd0:	4d06      	ldr	r5, [pc, #24]	@ (8008dec <_fstat_r+0x20>)
 8008dd2:	4604      	mov	r4, r0
 8008dd4:	4608      	mov	r0, r1
 8008dd6:	4611      	mov	r1, r2
 8008dd8:	602b      	str	r3, [r5, #0]
 8008dda:	f7f8 fbe3 	bl	80015a4 <_fstat>
 8008dde:	1c43      	adds	r3, r0, #1
 8008de0:	d102      	bne.n	8008de8 <_fstat_r+0x1c>
 8008de2:	682b      	ldr	r3, [r5, #0]
 8008de4:	b103      	cbz	r3, 8008de8 <_fstat_r+0x1c>
 8008de6:	6023      	str	r3, [r4, #0]
 8008de8:	bd38      	pop	{r3, r4, r5, pc}
 8008dea:	bf00      	nop
 8008dec:	20002890 	.word	0x20002890

08008df0 <_isatty_r>:
 8008df0:	b538      	push	{r3, r4, r5, lr}
 8008df2:	2300      	movs	r3, #0
 8008df4:	4d05      	ldr	r5, [pc, #20]	@ (8008e0c <_isatty_r+0x1c>)
 8008df6:	4604      	mov	r4, r0
 8008df8:	4608      	mov	r0, r1
 8008dfa:	602b      	str	r3, [r5, #0]
 8008dfc:	f7f8 fbe1 	bl	80015c2 <_isatty>
 8008e00:	1c43      	adds	r3, r0, #1
 8008e02:	d102      	bne.n	8008e0a <_isatty_r+0x1a>
 8008e04:	682b      	ldr	r3, [r5, #0]
 8008e06:	b103      	cbz	r3, 8008e0a <_isatty_r+0x1a>
 8008e08:	6023      	str	r3, [r4, #0]
 8008e0a:	bd38      	pop	{r3, r4, r5, pc}
 8008e0c:	20002890 	.word	0x20002890

08008e10 <_sbrk_r>:
 8008e10:	b538      	push	{r3, r4, r5, lr}
 8008e12:	2300      	movs	r3, #0
 8008e14:	4d05      	ldr	r5, [pc, #20]	@ (8008e2c <_sbrk_r+0x1c>)
 8008e16:	4604      	mov	r4, r0
 8008e18:	4608      	mov	r0, r1
 8008e1a:	602b      	str	r3, [r5, #0]
 8008e1c:	f7f8 fbe8 	bl	80015f0 <_sbrk>
 8008e20:	1c43      	adds	r3, r0, #1
 8008e22:	d102      	bne.n	8008e2a <_sbrk_r+0x1a>
 8008e24:	682b      	ldr	r3, [r5, #0]
 8008e26:	b103      	cbz	r3, 8008e2a <_sbrk_r+0x1a>
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	bd38      	pop	{r3, r4, r5, pc}
 8008e2c:	20002890 	.word	0x20002890

08008e30 <__assert_func>:
 8008e30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e32:	4614      	mov	r4, r2
 8008e34:	461a      	mov	r2, r3
 8008e36:	4b09      	ldr	r3, [pc, #36]	@ (8008e5c <__assert_func+0x2c>)
 8008e38:	4605      	mov	r5, r0
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68d8      	ldr	r0, [r3, #12]
 8008e3e:	b14c      	cbz	r4, 8008e54 <__assert_func+0x24>
 8008e40:	4b07      	ldr	r3, [pc, #28]	@ (8008e60 <__assert_func+0x30>)
 8008e42:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e46:	9100      	str	r1, [sp, #0]
 8008e48:	462b      	mov	r3, r5
 8008e4a:	4906      	ldr	r1, [pc, #24]	@ (8008e64 <__assert_func+0x34>)
 8008e4c:	f000 f842 	bl	8008ed4 <fiprintf>
 8008e50:	f000 f852 	bl	8008ef8 <abort>
 8008e54:	4b04      	ldr	r3, [pc, #16]	@ (8008e68 <__assert_func+0x38>)
 8008e56:	461c      	mov	r4, r3
 8008e58:	e7f3      	b.n	8008e42 <__assert_func+0x12>
 8008e5a:	bf00      	nop
 8008e5c:	20000024 	.word	0x20000024
 8008e60:	08009213 	.word	0x08009213
 8008e64:	08009220 	.word	0x08009220
 8008e68:	0800924e 	.word	0x0800924e

08008e6c <_calloc_r>:
 8008e6c:	b570      	push	{r4, r5, r6, lr}
 8008e6e:	fba1 5402 	umull	r5, r4, r1, r2
 8008e72:	b934      	cbnz	r4, 8008e82 <_calloc_r+0x16>
 8008e74:	4629      	mov	r1, r5
 8008e76:	f7ff f959 	bl	800812c <_malloc_r>
 8008e7a:	4606      	mov	r6, r0
 8008e7c:	b928      	cbnz	r0, 8008e8a <_calloc_r+0x1e>
 8008e7e:	4630      	mov	r0, r6
 8008e80:	bd70      	pop	{r4, r5, r6, pc}
 8008e82:	220c      	movs	r2, #12
 8008e84:	2600      	movs	r6, #0
 8008e86:	6002      	str	r2, [r0, #0]
 8008e88:	e7f9      	b.n	8008e7e <_calloc_r+0x12>
 8008e8a:	462a      	mov	r2, r5
 8008e8c:	4621      	mov	r1, r4
 8008e8e:	f7fe f983 	bl	8007198 <memset>
 8008e92:	e7f4      	b.n	8008e7e <_calloc_r+0x12>

08008e94 <__ascii_mbtowc>:
 8008e94:	b082      	sub	sp, #8
 8008e96:	b901      	cbnz	r1, 8008e9a <__ascii_mbtowc+0x6>
 8008e98:	a901      	add	r1, sp, #4
 8008e9a:	b142      	cbz	r2, 8008eae <__ascii_mbtowc+0x1a>
 8008e9c:	b14b      	cbz	r3, 8008eb2 <__ascii_mbtowc+0x1e>
 8008e9e:	7813      	ldrb	r3, [r2, #0]
 8008ea0:	600b      	str	r3, [r1, #0]
 8008ea2:	7812      	ldrb	r2, [r2, #0]
 8008ea4:	1e10      	subs	r0, r2, #0
 8008ea6:	bf18      	it	ne
 8008ea8:	2001      	movne	r0, #1
 8008eaa:	b002      	add	sp, #8
 8008eac:	4770      	bx	lr
 8008eae:	4610      	mov	r0, r2
 8008eb0:	e7fb      	b.n	8008eaa <__ascii_mbtowc+0x16>
 8008eb2:	f06f 0001 	mvn.w	r0, #1
 8008eb6:	e7f8      	b.n	8008eaa <__ascii_mbtowc+0x16>

08008eb8 <__ascii_wctomb>:
 8008eb8:	4603      	mov	r3, r0
 8008eba:	4608      	mov	r0, r1
 8008ebc:	b141      	cbz	r1, 8008ed0 <__ascii_wctomb+0x18>
 8008ebe:	2aff      	cmp	r2, #255	@ 0xff
 8008ec0:	d904      	bls.n	8008ecc <__ascii_wctomb+0x14>
 8008ec2:	228a      	movs	r2, #138	@ 0x8a
 8008ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec8:	601a      	str	r2, [r3, #0]
 8008eca:	4770      	bx	lr
 8008ecc:	2001      	movs	r0, #1
 8008ece:	700a      	strb	r2, [r1, #0]
 8008ed0:	4770      	bx	lr
	...

08008ed4 <fiprintf>:
 8008ed4:	b40e      	push	{r1, r2, r3}
 8008ed6:	b503      	push	{r0, r1, lr}
 8008ed8:	4601      	mov	r1, r0
 8008eda:	ab03      	add	r3, sp, #12
 8008edc:	4805      	ldr	r0, [pc, #20]	@ (8008ef4 <fiprintf+0x20>)
 8008ede:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ee2:	6800      	ldr	r0, [r0, #0]
 8008ee4:	9301      	str	r3, [sp, #4]
 8008ee6:	f7ff fd4f 	bl	8008988 <_vfiprintf_r>
 8008eea:	b002      	add	sp, #8
 8008eec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ef0:	b003      	add	sp, #12
 8008ef2:	4770      	bx	lr
 8008ef4:	20000024 	.word	0x20000024

08008ef8 <abort>:
 8008ef8:	2006      	movs	r0, #6
 8008efa:	b508      	push	{r3, lr}
 8008efc:	f000 f82c 	bl	8008f58 <raise>
 8008f00:	2001      	movs	r0, #1
 8008f02:	f7f8 fb1c 	bl	800153e <_exit>

08008f06 <_raise_r>:
 8008f06:	291f      	cmp	r1, #31
 8008f08:	b538      	push	{r3, r4, r5, lr}
 8008f0a:	4605      	mov	r5, r0
 8008f0c:	460c      	mov	r4, r1
 8008f0e:	d904      	bls.n	8008f1a <_raise_r+0x14>
 8008f10:	2316      	movs	r3, #22
 8008f12:	6003      	str	r3, [r0, #0]
 8008f14:	f04f 30ff 	mov.w	r0, #4294967295
 8008f18:	bd38      	pop	{r3, r4, r5, pc}
 8008f1a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f1c:	b112      	cbz	r2, 8008f24 <_raise_r+0x1e>
 8008f1e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f22:	b94b      	cbnz	r3, 8008f38 <_raise_r+0x32>
 8008f24:	4628      	mov	r0, r5
 8008f26:	f000 f831 	bl	8008f8c <_getpid_r>
 8008f2a:	4622      	mov	r2, r4
 8008f2c:	4601      	mov	r1, r0
 8008f2e:	4628      	mov	r0, r5
 8008f30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f34:	f000 b818 	b.w	8008f68 <_kill_r>
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d00a      	beq.n	8008f52 <_raise_r+0x4c>
 8008f3c:	1c59      	adds	r1, r3, #1
 8008f3e:	d103      	bne.n	8008f48 <_raise_r+0x42>
 8008f40:	2316      	movs	r3, #22
 8008f42:	6003      	str	r3, [r0, #0]
 8008f44:	2001      	movs	r0, #1
 8008f46:	e7e7      	b.n	8008f18 <_raise_r+0x12>
 8008f48:	2100      	movs	r1, #0
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f50:	4798      	blx	r3
 8008f52:	2000      	movs	r0, #0
 8008f54:	e7e0      	b.n	8008f18 <_raise_r+0x12>
	...

08008f58 <raise>:
 8008f58:	4b02      	ldr	r3, [pc, #8]	@ (8008f64 <raise+0xc>)
 8008f5a:	4601      	mov	r1, r0
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	f7ff bfd2 	b.w	8008f06 <_raise_r>
 8008f62:	bf00      	nop
 8008f64:	20000024 	.word	0x20000024

08008f68 <_kill_r>:
 8008f68:	b538      	push	{r3, r4, r5, lr}
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	4d06      	ldr	r5, [pc, #24]	@ (8008f88 <_kill_r+0x20>)
 8008f6e:	4604      	mov	r4, r0
 8008f70:	4608      	mov	r0, r1
 8008f72:	4611      	mov	r1, r2
 8008f74:	602b      	str	r3, [r5, #0]
 8008f76:	f7f8 fad2 	bl	800151e <_kill>
 8008f7a:	1c43      	adds	r3, r0, #1
 8008f7c:	d102      	bne.n	8008f84 <_kill_r+0x1c>
 8008f7e:	682b      	ldr	r3, [r5, #0]
 8008f80:	b103      	cbz	r3, 8008f84 <_kill_r+0x1c>
 8008f82:	6023      	str	r3, [r4, #0]
 8008f84:	bd38      	pop	{r3, r4, r5, pc}
 8008f86:	bf00      	nop
 8008f88:	20002890 	.word	0x20002890

08008f8c <_getpid_r>:
 8008f8c:	f7f8 bac0 	b.w	8001510 <_getpid>

08008f90 <_init>:
 8008f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f92:	bf00      	nop
 8008f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f96:	bc08      	pop	{r3}
 8008f98:	469e      	mov	lr, r3
 8008f9a:	4770      	bx	lr

08008f9c <_fini>:
 8008f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9e:	bf00      	nop
 8008fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fa2:	bc08      	pop	{r3}
 8008fa4:	469e      	mov	lr, r3
 8008fa6:	4770      	bx	lr
