#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 09 22:40:03 2016
# Process ID: 6656
# Log file: D:/Study/THU/2016Autumn/CPU/THINPAD/planAhead_run_5/planAhead.log
# Journal file: D:/Study/THU/2016Autumn/CPU/THINPAD/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Study/THU/2016Autumn/CPU/THINPAD/pa.fromNetlist.tcl
# create_project -name THINPAD -dir "D:/Study/THU/2016Autumn/CPU/THINPAD/planAhead_run_5" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Study/THU/2016Autumn/CPU/THINPAD/Main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Study/THU/2016Autumn/CPU/THINPAD} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Main.ucf" [current_fileset -constrset]
Adding file 'D:/Study/THU/2016Autumn/CPU/THINPAD/Main.ucf' to fileset 'constrs_1'
# add_files [list {Main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Main.ngc ...
WARNING:NetListWriters:298 - No output is written to Main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Main.edif ...
ngc2edif: Total memory usage is 86184 kilobytes

Parsing EDIF File [./planAhead_run_5/THINPAD.data/cache/Main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/THINPAD.data/cache/Main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Study/THU/2016Autumn/CPU/THINPAD/Main.ucf]
Finished Parsing UCF File [D:/Study/THU/2016Autumn/CPU/THINPAD/Main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 24854a35
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 589.727 ; gain = 125.938
startgroup
set_property package_pin C7 [get_ports {DYP0[6]}]
endgroup
startgroup
set_property package_pin D7 [get_ports {DYP0[5]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {DYP0[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {DYP0[3]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {DYP0[2]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {DYP0[1]}]
endgroup
startgroup
set_property package_pin F8 [get_ports {DYP0[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {DYP1[6]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {DYP1[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {DYP1[4]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {DYP1[3]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {DYP1[2]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {DYP1[1]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {DYP1[0]}]
endgroup
startgroup
set_property package_pin K4 [get_ports {FLASH_A[22]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {FLASH_A[21]}]
endgroup
startgroup
set_property package_pin K6 [get_ports {FLASH_A[20]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {FLASH_A[19]}]
endgroup
startgroup
set_property package_pin L2 [get_ports {FLASH_A[18]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {FLASH_A[17]}]
endgroup
startgroup
set_property package_pin L4 [get_ports {FLASH_A[16]}]
endgroup
startgroup
set_property package_pin L5 [get_ports {FLASH_A[15]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {FLASH_A[14]}]
endgroup
startgroup
set_property package_pin M3 [get_ports {FLASH_A[13]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {FLASH_A[12]}]
endgroup
startgroup
set_property package_pin M5 [get_ports {FLASH_A[11]}]
endgroup
startgroup
set_property package_pin M6 [get_ports {FLASH_A[10]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {FLASH_A[9]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {FLASH_A[8]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {FLASH_A[7]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {FLASH_A[6]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {FLASH_A[5]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {FLASH_A[4]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {FLASH_A[3]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {FLASH_A[2]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {FLASH_A[1]}]
endgroup
startgroup
set_property package_pin T2 [get_ports {FLASH_A[0]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {FLASH_D[15]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {FLASH_D[14]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {FLASH_D[13]}]
endgroup
startgroup
set_property package_pin G4 [get_ports {FLASH_D[12]}]
endgroup
startgroup
set_property package_pin G5 [get_ports {FLASH_D[11]}]
endgroup
startgroup
set_property package_pin G6 [get_ports {FLASH_D[10]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {FLASH_D[9]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {FLASH_D[8]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {FLASH_D[7]}]
endgroup
startgroup
set_property package_pin H4 [get_ports {FLASH_D[6]}]
endgroup
startgroup
set_property package_pin H5 [get_ports {FLASH_D[5]}]
endgroup
startgroup
set_property package_pin H6 [get_ports {FLASH_D[4]}]
endgroup
startgroup
set_property package_pin J1 [get_ports {FLASH_D[3]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {FLASH_D[2]}]
endgroup
startgroup
set_property package_pin J4 [get_ports {FLASH_D[1]}]
endgroup
startgroup
set_property package_pin J5 [get_ports {FLASH_D[0]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {FPGA_LED[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {FPGA_LED[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {FPGA_LED[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {FPGA_LED[12]}]
endgroup
set_property package_pin "" [get_ports [list  {FPGA_LED[11]}]]
startgroup
set_property package_pin B13 [get_ports {FPGA_LED[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {FPGA_LED[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {FPGA_LED[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {FPGA_LED[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {FPGA_LED[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {FPGA_LED[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {FPGA_LED[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {FPGA_LED[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {FPGA_LED[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {FPGA_LED[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {FPGA_LED[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {FPGA_LED[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {FPGA_LED[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {RAM1ADDR[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {RAM1ADDR[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {RAM1ADDR[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {RAM1ADDR[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {RAM1ADDR[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {RAM1ADDR[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {RAM1ADDR[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {RAM1ADDR[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {RAM1ADDR[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {RAM1ADDR[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {RAM1ADDR[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {RAM1ADDR[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {RAM1ADDR[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {RAM1ADDR[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {RAM1ADDR[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {RAM1ADDR[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {RAM1ADDR[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {RAM1ADDR[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {RAM1DATA[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {RAM1DATA[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {RAM1DATA[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {RAM1DATA[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {RAM1DATA[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {RAM1DATA[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {RAM1DATA[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {RAM1DATA[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {RAM1DATA[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {RAM1DATA[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {RAM1DATA[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {RAM1DATA[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {RAM1DATA[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {RAM1DATA[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {RAM1DATA[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {RAM1DATA[0]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {RAM2ADDR[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {RAM2ADDR[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {RAM2ADDR[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {RAM2ADDR[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {RAM2ADDR[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {RAM2ADDR[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {RAM2ADDR[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {RAM2ADDR[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {RAM2ADDR[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {RAM2ADDR[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {RAM2ADDR[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {RAM2ADDR[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {RAM2ADDR[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {RAM2ADDR[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {RAM2ADDR[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {RAM2ADDR[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {RAM2ADDR[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {RAM2ADDR[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {RAM2DATA[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {RAM2DATA[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {RAM2DATA[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {RAM2DATA[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {RAM2DATA[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {RAM2DATA[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {RAM2DATA[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {RAM2DATA[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {RAM2DATA[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {RAM2DATA[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {RAM2DATA[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {RAM2DATA[4]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {RAM2DATA[3]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {RAM2DATA[2]}]
endgroup
set_property package_pin "" [get_ports [list  {RAM2DATA[0]}]]
startgroup
set_property package_pin T16 [get_ports {RAM2DATA[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {RAM2DATA[0]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {SW_DIP[15]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {SW_DIP[14]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {SW_DIP[13]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {SW_DIP[12]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {SW_DIP[11]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {SW_DIP[10]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {SW_DIP[9]}]
endgroup
startgroup
set_property package_pin R4 [get_ports {SW_DIP[8]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {SW_DIP[7]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {SW_DIP[6]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {SW_DIP[5]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {SW_DIP[4]}]
endgroup
startgroup
set_property package_pin K7 [get_ports {SW_DIP[3]}]
endgroup
startgroup
set_property package_pin K2 [get_ports {SW_DIP[2]}]
endgroup
startgroup
set_property package_pin J7 [get_ports {SW_DIP[1]}]
endgroup
startgroup
set_property package_pin J6 [get_ports {SW_DIP[0]}]
endgroup
startgroup
set_property package_pin B6 [get_ports {VGA_B[0]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {VGA_B[1]}]
endgroup
startgroup
set_property package_pin B5 [get_ports {VGA_B[2]}]
endgroup
startgroup
set_property package_pin C5 [get_ports {VGA_G[0]}]
endgroup
set_property package_pin "" [get_ports [list  {VGA_G[2]}]]
startgroup
set_property package_pin C4 [get_ports {VGA_G[1]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {VGA_G[2]}]
endgroup
startgroup
set_property package_pin A4 [get_ports {VGA_R[0]}]
endgroup
set_property package_pin "" [get_ports [list  {VGA_R[2]}]]
startgroup
set_property package_pin C3 [get_ports {VGA_R[1]}]
endgroup
startgroup
set_property package_pin A7 [get_ports {VGA_R[2]}]
endgroup
startgroup
set_property package_pin B8 [get_ports CLK0]
endgroup
startgroup
set_property package_pin B9 [get_ports CLK1]
endgroup
startgroup
set_property package_pin U9 [get_ports CLK_FROM_KEY]
endgroup
set_property package_pin "" [get_ports [list  FLASH_BYTE]]
startgroup
set_property package_pin V7 [get_ports PS2KB_CLOCK]
endgroup
startgroup
set_property package_pin V6 [get_ports PS2KB_DATA]
endgroup
startgroup
set_property package_pin V5 [get_ports U_RXD]
endgroup
startgroup
set_property package_pin K3 [get_ports U_TXD]
endgroup
startgroup
set_property package_pin C1 [get_ports FLASH_BYTE]
endgroup
startgroup
set_property package_pin E4 [get_ports FLASH_CE]
endgroup
startgroup
set_property package_pin E3 [get_ports FLASH_CE1]
endgroup
startgroup
set_property package_pin E2 [get_ports FLASH_CE2]
endgroup
startgroup
set_property package_pin E1 [get_ports FLASH_OE]
endgroup
startgroup
set_property package_pin D1 [get_ports FLASH_RP]
endgroup
startgroup
set_property package_pin D2 [get_ports FLASH_STS]
endgroup
startgroup
set_property package_pin C2 [get_ports FLASH_VPEN]
endgroup
startgroup
set_property package_pin D4 [get_ports FLASH_WE]
endgroup
startgroup
set_property package_pin M15 [get_ports RAM1_EN]
endgroup
startgroup
set_property package_pin M16 [get_ports RAM1_OE]
endgroup
set_property package_pin "" [get_ports [list  RAM2_EN]]
startgroup
set_property package_pin M18 [get_ports RAM1_RW]
endgroup
startgroup
set_property package_pin N10 [get_ports RAM2_EN]
endgroup
startgroup
set_property package_pin R9 [get_ports RAM2_OE]
endgroup
startgroup
set_property package_pin M9 [get_ports RAM2_RW]
endgroup
startgroup
set_property package_pin U10 [get_ports RESET]
endgroup
startgroup
set_property package_pin D6 [get_ports VGA_HHYNC]
endgroup
startgroup
set_property package_pin E6 [get_ports VGA_VHYNC]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Study/THU/2016Autumn/CPU/THINPAD\planAhead_pid6656.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 09 22:55:18 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
